
---------- Begin Simulation Statistics ----------
final_tick                               170107367688                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170867                       # Simulator instruction rate (inst/s)
host_mem_usage                                1920676                       # Number of bytes of host memory used
host_op_rate                                   290816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52531.28                       # Real time elapsed on the host
host_tick_rate                                1145203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8975863495                       # Number of instructions simulated
sim_ops                                   15276942073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060159                       # Number of seconds simulated
sim_ticks                                 60158960154                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups           61424766                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect               54                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect             953                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted        70338128                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         55877735                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups      61424766                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses        5547031                       # Number of indirect misses.
system.cpu00.branchPred.lookups              70338128                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                   346                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted          329                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               440281531                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              366722687                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts             980                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                 70334750                       # Number of branches committed
system.cpu00.commit.bw_lim_events            67330761                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts         27383                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          536373233                       # Number of instructions committed
system.cpu00.commit.committedOps            907514872                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    178438580                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     5.085867                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.031574                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     11407022      6.39%      6.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     22399419     12.55%     18.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     28719476     16.09%     35.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      4673208      2.62%     37.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4159544      2.33%     39.99% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      5496064      3.08%     43.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6      8879309      4.98%     48.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7     25373777     14.22%     62.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     67330761     37.73%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    178438580                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                276825949                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                215                       # Number of function calls committed.
system.cpu00.commit.int_insts               703789557                       # Number of committed integer instructions.
system.cpu00.commit.loads                    93628555                       # Number of loads committed
system.cpu00.commit.membars                       288                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      8388882      0.92%      0.92% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      571659969     62.99%     63.92% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       7340051      0.81%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              7      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           31      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu      60817408      6.70%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc     30408915      3.35%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt     31457280      3.47%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      42248096      4.66%     94.22% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      1051948      0.12%     94.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead     51380459      5.66%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1378      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       907514872                       # Class of committed instruction
system.cpu00.commit.refs                     94681881                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 536373233                       # Number of Instructions Simulated
system.cpu00.committedOps                   907514872                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.332740                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.332740                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles             1373137                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts            907554325                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               20932817                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               155937453                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles                 1006                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles              198036                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                  93630874                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                          36                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   1053594                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         299                       # TLB misses on write requests
system.cpu00.fetch.Branches                  70338128                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                20976569                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   157452540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 169                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         1398                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                    536399652                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles                559                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                  2012                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.394111                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles         20986783                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         55878081                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      3.005500                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        178442449                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            5.086013                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.437040                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               22107243     12.39%     12.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1               40319326     22.60%     34.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                1066776      0.60%     35.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  27288      0.02%     35.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               10802680      6.05%     41.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  23526      0.01%     41.66% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4738342      2.66%     44.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                1590616      0.89%     45.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8               97766652     54.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          178442449                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads               523245012                       # number of floating regfile reads
system.cpu00.fp_regfile_writes              274728873                       # number of floating regfile writes
system.cpu00.idleCycles                         30253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts               1118                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches               70335195                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   5.111123                       # Inst execution rate
system.cpu00.iew.exec_refs                   99352446                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  1053594                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles                450545                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts            93632597                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              230                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts            1054213                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts         907542312                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts            98298852                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1810                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts           912195962                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                13247                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               19708                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles                 1006                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               39331                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked      3864456                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads            545                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads         4042                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores          887                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect          511                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect          607                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1227681862                       # num instructions consuming a value
system.cpu00.iew.wb_count                   907526734                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.628231                       # average fanout of values written-back
system.cpu00.iew.wb_producers               771268052                       # num instructions producing a value
system.cpu00.iew.wb_rate                     5.084961                       # insts written-back per cycle
system.cpu00.iew.wb_sent                    907527146                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads              963545460                       # number of integer regfile reads
system.cpu00.int_regfile_writes             559010226                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             3.005352                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       3.005352                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass         8389592      0.92%      0.92% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu           571669751     62.67%     63.59% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            7340060      0.80%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   7      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                45      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu           60818768      6.67%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc          30408926      3.33%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd      51380238      5.63%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt      31457323      3.45%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult     51380239      5.63%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           46594577      5.11%     94.22% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           1052286      0.12%     94.33% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      51704544      5.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1419      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            912197775                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses             277412947                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         554564511                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses    276827459                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes        276835327                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                   7230626                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007927                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               6770143     93.63%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                66142      0.91%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     94.55% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult          45317      0.63%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               198881      2.75%     97.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 197      0.00%     97.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead          149826      2.07%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            120      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses            633625862                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       1455504285                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses    630699275                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes       630734446                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded                907541744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued               912197775                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded               568                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined         27436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued             174                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined        45435                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    178442449                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       5.112000                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.901126                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4451124      2.49%      2.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           5343469      2.99%      5.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           3382454      1.90%      7.38% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          17821931      9.99%     17.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          33573552     18.81%     36.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          36925514     20.69%     56.88% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          30934880     17.34%     74.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          25983653     14.56%     88.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          20025872     11.22%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     178442449                       # Number of insts issued each cycle
system.cpu00.iq.rate                         5.111133                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                  20976597                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          34                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads            1487                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           1326                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads           93632597                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           1054213                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             240024718                       # number of misc regfile reads
system.cpu00.numCycles                      178472702                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean      727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value    727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value    727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON  169379816967                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED    727550721                       # Cumulative time (in ticks) in various power states
system.cpu00.quiesceCycles                    2184836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.rename.BlockCycles                954518                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1200448429                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents               224950                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles               21014805                       # Number of cycles rename is idle
system.cpu00.rename.ROBFullEvents               96002                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          2153153836                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts            907550331                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        1200491730                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               156044927                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                25154                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles                 1006                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles              410523                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps                  43306                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups       523252021                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups      954243223                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        16670                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                  836802                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 1018650048                       # The number of ROB reads
system.cpu00.rob.rob_writes                1815088401                       # The number of ROB writes
system.cpu00.timesIdled                           116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  49                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups           61700495                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             759                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted        70429762                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         55924294                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups      61700495                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses        5776201                       # Number of indirect misses.
system.cpu01.branchPred.lookups              70429762                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          187                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               440741807                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              367000915                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             856                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                 70427189                       # Number of branches committed
system.cpu01.commit.bw_lim_events            69412721                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         26677                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          536691130                       # Number of instructions committed
system.cpu01.commit.committedOps            908057939                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    178312673                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     5.092504                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.054501                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     10694079      6.00%      6.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     23420155     13.13%     19.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2     30769460     17.26%     36.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      3124008      1.75%     38.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4      3131755      1.76%     39.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5      5035690      2.82%     42.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6      8354033      4.69%     47.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7     24370772     13.67%     61.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     69412721     38.93%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    178312673                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts               704285638                       # Number of committed integer instructions.
system.cpu01.commit.loads                    93672920                       # Number of loads committed
system.cpu01.commit.membars                         8                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      572163106     63.01%     63.93% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      42292687      4.66%     94.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total       908057939                       # Class of committed instruction
system.cpu01.commit.refs                     94722083                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 536691130                       # Number of Instructions Simulated
system.cpu01.committedOps                   908057939                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.332268                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.332268                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles             2169255                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts            908094999                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles               20413218                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               154531699                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  873                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles             1201484                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                  93675021                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          23                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   1049218                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu01.fetch.Branches                  70429762                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                20973668                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   157336705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          510                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                    536715879                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1859                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          897                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1746                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.394951                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles         20975685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         55924375                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      3.009760                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        178316529                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            5.092634                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.434278                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               21888322     12.27%     12.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1               40338539     22.62%     34.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                1060180      0.59%     35.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  25844      0.01%     35.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               10844563      6.08%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   8784      0.00%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                4737901      2.66%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                1584295      0.89%     45.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8               97828101     54.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          178316529                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads               523242765                       # number of floating regfile reads
system.cpu01.fp_regfile_writes              274728608                       # number of floating regfile writes
system.cpu01.idleCycles                          8611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                982                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches               70427464                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   5.146363                       # Inst execution rate
system.cpu01.iew.exec_refs                  104379666                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  1049218                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles                440658                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts            93676600                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts               6                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts            1049530                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts         908084725                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           103330448                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             871                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts           917725885                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                 6875                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  873                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               13317                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      7484772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         3677                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          367                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          457                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1239054134                       # num instructions consuming a value
system.cpu01.iew.wb_count                   908069131                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.624478                       # average fanout of values written-back
system.cpu01.iew.wb_producers               773762140                       # num instructions producing a value
system.cpu01.iew.wb_rate                     5.092210                       # insts written-back per cycle
system.cpu01.iew.wb_sent                    908069274                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads              974044852                       # number of integer regfile reads
system.cpu01.int_regfile_writes             559417574                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             3.009621                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.009621                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass         8389624      0.91%      0.91% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu           572171424     62.35%     63.26% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult            7340040      0.80%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 6      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu           60819023      6.63%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead           51704603      5.63%     94.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           1049267      0.11%     94.37% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead      51626258      5.63%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total            917726763                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses             277316816                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads         554388614                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses    276825749                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes        276836748                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                   6158847                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.006711                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu               5758821     93.50%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                66038      1.07%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult          45213      0.73%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               155005      2.52%     97.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   3      0.00%     97.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          133767      2.17%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses            638179170                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       1465540836                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses    631243382                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes       631274745                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                908084676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued               917726763                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         26753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             555                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        47837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    178316529                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       5.146616                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.964528                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           3245098      1.82%      1.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           6883902      3.86%      5.68% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           5951619      3.34%      9.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          16783933      9.41%     18.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          32520022     18.24%     36.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          32848824     18.42%     55.09% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          29395622     16.49%     71.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          27610188     15.48%     87.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          23077321     12.94%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     178316529                       # Number of insts issued each cycle
system.cpu01.iq.rate                         5.146368                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                  20973848                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         189                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads             755                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             21                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads           93676600                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           1049530                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             245235916                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      178325140                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  169341029460                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    766338228                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                  332507796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles                811751                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1201133276                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents              1217851                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles               21008886                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents               81257                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          2154362493                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts            908093432                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        1201178283                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               155128873                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  873                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             1365693                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  44946                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups       523255790                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups      954766885                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          453                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 2876102                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 1016984555                       # The number of ROB reads
system.cpu01.rob.rob_writes                1816173140                       # The number of ROB writes
system.cpu01.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups           61478071                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             714                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted        70425355                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         55922228                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups      61478071                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses        5555843                       # Number of indirect misses.
system.cpu02.branchPred.lookups              70425355                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                    54                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               440720451                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              366987847                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             772                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                 70422955                       # Number of branches committed
system.cpu02.commit.bw_lim_events            69412826                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts         25489                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          536676311                       # Number of instructions committed
system.cpu02.commit.committedOps            908032535                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    178223754                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     5.094902                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.053241                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     10609580      5.95%      5.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     23420033     13.14%     19.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2     30769455     17.26%     36.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      3123964      1.75%     38.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4      3131704      1.76%     39.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5      5033543      2.82%     42.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6      8353982      4.69%     47.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7     24368667     13.67%     61.05% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     69412826     38.95%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    178223754                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts               704262351                       # Number of committed integer instructions.
system.cpu02.commit.loads                    93670803                       # Number of loads committed
system.cpu02.commit.membars                         8                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      572139819     63.01%     63.93% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      42290570      4.66%     94.23% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total       908032535                       # Class of committed instruction
system.cpu02.commit.refs                     94719966                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 536676311                       # Number of Instructions Simulated
system.cpu02.committedOps                   908032535                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.332111                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.332111                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles             2084997                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts            908067682                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles               20412954                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               154527131                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                  791                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles             1201517                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                  93672876                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   1049224                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu02.fetch.Branches                  70425355                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                20973584                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   157246449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          734                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                    536700042                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               1942                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          559                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  1582                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.395124                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles         20976915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         55922282                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      3.011176                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        178227390                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            5.095027                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.433369                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               21803662     12.23%     12.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1               40343127     22.64%     34.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                1055628      0.59%     35.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  25811      0.01%     35.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               10842466      6.08%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   8773      0.00%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                4737900      2.66%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                1579702      0.89%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8               97830321     54.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          178227390                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads               523242703                       # number of floating regfile reads
system.cpu02.fp_regfile_writes              274728589                       # number of floating regfile writes
system.cpu02.idleCycles                          8649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                863                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches               70423183                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   5.148687                       # Inst execution rate
system.cpu02.iew.exec_refs                  104359342                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  1049224                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles                357508                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts            93674378                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts            1049482                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts         908058133                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           103310118                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             767                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts           917681638                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                 2308                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                  791                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               13308                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked      7479859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads            266                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         3572                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          333                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect          530                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1239015700                       # num instructions consuming a value
system.cpu02.iew.wb_count                   908043127                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.624474                       # average fanout of values written-back
system.cpu02.iew.wb_producers               773733264                       # num instructions producing a value
system.cpu02.iew.wb_rate                     5.094610                       # insts written-back per cycle
system.cpu02.iew.wb_sent                    908043218                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads              973982600                       # number of integer regfile reads
system.cpu02.int_regfile_writes             559398002                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             3.011043                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.011043                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass         8389567      0.91%      0.91% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu           572147532     62.35%     63.26% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult            7340040      0.80%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 5      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu           60819010      6.63%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc          30408708      3.31%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt      31457324      3.43%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult     51380225      5.60%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead           51699754      5.63%     94.26% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           1049267      0.11%     94.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead      51610739      5.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total            917682412                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses             277292829                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads         554349074                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses    276825720                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes        276836522                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                   6134944                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006685                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu               5758753     93.87%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                66090      1.08%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult          45255      0.74%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               139603      2.28%     97.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   4      0.00%     97.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          125239      2.04%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses            638134960                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       1465378636                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses    631217407                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes       631247193                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                908058084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued               917682412                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         25565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             559                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        46293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    178227390                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       5.148942                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.961903                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           3167209      1.78%      1.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           6873145      3.86%      5.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           5949714      3.34%      8.97% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          16803935      9.43%     18.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          32513416     18.24%     36.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          32845624     18.43%     55.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          29379472     16.48%     71.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          27619582     15.50%     87.05% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          23075293     12.95%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     178227390                       # Number of insts issued each cycle
system.cpu02.iq.rate                         5.148692                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                  20973694                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         119                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads             751                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             13                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads           93674378                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           1049482                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             245206969                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      178236039                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  169313324859                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    794042829                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                  332596897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles                716076                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1201101521                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents              1231489                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles               21008621                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents               81334                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          2154301894                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts            908066378                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        1201144487                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               155124340                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                  791                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             1374882                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  42905                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups       523255601                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups      954739341                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         2680                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 2899424                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 1016868939                       # The number of ROB reads
system.cpu02.rob.rob_writes                1816119732                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups           61694961                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             763                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted        70419358                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         55919063                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups      61694961                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses        5775898                       # Number of indirect misses.
system.cpu03.branchPred.lookups              70419358                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               440689588                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              366969594                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             779                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                 70416747                       # Number of branches committed
system.cpu03.commit.bw_lim_events            69412778                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts         26779                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          536654583                       # Number of instructions committed
system.cpu03.commit.committedOps            907995287                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    178417026                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     5.089174                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.056321                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     10808951      6.06%      6.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     23420109     13.13%     19.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2     30769452     17.25%     36.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      3123992      1.75%     38.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      3131737      1.76%     39.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      5030454      2.82%     42.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6      8354015      4.68%     47.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7     24365538     13.66%     61.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     69412778     38.90%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    178417026                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts               704228207                       # Number of committed integer instructions.
system.cpu03.commit.loads                    93667699                       # Number of loads committed
system.cpu03.commit.membars                         8                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      572105675     63.01%     63.93% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      42287466      4.66%     94.23% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total       907995287                       # Class of committed instruction
system.cpu03.commit.refs                     94716862                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 536654583                       # Number of Instructions Simulated
system.cpu03.committedOps                   907995287                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.332482                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.332482                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles             2285037                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts            908032412                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles               20412353                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               154521124                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                  797                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles             1201520                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                  93669820                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   1049234                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu03.fetch.Branches                  70419358                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                20973680                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   157442179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          443                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                    536679451                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1763                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          439                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  1594                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.394665                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles         20975210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         55919147                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      3.007818                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        178420831                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            5.089308                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.435658                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               22003022     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1               40338487     22.61%     34.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                1060223      0.59%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  25849      0.01%     35.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               10839360      6.08%     41.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   8788      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                4737903      2.66%     44.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                1584329      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8               97822870     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          178420831                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads               523242747                       # number of floating regfile reads
system.cpu03.fp_regfile_writes              274728599                       # number of floating regfile writes
system.cpu03.idleCycles                          7317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                914                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches               70417037                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   5.142945                       # Inst execution rate
system.cpu03.iew.exec_refs                  104357421                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  1049234                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles                512845                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts            93671413                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts               4                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts            1049574                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts         908022175                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           103308187                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             900                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts           917646222                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                 6923                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                  797                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               13316                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      7480769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads         3711                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect          528                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1238992236                       # num instructions consuming a value
system.cpu03.iew.wb_count                   908006593                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.624472                       # average fanout of values written-back
system.cpu03.iew.wb_producers               773715543                       # num instructions producing a value
system.cpu03.iew.wb_rate                     5.088920                       # insts written-back per cycle
system.cpu03.iew.wb_sent                    908006658                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads              973948270                       # number of integer regfile reads
system.cpu03.int_regfile_writes             559370673                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             3.007679                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.007679                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass         8389553      0.91%      0.91% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu           572114103     62.35%     63.26% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult            7340040      0.80%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 6      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu           60819014      6.63%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead           51687703      5.63%     94.26% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           1049292      0.11%     94.37% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead      51620900      5.63%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total            917647129                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses             277313863                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads         554380294                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses    276825740                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes        276836648                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                   6162926                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.006716                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu               5758813     93.44%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                66064      1.07%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult          45234      0.73%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               156670      2.54%     97.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  11      0.00%     97.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          136134      2.21%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses            638106639                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       1465498265                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses    631180853                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes       631212398                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                908022126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued               917647129                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined         26855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued             551                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined        48012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    178420831                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       5.143161                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.968289                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           3360562      1.88%      1.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           6883501      3.86%      5.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           5950843      3.34%      9.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          16789564      9.41%     18.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          32519784     18.23%     36.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          32843927     18.41%     55.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          29390867     16.47%     71.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          27604987     15.47%     87.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          23076796     12.93%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     178420831                       # Number of insts issued each cycle
system.cpu03.iq.rate                         5.142950                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                  20973779                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         108                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads           93671413                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           1049574                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             245192816                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      178428148                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  169379371746                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    727995942                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                  332404788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles                927159                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1201054961                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents              1217681                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles               21008036                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents               81306                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          2154221824                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts            908030824                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        1201099961                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               155118317                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                  797                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             1365638                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                  44939                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups       523255700                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups      954704543                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles          884                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 2876359                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 1017026301                       # The number of ROB reads
system.cpu03.rob.rob_writes                1816047988                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups           61691562                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             774                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted        70413292                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         55916002                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups      61691562                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses        5775560                       # Number of indirect misses.
system.cpu04.branchPred.lookups              70413292                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          200                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               440659002                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              366951289                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             868                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                 70410626                       # Number of branches committed
system.cpu04.commit.bw_lim_events            69412786                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts         27167                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          536633160                       # Number of instructions committed
system.cpu04.commit.committedOps            907958562                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    178411566                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     5.089124                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.056373                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     10809631      6.06%      6.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     23420083     13.13%     19.19% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2     30769459     17.25%     36.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      3123989      1.75%     38.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4      3131742      1.76%     39.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5      5027397      2.82%     42.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6      8354000      4.68%     47.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7     24362479     13.66%     61.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     69412786     38.91%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    178411566                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts               704194542                       # Number of committed integer instructions.
system.cpu04.commit.loads                    93664638                       # Number of loads committed
system.cpu04.commit.membars                         8                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      572072011     63.01%     63.93% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      42284405      4.66%     94.23% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total       907958562                       # Class of committed instruction
system.cpu04.commit.refs                     94713801                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 536633160                       # Number of Instructions Simulated
system.cpu04.committedOps                   907958562                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.332486                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.332486                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles             2285016                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts            907996299                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles               20412946                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               154515113                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                  886                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles             1201535                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                  93666776                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   1049246                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu04.fetch.Branches                  70413292                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                20973708                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   157436096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          492                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                    536658359                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               1705                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          886                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  1772                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.394643                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles         20975431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         55916093                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      3.007788                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        178415496                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            5.089258                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.435709                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               22003718     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1               40339402     22.61%     34.94% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                1059303      0.59%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  25859      0.01%     35.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               10836295      6.07%     41.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   8800      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                4737905      2.66%     44.28% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                1583420      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8               97820794     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          178415496                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads               523242757                       # number of floating regfile reads
system.cpu04.fp_regfile_writes              274728603                       # number of floating regfile writes
system.cpu04.idleCycles                          7436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts               1000                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches               70410919                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   5.142957                       # Inst execution rate
system.cpu04.iew.exec_refs                  104366133                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  1049246                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles                503981                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts            93668387                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts            1049590                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts         907985835                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           103316887                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             902                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts           917621478                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                 5994                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                  886                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               13312                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      7482543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads            268                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         3746                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          475                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1238950951                       # num instructions consuming a value
system.cpu04.iew.wb_count                   907970014                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.624468                       # average fanout of values written-back
system.cpu04.iew.wb_producers               773685688                       # num instructions producing a value
system.cpu04.iew.wb_rate                     5.088864                       # insts written-back per cycle
system.cpu04.iew.wb_sent                    907970161                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads              973935222                       # number of integer regfile reads
system.cpu04.int_regfile_writes             559343262                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             3.007647                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.007647                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass         8389626      0.91%      0.91% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu           572080571     62.34%     63.26% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult            7340040      0.80%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 8      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu           60819017      6.63%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead           51695686      5.63%     94.26% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           1049296      0.11%     94.37% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead      51621621      5.63%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total            917622385                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses             277308204                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads         554375363                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses    276825746                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes        276836734                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                   6152815                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.006705                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu               5758831     93.60%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                66072      1.07%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult          45239      0.74%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               152933      2.49%     97.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   6      0.00%     97.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          129734      2.11%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses            638077370                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       1465438285                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses    631144268                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes       631176360                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                907985786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued               917622385                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined         27243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             572                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        48564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    178415496                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       5.143176                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.968326                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           3362131      1.88%      1.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           6880406      3.86%      5.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           5950924      3.34%      9.08% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          16792117      9.41%     18.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          32517987     18.23%     36.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          32840374     18.41%     55.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          29388745     16.47%     71.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          27605004     15.47%     87.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          23077808     12.93%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     178415496                       # Number of insts issued each cycle
system.cpu04.iq.rate                         5.142962                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                  20973889                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         190                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads             763                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads           93668387                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           1049590                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             245189310                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      178422932                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  169379543241                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    727824447                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                  332410004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles                925727                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1201009052                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents              1220464                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles               21008637                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents               81308                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          2154140249                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts            907994619                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        1201054637                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               155112310                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                  886                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             1367489                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  45525                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups       523255780                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups      954668444                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles          447                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 2879476                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 1016984496                       # The number of ROB reads
system.cpu04.rob.rob_writes                1815975443                       # The number of ROB writes
system.cpu04.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups           61688351                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             763                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted        70407265                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         55913020                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups      61688351                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses        5775331                       # Number of indirect misses.
system.cpu05.branchPred.lookups              70407265                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          191                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               440629071                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              366933291                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             843                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                 70404646                       # Number of branches committed
system.cpu05.commit.bw_lim_events            69412764                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts         26839                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          536612230                       # Number of instructions committed
system.cpu05.commit.committedOps            907922682                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    178404779                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     5.089116                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.056401                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     10808777      6.06%      6.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     23420129     13.13%     19.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2     30769447     17.25%     36.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      3123998      1.75%     38.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4      3131749      1.76%     39.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      5024412      2.82%     42.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6      8354024      4.68%     47.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7     24359479     13.65%     61.09% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     69412764     38.91%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    178404779                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts               704161652                       # Number of committed integer instructions.
system.cpu05.commit.loads                    93661648                       # Number of loads committed
system.cpu05.commit.membars                         8                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      572039121     63.01%     63.93% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      42281415      4.66%     94.23% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total       907922682                       # Class of committed instruction
system.cpu05.commit.refs                     94710811                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 536612230                       # Number of Instructions Simulated
system.cpu05.committedOps                   907922682                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.332486                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.332486                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles             2284484                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts            907959985                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles               20412668                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               154509122                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                  861                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles             1201509                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                  93663766                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   1049230                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu05.fetch.Branches                  70407265                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                20973688                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   157429587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          525                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                    536637098                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               1732                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          793                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  1722                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.394624                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles         20975146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         55913104                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      3.007783                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        178408644                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            5.089249                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.435753                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               22002933     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1               40341266     22.61%     34.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                1057453      0.59%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  25848      0.01%     35.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               10833303      6.07%     41.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   8779      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                4737904      2.66%     44.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                1581572      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8               97819586     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          178408644                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads               523242745                       # number of floating regfile reads
system.cpu05.fp_regfile_writes              274728598                       # number of floating regfile writes
system.cpu05.idleCycles                          7501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                969                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches               70404927                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   5.142872                       # Inst execution rate
system.cpu05.iew.exec_refs                  104349048                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  1049230                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles                510919                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts            93665360                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts            1049561                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts         907949627                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           103299818                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             902                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts           917571342                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                 4146                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                  861                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               13312                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      7480824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         3709                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          444                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1238903880                       # num instructions consuming a value
system.cpu05.iew.wb_count                   907933964                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.624466                       # average fanout of values written-back
system.cpu05.iew.wb_producers               773653888                       # num instructions producing a value
system.cpu05.iew.wb_rate                     5.088855                       # insts written-back per cycle
system.cpu05.iew.wb_sent                    907934092                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads              973870981                       # number of integer regfile reads
system.cpu05.int_regfile_writes             559316212                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             3.007644                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.007644                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass         8389610      0.91%      0.91% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu           572047544     62.34%     63.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult            7340039      0.80%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 7      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu           60819015      6.63%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead           51686876      5.63%     94.26% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           1049280      0.11%     94.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead      51613360      5.62%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total            917572249                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses             277299066                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads         554357959                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses    276825739                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes        276836706                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                   6142156                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.006694                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu               5758830     93.76%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                66056      1.08%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult          45228      0.74%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               143147      2.33%     97.90% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   6      0.00%     97.90% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          128889      2.10%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses            638025729                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       1465337898                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses    631108225                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes       631139852                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                907949572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued               917572249                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined         26915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             564                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        48080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    178408644                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       5.143093                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.968345                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           3363880      1.89%      1.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           6877834      3.86%      5.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           5949812      3.33%      9.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          16798318      9.42%     18.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          32513633     18.22%     36.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          32841981     18.41%     55.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          29380266     16.47%     71.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          27609556     15.48%     87.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          23073364     12.93%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     178408644                       # Number of insts issued each cycle
system.cpu05.iq.rate                         5.142877                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                  20973852                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         173                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads             763                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores             19                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads           93665360                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           1049561                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             245160232                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      178416145                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  169379392725                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    727974963                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                  332416791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles                921111                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1200964202                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents              1225993                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles               21008350                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents               81282                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          2154058654                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts            907958375                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        1201009365                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               155106312                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                  861                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             1371146                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  45103                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups       523255750                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups      954631952                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          864                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 2890092                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 1016941523                       # The number of ROB reads
system.cpu05.rob.rob_writes                1815902961                       # The number of ROB writes
system.cpu05.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups           61685588                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             757                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted        70401998                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         55910394                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups      61685588                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses        5775194                       # Number of indirect misses.
system.cpu06.branchPred.lookups              70401998                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          184                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               440602761                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              366917504                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             808                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                 70399392                       # Number of branches committed
system.cpu06.commit.bw_lim_events            69412750                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts         26701                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          536593841                       # Number of instructions committed
system.cpu06.commit.committedOps            907891158                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    178199978                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     5.094788                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.053398                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     10609272      5.95%      5.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     23420088     13.14%     19.10% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2     30769471     17.27%     36.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      3123976      1.75%     38.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4      3131723      1.76%     39.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5      5021783      2.82%     42.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6      8354012      4.69%     47.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7     24356903     13.67%     61.05% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     69412750     38.95%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    178199978                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts               704132755                       # Number of committed integer instructions.
system.cpu06.commit.loads                    93659021                       # Number of loads committed
system.cpu06.commit.membars                         8                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      572010224     63.00%     63.93% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc     30408705      3.35%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      42278788      4.66%     94.23% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total       907891158                       # Class of committed instruction
system.cpu06.commit.refs                     94708184                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 536593841                       # Number of Instructions Simulated
system.cpu06.committedOps                   907891158                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.332118                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.332118                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles             2084824                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts            907928146                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles               20412842                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               154503759                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                  826                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles             1201537                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                  93661144                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   1049235                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu06.fetch.Branches                  70401998                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                20973678                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   157222882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          607                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                    536618629                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1944                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          585                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  1652                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.395045                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles         20976944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         55910478                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      3.011117                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        178203788                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            5.094922                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.433453                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               21803341     12.24%     12.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1               40338483     22.64%     34.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                1060230      0.59%     35.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  25850      0.01%     35.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               10830679      6.08%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   8793      0.00%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                4737901      2.66%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                1584344      0.89%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8               97814167     54.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          178203788                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads               523242749                       # number of floating regfile reads
system.cpu06.fp_regfile_writes              274728601                       # number of floating regfile writes
system.cpu06.idleCycles                          8666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                931                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches               70399663                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   5.148583                       # Inst execution rate
system.cpu06.iew.exec_refs                  104348269                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  1049235                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles                352353                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts            93662729                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts            1049551                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts         907917965                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           103299034                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             876                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts           917541556                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                 6920                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                  826                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               13313                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked      7479135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads         3705                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          388                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          406                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1238888271                       # num instructions consuming a value
system.cpu06.iew.wb_count                   907902367                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.624461                       # average fanout of values written-back
system.cpu06.iew.wb_producers               773637513                       # num instructions producing a value
system.cpu06.iew.wb_rate                     5.094495                       # insts written-back per cycle
system.cpu06.iew.wb_sent                    907902464                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads              973843106                       # number of integer regfile reads
system.cpu06.int_regfile_writes             559292508                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             3.010978                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.010978                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass         8389576      0.91%      0.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu           572018558     62.34%     63.26% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult            7340039      0.80%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 5      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu           60819015      6.63%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt      31457346      3.43%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           51678760      5.63%     94.26% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           1049281      0.11%     94.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead      51620687      5.63%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total            917542437                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses             277311965                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads         554378181                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses    276825741                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes        276836686                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                   6159538                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006713                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu               5758780     93.49%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                66068      1.07%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult          45236      0.73%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               155004      2.52%     97.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   5      0.00%     97.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          134445      2.18%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses            638000434                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       1465070579                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses    631076626                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes       631108072                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                907917913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued               917542437                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined         26777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             565                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined        48036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    178203788                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       5.148838                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.961906                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           3161675      1.77%      1.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           6882310      3.86%      5.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           5951516      3.34%      8.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          16789358      9.42%     18.40% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          32519631     18.25%     36.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          32835289     18.43%     55.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          29390833     16.49%     71.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          27596354     15.49%     87.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          23076822     12.95%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     178203788                       # Number of insts issued each cycle
system.cpu06.iq.rate                         5.148588                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                  20973809                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         140                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads             752                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads           93662729                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           1049551                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             245148917                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      178212454                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  169313314203                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    794053485                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                  332620482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles                725323                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1200924797                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents              1217725                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles               21008526                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               81312                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          2153987171                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts            907926567                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        1200969673                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               155100973                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                  826                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             1365682                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                  44816                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups       523255715                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups      954600135                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2458                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 2876377                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 1016705074                       # The number of ROB reads
system.cpu06.rob.rob_writes                1815839581                       # The number of ROB writes
system.cpu06.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups           61681955                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             780                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted        70395116                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         55906905                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups      61681955                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses        5775050                       # Number of indirect misses.
system.cpu07.branchPred.lookups              70395116                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          206                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               440568121                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              366896747                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             795                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                 70392429                       # Number of branches committed
system.cpu07.commit.bw_lim_events            69412747                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts         27228                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          536569470                       # Number of instructions committed
system.cpu07.commit.committedOps            907849379                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    178277044                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     5.092352                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.054728                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     10693239      6.00%      6.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     23420145     13.14%     19.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2     30769450     17.26%     36.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      3124002      1.75%     38.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4      3131735      1.76%     39.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5      5018320      2.81%     42.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6      8354030      4.69%     47.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7     24353376     13.66%     61.06% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     69412747     38.94%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    178277044                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts               704094458                       # Number of committed integer instructions.
system.cpu07.commit.loads                    93655540                       # Number of loads committed
system.cpu07.commit.membars                         8                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      571971926     63.00%     63.93% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu      60817408      6.70%     71.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     71.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     71.43% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc     30408705      3.35%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt     31457280      3.47%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      42275307      4.66%     94.22% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total       907849379                       # Class of committed instruction
system.cpu07.commit.refs                     94704703                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 536569470                       # Number of Instructions Simulated
system.cpu07.committedOps                   907849379                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.332275                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.332275                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles             2169252                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts            907887243                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles               20412435                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               154496887                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                  813                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles             1201542                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                  93657667                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   1049245                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu07.fetch.Branches                  70395116                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                20973725                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   157302194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          479                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                    536594865                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1723                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          420                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  1626                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.394838                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles         20975300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         55906994                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      3.009702                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        178280929                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            5.092488                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.434463                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               21887309     12.28%     12.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1               40338489     22.63%     34.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                1060230      0.59%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  25853      0.01%     35.51% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               10827194      6.07%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   8800      0.00%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                4737900      2.66%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                1584345      0.89%     45.14% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8               97810809     54.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          178280929                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads               523242773                       # number of floating regfile reads
system.cpu07.fp_regfile_writes              274728611                       # number of floating regfile writes
system.cpu07.idleCycles                          7466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts                928                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches               70392731                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   5.146284                       # Inst execution rate
system.cpu07.iew.exec_refs                  104367360                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  1049245                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles                459657                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts            93659289                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts            1049583                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts         907876716                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           103318115                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             918                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts           917522629                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                 6915                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                  813                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               13318                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      7485113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         3746                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          401                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect          527                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1238847258                       # num instructions consuming a value
system.cpu07.iew.wb_count                   907860911                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.624457                       # average fanout of values written-back
system.cpu07.iew.wb_producers               773606655                       # num instructions producing a value
system.cpu07.iew.wb_rate                     5.092092                       # insts written-back per cycle
system.cpu07.iew.wb_sent                    907860979                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads              973846795                       # number of integer regfile reads
system.cpu07.int_regfile_writes             559261432                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             3.009559                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.009559                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass         8389558      0.91%      0.91% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu           571980565     62.34%     63.25% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult            7340044      0.80%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 8      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     64.05% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu           60819026      6.63%     70.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     70.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     70.68% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead           51688921      5.63%     94.26% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           1049297      0.11%     94.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead      51629615      5.63%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total            917523554                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses             277327108                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads         554402270                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses    276825754                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes        276836814                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                   6171936                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.006727                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu               5758789     93.31%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                66044      1.07%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult          45219      0.73%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               161196      2.61%     97.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      0.00%     97.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          140683      2.28%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses            637978824                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       1465098256                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses    631035157                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes       631067222                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                907876667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued               917523554                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined         27304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             560                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        48691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    178280929                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       5.146504                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.964509                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           3247098      1.82%      1.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           6875868      3.86%      5.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           5946559      3.34%      9.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          16794542      9.42%     18.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          32521474     18.24%     36.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          32834020     18.42%     55.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          29391601     16.49%     71.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          27592796     15.48%     87.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          23076971     12.94%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     178280929                       # Number of insts issued each cycle
system.cpu07.iq.rate                         5.146289                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                  20973828                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         112                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads           93659289                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           1049583                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             245154162                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      178288395                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  169341004152                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    766363536                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                  332544541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles                811395                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1200872576                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents              1217721                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles               21008114                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               81280                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          2153895122                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts            907885571                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        1200918431                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               155094086                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                  813                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             1365653                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  45794                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups       523255874                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups      954559483                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles          868                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 2876492                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 1016740891                       # The number of ROB reads
system.cpu07.rob.rob_writes                1815757153                       # The number of ROB writes
system.cpu07.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups           56725650                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect            2900                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted        70135058                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         55776689                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups      56725650                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         948961                       # Number of indirect misses.
system.cpu08.branchPred.lookups              70135058                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               439247989                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              366107859                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts            3008                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                 70123813                       # Number of branches committed
system.cpu08.commit.bw_lim_events            69266621                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts        117806                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          535627275                       # Number of instructions committed
system.cpu08.commit.committedOps            906233607                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    180560312                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     5.019008                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.090648                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     13033385      7.22%      7.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     23494761     13.01%     20.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2     30928930     17.13%     37.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      3136561      1.74%     39.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4      3138485      1.74%     40.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5      4897024      2.71%     43.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6      8352540      4.63%     48.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7     24312005     13.46%     61.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     69266621     38.36%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    180560312                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                276820012                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts               702615029                       # Number of committed integer instructions.
system.cpu08.commit.loads                    93521232                       # Number of loads committed
system.cpu08.commit.membars                         8                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      570494532     62.95%     63.88% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult       7340034      0.81%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     64.69% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc     30406670      3.36%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt     31455245      3.47%     83.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      42140999      4.65%     94.21% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total       906233607                       # Class of committed instruction
system.cpu08.commit.refs                     94570395                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 535627275                       # Number of Instructions Simulated
system.cpu08.committedOps                   906233607                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.337145                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.337145                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles             4570447                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts            906391862                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles               20451087                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               154442078                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 3027                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles             1110285                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                  93533690                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   1051289                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu08.fetch.Branches                  70135058                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                20982119                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   159587141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          490                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                    535741023                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          904                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  6054                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.388379                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles         20983710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         55776771                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      2.966713                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        180576924                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            5.019551                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.464495                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               24433159     13.53%     13.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1               40372772     22.36%     35.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                1051159      0.58%     36.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    354      0.00%     36.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               10699169      5.92%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    370      0.00%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                4722952      2.62%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                1573206      0.87%     45.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8               97723783     54.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          180576924                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads               523259215                       # number of floating regfile reads
system.cpu08.fp_regfile_writes              274736827                       # number of floating regfile writes
system.cpu08.idleCycles                          7120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               3185                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches               70128318                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   5.068189                       # Inst execution rate
system.cpu08.iew.exec_refs                  103509949                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  1051289                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles                 72414                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts            93535503                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts            1051729                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts         906351598                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           102458660                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1198                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts           915234089                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  246                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 3027                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles                 491                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      7348198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads        14268                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores         2566                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect         2646                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect          539                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1237042388                       # num instructions consuming a value
system.cpu08.iew.wb_count                   906303595                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.624442                       # average fanout of values written-back
system.cpu08.iew.wb_producers               772461203                       # num instructions producing a value
system.cpu08.iew.wb_rate                     5.018736                       # insts written-back per cycle
system.cpu08.iew.wb_sent                    906303771                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads              970830685                       # number of integer regfile reads
system.cpu08.int_regfile_writes             558090467                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             2.966083                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.966083                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass         8391754      0.92%      0.92% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu           570539196     62.34%     63.25% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult            7340044      0.80%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                11      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu           60827256      6.65%     70.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     70.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     70.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc          30408707      3.32%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt      31457361      3.44%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead           51076839      5.58%     94.27% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           1051358      0.11%     94.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead      51382303      5.61%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total            915235294                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses             276894100                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads         553730196                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses    276833976                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes        276857768                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                   5816315                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.006355                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu               5757356     98.99%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  948      0.02%     99.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   7      0.00%     99.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead             659      0.01%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses            635765755                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       1463136253                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses    629469619                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes       629611804                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                906351548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued               915235294                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined        117958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued            2629                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined       162984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    180576924                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       5.068396                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.047609                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           6001058      3.32%      3.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           6846616      3.79%      7.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           5840175      3.23%     10.35% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          16760848      9.28%     19.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          32536417     18.02%     37.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          32748355     18.14%     55.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          29345955     16.25%     72.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          27517389     15.24%     87.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          22980111     12.73%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     180576924                       # Number of insts issued each cycle
system.cpu08.iq.rate                         5.068196                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                  20982301                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         191                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads           93535503                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           1051729                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             243770059                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      180584044                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                  330248892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles               3436018                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1198853879                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents              1067455                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles               21003469                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents               41028                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          2150529842                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts            906377427                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        1199032518                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               154999933                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 3027                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             1133840                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                 178578                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups       523278902                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups      953097393                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          637                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 2353363                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 1017645078                       # The number of ROB reads
system.cpu08.rob.rob_writes                1812719500                       # The number of ROB writes
system.cpu08.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups           56562442                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect            2909                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted        69833444                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         55625945                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups      56562442                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         936497                       # Number of indirect misses.
system.cpu09.branchPred.lookups              69833444                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                    75                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          230                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               437740103                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              365203080                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts            2977                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                 69822185                       # Number of branches committed
system.cpu09.commit.bw_lim_events            69266556                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts        118406                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          534571554                       # Number of instructions committed
system.cpu09.commit.committedOps            904423793                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    180554435                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     5.009147                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.096820                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     13329074      7.38%      7.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     23494732     13.01%     20.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2     30929007     17.13%     37.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      3136626      1.74%     39.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4      3138469      1.74%     41.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5      4746181      2.63%     43.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6      8352590      4.63%     48.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7     24161200     13.38%     61.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     69266556     38.36%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    180554435                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                276819966                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts               700956052                       # Number of committed integer instructions.
system.cpu09.commit.loads                    93370418                       # Number of loads committed
system.cpu09.commit.membars                         8                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      568835578     62.89%     63.82% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult       7340034      0.81%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu      60817408      6.72%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc     30406647      3.36%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt     31455222      3.48%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      41990185      4.64%     94.20% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total       904423793                       # Class of committed instruction
system.cpu09.commit.refs                     94419581                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 534571554                       # Number of Instructions Simulated
system.cpu09.committedOps                   904423793                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.337800                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.337800                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles             4866010                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts            904582674                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles               20451292                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               154140478                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 2996                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles             1110304                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                  93383009                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   1051313                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu09.fetch.Branches                  69833444                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                20982172                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   159581180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          801                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                    534685854                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          684                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  5992                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.386721                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles         20983679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         55626020                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      2.960963                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        180571080                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            5.009694                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.469292                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               24728820     13.69%     13.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1               40372799     22.36%     36.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                1051193      0.58%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    342      0.00%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               10548344      5.84%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    365      0.00%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                4723006      2.62%     45.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                1573194      0.87%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8               97573017     54.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          180571080                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads               523259407                       # number of floating regfile reads
system.cpu09.fp_regfile_writes              274736923                       # number of floating regfile writes
system.cpu09.idleCycles                          7299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               3145                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches               69826721                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   5.058328                       # Inst execution rate
system.cpu09.iew.exec_refs                  103359142                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  1051313                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles                 67092                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts            93384804                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts               4                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts            1051697                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts         904542384                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           102307829                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1177                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts           913424588                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  249                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 2996                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles                 493                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      7348212                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads        14383                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores         2534                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect         2600                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect          545                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1235233051                       # num instructions consuming a value
system.cpu09.iew.wb_count                   904494229                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.624258                       # average fanout of values written-back
system.cpu09.iew.wb_producers               771104058                       # num instructions producing a value
system.cpu09.iew.wb_rate                     5.008873                       # insts written-back per cycle
system.cpu09.iew.wb_sent                    904494373                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads              969021199                       # number of integer regfile reads
system.cpu09.int_regfile_writes             556733382                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             2.960330                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.960330                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass         8391732      0.92%      0.92% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu           568880401     62.28%     63.20% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult            7340042      0.80%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                10      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     64.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu           60827365      6.66%     70.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     70.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     70.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc          30408707      3.33%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd      51380224      5.63%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult     51380224      5.63%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     88.68% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           50926045      5.58%     94.26% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1051375      0.12%     94.37% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead      51382271      5.63%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total            913425772                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses             276894164                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads         553730334                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses    276834070                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes        276857954                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                   5816286                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.006368                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu               5757357     98.99%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                32769      0.56%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  928      0.02%     99.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   7      0.00%     99.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead             648      0.01%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses            633956162                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       1459511212                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses    627660159                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes       627803005                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                904542340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued               913425772                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded                44                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined        118558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued            2643                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined       163786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    180571080                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       5.058539                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.057110                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           6296937      3.49%      3.49% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           6846500      3.79%      7.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           5840165      3.23%     10.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          16760785      9.28%     19.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          32536420     18.02%     37.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          32597557     18.05%     55.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          29345991     16.25%     72.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          27366624     15.16%     87.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          22980101     12.73%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     180571080                       # Number of insts issued each cycle
system.cpu09.iq.rate                         5.058334                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                  20982312                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         149                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads             751                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             12                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads           93384804                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1051697                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             243016058                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      180578379                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                  330254557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles               3731302                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1196591623                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents              1067463                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles               21003680                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents               41013                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          2146459698                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts            904568245                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        1196771171                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               154698336                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 2996                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             1133847                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                 179487                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups       523279106                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups      951288558                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          919                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 2353371                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 1015830052                       # The number of ROB reads
system.cpu09.rob.rob_writes                1809101106                       # The number of ROB writes
system.cpu09.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups           56761723                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect            2823                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted        70174814                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         55796638                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups      56761723                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         965085                       # Number of indirect misses.
system.cpu10.branchPred.lookups              70174814                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                    94                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          224                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               439447797                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              366227565                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts            2963                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                 70163890                       # Number of branches committed
system.cpu10.commit.bw_lim_events            69266767                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts        115017                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          535767600                       # Number of instructions committed
system.cpu10.commit.committedOps            906474180                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    180549954                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     5.020628                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.089672                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     12983182      7.19%      7.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     23494735     13.01%     20.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2     30928787     17.13%     37.33% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      3136391      1.74%     39.07% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4      3138470      1.74%     40.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5      4917117      2.72%     43.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6      8352438      4.63%     48.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7     24332067     13.48%     61.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     69266767     38.36%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    180549954                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                276820122                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts               702835508                       # Number of committed integer instructions.
system.cpu10.commit.loads                    93541270                       # Number of loads committed
system.cpu10.commit.membars                         8                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      570714957     62.96%     63.89% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult       7340034      0.81%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc     30406725      3.35%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt     31455300      3.47%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      42161037      4.65%     94.22% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total       906474180                       # Class of committed instruction
system.cpu10.commit.refs                     94590433                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 535767600                       # Number of Instructions Simulated
system.cpu10.committedOps                   906474180                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.337036                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.337036                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles             4519874                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts            906628396                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles               20451324                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               154481789                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 2982                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles             1110209                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                  93553446                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                         272                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   1051227                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu10.fetch.Branches                  70174814                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                20981834                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   159575169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          676                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                    535878349                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1781                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         2203                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  5964                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.388623                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles         20983367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         55796732                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      2.967655                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        180566178                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            5.021155                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.463743                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               24383043     13.50%     13.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1               40372730     22.36%     35.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                1051110      0.58%     36.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    356      0.00%     36.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               10719186      5.94%     42.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    367      0.00%     42.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                4722842      2.62%     45.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                1573186      0.87%     45.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8               97743358     54.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          180566178                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads               523258785                       # number of floating regfile reads
system.cpu10.fp_regfile_writes              274736611                       # number of floating regfile writes
system.cpu10.idleCycles                          6846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts               3136                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches               70168269                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   5.069819                       # Inst execution rate
system.cpu10.iew.exec_refs                  103529447                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  1051227                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles                 72445                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts            93555240                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts            1051630                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts         906589379                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           102478220                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1162                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts           915472613                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  256                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 2982                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles                 500                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked      7348054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads        13967                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores         2467                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect         2593                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect          543                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1237281560                       # num instructions consuming a value
system.cpu10.iew.wb_count                   906542400                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.624466                       # average fanout of values written-back
system.cpu10.iew.wb_producers               772640630                       # num instructions producing a value
system.cpu10.iew.wb_rate                     5.020365                       # insts written-back per cycle
system.cpu10.iew.wb_sent                    906542607                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads              971068804                       # number of integer regfile reads
system.cpu10.int_regfile_writes             558269621                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             2.967041                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.967041                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass         8391722      0.92%      0.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu           570758420     62.35%     63.26% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult            7340045      0.80%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                13      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu           60827052      6.64%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc          30408707      3.32%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           51096429      5.58%     94.27% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           1051290      0.11%     94.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead      51382277      5.61%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total            915473780                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses             276893867                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads         553729734                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses    276833760                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes        276857170                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                   5816282                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006353                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu               5757341     98.99%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                32766      0.56%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult          24575      0.42%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  935      0.02%     99.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead             658      0.01%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses            636004473                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       1463602847                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses    629708640                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes       629847394                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                906589326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued               915473780                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined        115169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued            2566                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined       159297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    180566178                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       5.070018                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.046018                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           5950636      3.30%      3.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           6846667      3.79%      7.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           5840068      3.23%     10.32% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          16760885      9.28%     19.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          32536279     18.02%     37.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          32768266     18.15%     55.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          29345874     16.25%     72.02% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          27537392     15.25%     87.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          22980111     12.73%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     180566178                       # Number of insts issued each cycle
system.cpu10.iq.rate                         5.069826                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                  20982062                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         237                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads             758                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             15                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads           93555240                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           1051630                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             243869374                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      180573024                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                  330259912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles               3385245                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1199154565                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents              1067453                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles               21003621                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents               41018                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          2151062503                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts            906614471                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        1199328871                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               155039650                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 2982                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             1133823                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                 174246                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups       523278201                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups      953332938                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          857                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 2353263                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 1017872358                       # The number of ROB reads
system.cpu10.rob.rob_writes                1813194680                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups           56543567                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect            2890                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted        69825794                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         55622156                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups      56543567                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         921411                       # Number of indirect misses.
system.cpu11.branchPred.lookups              69825794                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                    75                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               437702187                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              365180275                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            2964                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                 69814610                       # Number of branches committed
system.cpu11.commit.bw_lim_events            69266566                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts        117968                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          534545035                       # Number of instructions committed
system.cpu11.commit.committedOps            904378330                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    180541822                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     5.009246                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.096802                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     13324055      7.38%      7.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     23494702     13.01%     20.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2     30929022     17.13%     37.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      3136641      1.74%     39.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4      3138454      1.74%     41.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5      4742377      2.63%     43.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6      8352603      4.63%     48.25% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7     24157402     13.38%     61.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     69266566     38.37%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    180541822                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                276819952                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts               700914383                       # Number of committed integer instructions.
system.cpu11.commit.loads                    93366630                       # Number of loads committed
system.cpu11.commit.membars                         8                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      568793917     62.89%     63.82% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult       7340034      0.81%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu      60817408      6.72%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc     30406640      3.36%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt     31455215      3.48%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      41986397      4.64%     94.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total       904378330                       # Class of committed instruction
system.cpu11.commit.refs                     94415793                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 534545035                       # Number of Instructions Simulated
system.cpu11.committedOps                   904378330                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.337793                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.337793                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles             4861088                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts            904536487                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles               20451175                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               154132849                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 2983                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles             1110288                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                  93379208                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   1051319                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu11.fetch.Branches                  69825794                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                20982131                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   159568598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          717                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                    534658861                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1742                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          711                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  5966                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.386706                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles         20983632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         55622231                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      2.961022                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        180558383                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            5.009790                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.469284                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               24723836     13.69%     13.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1               40372791     22.36%     36.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                1051194      0.58%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    339      0.00%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               10544540      5.84%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    367      0.00%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                4723007      2.62%     45.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                1573183      0.87%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8               97569126     54.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          180558383                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads               523259425                       # number of floating regfile reads
system.cpu11.fp_regfile_writes              274736931                       # number of floating regfile writes
system.cpu11.idleCycles                          7287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               3132                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches               69819147                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   5.058430                       # Inst execution rate
system.cpu11.iew.exec_refs                  103355229                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  1051319                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles                 72340                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts            93380947                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts               7                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts            1051704                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts         904496480                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           102303910                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1109                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts           913378888                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  251                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 2983                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles                 496                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      7348204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads        14314                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores         2541                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         2591                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect          541                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1235187563                       # num instructions consuming a value
system.cpu11.iew.wb_count                   904448668                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.624253                       # average fanout of values written-back
system.cpu11.iew.wb_producers               771069874                       # num instructions producing a value
system.cpu11.iew.wb_rate                     5.008974                       # insts written-back per cycle
system.cpu11.iew.wb_sent                    904448798                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads              968975431                       # number of integer regfile reads
system.cpu11.int_regfile_writes             556699151                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             2.960391                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       2.960391                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass         8391732      0.92%      0.92% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu           568838560     62.28%     63.20% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult            7340043      0.80%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                11      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     64.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu           60827365      6.66%     70.66% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     70.66% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     70.66% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc          30408707      3.33%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd      51380224      5.63%     79.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.61% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult     51380224      5.63%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     88.68% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead           50922178      5.58%     94.26% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1051381      0.12%     94.37% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead      51382200      5.63%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total            913380002                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses             276894068                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads         553730169                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses    276834080                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes        276857842                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                   5816226                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.006368                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu               5757352     98.99%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  901      0.02%     99.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead             622      0.01%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses            633910428                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       1459407085                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses    627614588                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes       627756774                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                904496433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued               913380002                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded                47                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined        118120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued            2646                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined       162836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    180558383                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       5.058641                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.056991                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           6291935      3.48%      3.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           6846474      3.79%      7.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           5840147      3.23%     10.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          16760783      9.28%     19.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          32536380     18.02%     37.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          32593711     18.05%     55.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          29346011     16.25%     72.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          27362792     15.15%     87.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          22980150     12.73%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     180558383                       # Number of insts issued each cycle
system.cpu11.iq.rate                         5.058437                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                  20982275                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         153                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads             750                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             13                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads           93380947                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1051704                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             242996969                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      180565670                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                  330267266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles               3726406                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1196534795                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents              1067467                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles               21003553                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents               41016                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          2146355993                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts            904522175                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        1196713500                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               154690716                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 2983                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             1133839                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                 178645                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups       523278944                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups      951242314                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          886                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 2353289                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 1015771528                       # The number of ROB reads
system.cpu11.rob.rob_writes                1809009218                       # The number of ROB writes
system.cpu11.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups           56705650                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect            2944                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted        70070911                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         55744645                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups      56705650                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         961005                       # Number of indirect misses.
system.cpu12.branchPred.lookups              70070911                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                    76                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          241                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               438927080                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              365915320                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            3055                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                 70059499                       # Number of branches committed
system.cpu12.commit.bw_lim_events            69266471                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts        119892                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          535402127                       # Number of instructions committed
system.cpu12.commit.committedOps            905847625                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    180536132                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     5.017542                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.091643                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     13073335      7.24%      7.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     23494749     13.01%     20.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2     30929082     17.13%     37.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      3136701      1.74%     39.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4      3138481      1.74%     40.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      4864817      2.69%     43.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6      8352640      4.63%     48.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7     24279856     13.45%     61.63% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     69266471     38.37%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    180536132                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                276819914                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts               702261253                       # Number of committed integer instructions.
system.cpu12.commit.loads                    93489075                       # Number of loads committed
system.cpu12.commit.membars                         8                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      570140805     62.94%     63.87% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult       7340034      0.81%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu      60817408      6.71%     71.39% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     71.39% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     71.39% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc     30406621      3.36%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt     31455196      3.47%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      42108842      4.65%     94.21% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total       905847625                       # Class of committed instruction
system.cpu12.commit.refs                     94538238                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 535402127                       # Number of Instructions Simulated
system.cpu12.committedOps                   905847625                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.337242                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.337242                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles             4610402                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts            906008477                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles               20451180                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               154378052                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 3074                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles             1110322                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                  93501759                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   1051343                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu12.fetch.Branches                  70070911                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                20982305                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   159563043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          493                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                    535517841                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          926                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  6148                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.388075                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles         20983922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         55744721                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      2.965870                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        180553030                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            5.018094                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.465276                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               24473118     13.55%     13.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1               40372826     22.36%     35.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                1051210      0.58%     36.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    352      0.00%     36.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               10667015      5.91%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    371      0.00%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                4723051      2.62%     45.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                1573194      0.87%     45.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8               97691893     54.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          180553030                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads               523259629                       # number of floating regfile reads
system.cpu12.fp_regfile_writes              274737034                       # number of floating regfile writes
system.cpu12.idleCycles                          7106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               3227                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches               70064105                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   5.066731                       # Inst execution rate
system.cpu12.iew.exec_refs                  103478070                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  1051343                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles                 65198                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts            93503578                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts            1051755                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts         905967702                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           102426727                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1171                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts           914849578                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  254                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 3074                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles                 499                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked      7348280                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads        14500                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores         2592                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         2686                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect          541                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1236657682                       # num instructions consuming a value
system.cpu12.iew.wb_count                   905919003                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.624403                       # average fanout of values written-back
system.cpu12.iew.wb_producers               772172475                       # num instructions producing a value
system.cpu12.iew.wb_rate                     5.017270                       # insts written-back per cycle
system.cpu12.iew.wb_sent                    905919179                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads              970446441                       # number of integer regfile reads
system.cpu12.int_regfile_writes             557801931                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             2.965229                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       2.965229                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass         8391809      0.92%      0.92% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu           570186269     62.33%     63.24% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult            7340048      0.80%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                13      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu           60827466      6.65%     70.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc          30408707      3.32%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd      51380224      5.62%     79.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.63% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.07% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.07% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.07% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult     51380224      5.62%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           51044936      5.58%     94.27% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           1051408      0.11%     94.38% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead      51382275      5.62%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total            914850756                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses             276894270                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads         553730551                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses    276834183                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes        276858344                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                   5816302                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.006358                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu               5757369     98.99%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                32769      0.56%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  938      0.02%     99.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   4      0.00%     99.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead             645      0.01%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses            635380979                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       1462342960                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses    629084820                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes       629229418                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                905967652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued               914850756                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined        120044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued            2674                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined       165489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    180553030                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       5.066937                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.048978                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           6041303      3.35%      3.35% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           6846539      3.79%      7.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           5840199      3.23%     10.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          16760788      9.28%     19.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          32536503     18.02%     37.68% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          32716264     18.12%     55.80% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          29346030     16.25%     72.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          27485289     15.22%     87.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          22980115     12.73%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     180553030                       # Number of insts issued each cycle
system.cpu12.iq.rate                         5.066737                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                  20982488                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         192                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads           93503578                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1051755                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             243609788                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      180560136                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                  330272800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles               3475966                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1198371426                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents              1067461                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles               21003599                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents               41022                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          2149667491                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts            905993829                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        1198553018                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               154935904                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 3074                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             1133843                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                 181531                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups       523279505                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups      952714790                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          644                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 2353375                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 1017237152                       # The number of ROB reads
system.cpu12.rob.rob_writes                1811951998                       # The number of ROB writes
system.cpu12.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups           56584659                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect            2850                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted        69847718                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         55633056                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups      56584659                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         951603                       # Number of indirect misses.
system.cpu13.branchPred.lookups              69847718                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                    77                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          239                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               437811858                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              365246064                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts            2929                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                 69836671                       # Number of branches committed
system.cpu13.commit.bw_lim_events            69266752                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts        115934                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          534622329                       # Number of instructions committed
system.cpu13.commit.committedOps            904510857                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    180529426                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     5.010324                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.096178                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     13289823      7.36%      7.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     23494765     13.01%     20.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2     30928804     17.13%     37.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      3136412      1.74%     39.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4      3138467      1.74%     40.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      4753501      2.63%     43.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6      8352455      4.63%     48.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7     24168447     13.39%     61.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     69266752     38.37%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    180529426                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                276820114                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts               701035799                       # Number of committed integer instructions.
system.cpu13.commit.loads                    93377661                       # Number of loads committed
system.cpu13.commit.membars                         8                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      568915251     62.90%     63.83% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult       7340034      0.81%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu      60817408      6.72%     71.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     71.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     71.36% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc     30406721      3.36%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt     31455296      3.48%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      41997428      4.64%     94.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total       904510857                       # Class of committed instruction
system.cpu13.commit.refs                     94426824                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 534622329                       # Number of Instructions Simulated
system.cpu13.committedOps                   904510857                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.337721                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.337721                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles             4828132                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts            904666477                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles               20449744                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               154154690                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                 2948                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles             1110218                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                  93389898                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   1051254                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu13.fetch.Branches                  69847718                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                20981942                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   159557498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          527                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                    534734125                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                588                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          744                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  5896                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.386854                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles         20983427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         55633133                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      2.961641                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        180545732                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            5.010859                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.468803                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               24689556     13.67%     13.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1               40372741     22.36%     36.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                1051122      0.58%     36.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    362      0.00%     36.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               10555592      5.85%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    377      0.00%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                4722868      2.62%     45.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                1573189      0.87%     45.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8               97579925     54.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          180545732                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads               523258863                       # number of floating regfile reads
system.cpu13.fp_regfile_writes              274736651                       # number of floating regfile writes
system.cpu13.idleCycles                          7606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts               3102                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches               69841086                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   5.059501                       # Inst execution rate
system.cpu13.iew.exec_refs                  103366025                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  1051254                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles                 73095                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts            93391734                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts            1051664                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts         904626976                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           102314771                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1228                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts           913509841                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  255                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                 2948                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles                 498                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      7348081                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads        14070                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores         2501                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect         2553                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect          549                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1235318595                       # num instructions consuming a value
system.cpu13.iew.wb_count                   904579565                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.624267                       # average fanout of values written-back
system.cpu13.iew.wb_producers               771168414                       # num instructions producing a value
system.cpu13.iew.wb_rate                     5.010041                       # insts written-back per cycle
system.cpu13.iew.wb_sent                    904579722                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads              969106254                       # number of integer regfile reads
system.cpu13.int_regfile_writes             556797504                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             2.961022                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       2.961022                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass         8391686      0.92%      0.92% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu           568959106     62.28%     63.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult            7340045      0.80%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                12      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     64.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu           60827101      6.66%     70.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.66% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc          30408707      3.33%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd      51380224      5.62%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult     51380224      5.62%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     88.68% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           50932915      5.58%     94.26% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           1051322      0.12%     94.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead      51382359      5.62%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total            913511076                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses             276894018                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads         553730013                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses    276833798                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes        276857394                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                   5816347                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.006367                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu               5757362     98.99%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  960      0.02%     99.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   2      0.00%     99.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead             678      0.01%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses            634041719                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       1459656771                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses    627745767                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes       627885684                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                904626920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued               913511076                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined        116086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued            2560                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined       160796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    180545732                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       5.059721                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.055928                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           6257331      3.47%      3.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           6846621      3.79%      7.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           5840080      3.23%     10.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          16760872      9.28%     19.78% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          32536295     18.02%     37.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          32604710     18.06%     55.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          29345914     16.25%     72.11% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          27373807     15.16%     87.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          22980102     12.73%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     180545732                       # Number of insts issued each cycle
system.cpu13.iq.rate                         5.059508                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                  20982094                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         161                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads             758                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             20                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads           93391734                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           1051664                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             243051607                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      180553338                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                  330279598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles               3693751                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1196700416                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents              1067444                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles               21002066                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents               41029                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          2146648003                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts            904652347                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        1196876246                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               154712529                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                 2948                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             1133831                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                 175769                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups       523278486                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups      951371379                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles          607                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 2353313                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 1015889439                       # The number of ROB reads
system.cpu13.rob.rob_writes                1809269953                       # The number of ROB writes
system.cpu13.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups           56712437                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect            2914                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted        70110733                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         55764566                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups      56712437                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         947871                       # Number of indirect misses.
system.cpu14.branchPred.lookups              70110733                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                    79                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          240                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               439126364                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              366034878                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            3003                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                 70099439                       # Number of branches committed
system.cpu14.commit.bw_lim_events            69266547                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts        118527                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          535541948                       # Number of instructions committed
system.cpu14.commit.committedOps            906087327                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    180523765                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     5.019214                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.090641                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     13021126      7.21%      7.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     23494759     13.01%     20.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2     30929002     17.13%     37.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      3136620      1.74%     39.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4      3138474      1.74%     40.84% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5      4884822      2.71%     43.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6      8352583      4.63%     48.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7     24299832     13.46%     61.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     69266547     38.37%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    180523765                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                276819976                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts               702480954                       # Number of committed integer instructions.
system.cpu14.commit.loads                    93509045                       # Number of loads committed
system.cpu14.commit.membars                         8                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      570360475     62.95%     63.87% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult       7340034      0.81%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc     30406652      3.36%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.42% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt     31455227      3.47%     83.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      42128812      4.65%     94.21% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total       906087327                       # Class of committed instruction
system.cpu14.commit.refs                     94558208                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 535541948                       # Number of Instructions Simulated
system.cpu14.committedOps                   906087327                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.337131                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.337131                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles             4558409                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts            906246359                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles               20450942                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               154417782                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 3022                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles             1110302                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                  93521616                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   1051306                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu14.fetch.Branches                  70110733                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                20982191                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   159550859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          491                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                    535656377                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          796                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  6044                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.388323                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles         20983677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         55764645                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      2.966842                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        180540457                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            5.019760                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.464502                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               24420895     13.53%     13.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1               40372795     22.36%     35.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                1051188      0.58%     36.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    356      0.00%     36.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               10686984      5.92%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    371      0.00%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                4722999      2.62%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                1573196      0.87%     45.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8               97711673     54.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          180540457                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads               523259373                       # number of floating regfile reads
system.cpu14.fp_regfile_writes              274736906                       # number of floating regfile writes
system.cpu14.idleCycles                          7183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               3165                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches               70103967                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   5.068403                       # Inst execution rate
system.cpu14.iew.exec_refs                  103497845                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  1051306                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles                 66622                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts            93523439                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts            1051706                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts         906206039                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           102446539                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1227                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts           915088227                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  250                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 3022                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles                 495                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      7348232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads        14391                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores         2543                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         2619                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect          546                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1236896550                       # num instructions consuming a value
system.cpu14.iew.wb_count                   906157751                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.624427                       # average fanout of values written-back
system.cpu14.iew.wb_producers               772351729                       # num instructions producing a value
system.cpu14.iew.wb_rate                     5.018940                       # insts written-back per cycle
system.cpu14.iew.wb_sent                    906157914                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads              970684907                       # number of integer regfile reads
system.cpu14.int_regfile_writes             557981062                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             2.966209                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       2.966209                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass         8391751      0.92%      0.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu           570405363     62.33%     63.25% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult            7340044      0.80%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                11      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     64.05% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu           60827352      6.65%     70.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     70.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     70.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc          30408707      3.32%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt      31457361      3.44%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead           51064759      5.58%     94.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           1051370      0.11%     94.38% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead      51382280      5.62%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total            915089461                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses             276894160                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads         553730327                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses    276834053                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes        276857948                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                   5816288                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006356                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu               5757346     98.99%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  940      0.02%     99.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   9      0.00%     99.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead             648      0.01%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses            635619838                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       1462807978                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses    629323698                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes       629466786                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                906205987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued               915089461                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined        118679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued            2645                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined       164003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    180540457                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       5.068612                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.047332                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           5988940      3.32%      3.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           6846558      3.79%      7.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           5840174      3.23%     10.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          16760826      9.28%     19.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          32536455     18.02%     37.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          32736195     18.13%     55.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          29345972     16.25%     72.04% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          27505246     15.23%     87.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          22980091     12.73%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     180540457                       # Number of insts issued each cycle
system.cpu14.iq.rate                         5.068410                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                  20982352                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         170                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             19                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads           93523439                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           1051706                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             243709263                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      180547640                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                  330285296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles               3423761                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1198671038                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents              1067470                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles               21003337                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents               41034                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          2150202790                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts            906231886                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        1198850666                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               154975632                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 3022                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             1133869                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                 179567                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups       523279094                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups      952952188                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles          836                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 2353426                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 1017463046                       # The number of ROB reads
system.cpu14.rob.rob_writes                1812428461                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups           56669657                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect            2823                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted        69754716                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         55586770                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups      56669657                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses        1082887                       # Number of indirect misses.
system.cpu15.branchPred.lookups              69754716                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                    48                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               437348059                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              364967520                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts            2866                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                 69743960                       # Number of branches committed
system.cpu15.commit.bw_lim_events            69266580                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts        115385                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          534297802                       # Number of instructions committed
system.cpu15.commit.committedOps            903954493                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    180518035                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     5.007558                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.097933                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     13371024      7.41%      7.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     23494675     13.02%     20.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2     30928951     17.13%     37.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      3136577      1.74%     39.29% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4      3138405      1.74%     41.03% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      4707147      2.61%     43.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6      8352542      4.63%     48.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7     24122134     13.36%     61.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     69266580     38.37%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    180518035                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                276819992                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts               700525849                       # Number of committed integer instructions.
system.cpu15.commit.loads                    93331307                       # Number of loads committed
system.cpu15.commit.membars                         8                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      8388866      0.93%      0.93% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      568405359     62.88%     63.81% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult       7340034      0.81%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     64.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu      60817408      6.73%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc     30406660      3.36%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt     31455235      3.48%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      41951074      4.64%     94.20% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      1049161      0.12%     94.32% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total       903954493                       # Class of committed instruction
system.cpu15.commit.refs                     94380476                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 534297802                       # Number of Instructions Simulated
system.cpu15.committedOps                   903954493                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.337904                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.337904                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles             4909809                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts            904108956                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles               20449512                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               154061800                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 2883                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles             1110204                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                  93343666                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   1051311                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu15.fetch.Branches                  69754716                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                20981941                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   159544365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          519                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                    534409196                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles                576                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          500                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  5766                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.386364                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles         20985365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         55586818                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      2.960036                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        180534208                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            5.008089                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.470174                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               24770945     13.72%     13.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1               40372761     22.36%     36.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                1051159      0.58%     36.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    336      0.00%     36.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               10509153      5.82%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    353      0.00%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                4722973      2.62%     45.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                1573170      0.87%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8               97533358     54.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          180534208                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads               523259175                       # number of floating regfile reads
system.cpu15.fp_regfile_writes              274736826                       # number of floating regfile writes
system.cpu15.idleCycles                          7232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts               2984                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches               69748340                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   5.056751                       # Inst execution rate
system.cpu15.iew.exec_refs                  103319621                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  1051311                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles                 71363                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts            93345326                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts            1051651                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts         904069908                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           102268310                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             998                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts           912953110                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  247                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 2883                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles                 494                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      7348137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads            260                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads        14016                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores         2482                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect         2450                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect          534                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1234762209                       # num instructions consuming a value
system.cpu15.iew.wb_count                   904023085                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.624210                       # average fanout of values written-back
system.cpu15.iew.wb_producers               770750870                       # num instructions producing a value
system.cpu15.iew.wb_rate                     5.007289                       # insts written-back per cycle
system.cpu15.iew.wb_sent                    904023193                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads              968549687                       # number of integer regfile reads
system.cpu15.int_regfile_writes             556379916                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             2.959419                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       2.959419                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass         8391668      0.92%      0.92% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu           568448518     62.26%     63.18% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult            7340041      0.80%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                10      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     63.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu           60827278      6.66%     70.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     70.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     70.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc          30408707      3.33%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.98% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd      51380224      5.63%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt      31457320      3.45%     83.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.05% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult     51380224      5.63%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           50886537      5.57%     94.26% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           1051374      0.12%     94.37% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead      51382195      5.63%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total            912954113                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses             276893933                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads         553729901                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses    276833955                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes        276857454                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                   5816119                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.006371                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu               5757262     98.99%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                32764      0.56%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult          24575      0.42%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  886      0.02%     99.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead             626      0.01%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses            633484631                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       1458531233                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses    627189130                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes       627327855                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                904069865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued               912954113                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined        115385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued            2586                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined       159758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    180534208                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       5.056959                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.058561                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           6338856      3.51%      3.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           6846415      3.79%      7.30% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           5840089      3.23%     10.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          16760756      9.28%     19.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          32536313     18.02%     37.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          32558364     18.03%     55.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          29345857     16.26%     72.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          27327426     15.14%     87.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          22980132     12.73%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     180534208                       # Number of insts issued each cycle
system.cpu15.iq.rate                         5.056757                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                  20982033                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         101                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads             757                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads           93345326                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           1051651                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             242819627                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      180541440                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateResidencyTicks::ON  170107367688                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                  330291496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles               3769305                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1196004981                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents              1067480                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles               21001844                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents               41002                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          2145394435                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts            904094982                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        1196179505                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               154619637                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 2883                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             1133840                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                 174464                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups       523278581                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups      950814097                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         6699                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 2353273                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 1015321333                       # The number of ROB reads
system.cpu15.rob.rob_writes                1808155995                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                  1554946.15                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             132680.49                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples     38689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  113930.49                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                      21.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   21.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                      19.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                   19.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.53                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0     21845058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            21845058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0     41159222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           41159222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0     19314164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total           19314164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples        30549                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean    81.036499                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    74.869225                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    42.538273                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-127        24944     81.65%     81.65% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-191         3926     12.85%     94.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-255         1039      3.40%     97.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-319          486      1.59%     99.50% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::320-383          133      0.44%     99.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-447           15      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::448-511            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::704-767            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        30549                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM              1314176                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys               1314176                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1161344                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys            1161920                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0      1314176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1314176                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0      1161920                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       1161920                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0        20534                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    132680.49                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0      1314176                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 21845058.435781817883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0   2724461258                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0        18155                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0  80173380.58                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0      1161344                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 19304588.992680281401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 1455547724505                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState             71891                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState            17342                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0        20534                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             20534                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0        18155                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total            18155                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  21.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0            1288                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1284                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            1281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           1296                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           1291                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             769                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             938                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1197                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            974                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15           1193                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.006103943818                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    20.387289                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    18.943057                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev     8.767652                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-7            13      1.29%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15          230     22.84%     24.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23          524     52.04%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31          161     15.99%     92.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39           42      4.17%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           28      2.78%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55            6      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                 19102                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  1222                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                   160                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                    43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                   20534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6               20534                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                     20534                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate                0.20                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                     41                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                102670000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                 60159311469                       # Total gap between requests
system.mem_ctrls00.totMemAccLat            2724461258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                 2339448758                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    18.019861                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    18.008790                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.625504                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             54      5.36%      5.36% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.20%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18            840     83.42%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             95      9.43%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             14      1.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  955                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  998                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1010                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1011                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1014                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1013                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1018                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1015                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1014                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1020                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1035                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1023                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1019                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1016                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1013                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                  18155                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6              18155                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                    18155                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              44.56                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                  8089                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy         1755438690                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy              108099600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy   11874673770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          486.854243                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE    460977750                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF   1720680000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF   8199449482                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN  21377660625                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT   2363898233                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN  26037519729                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy          264121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy               57452505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy    8209070400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy              73242120                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       4067687520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy     2827994160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          29288644995                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime        55614433474                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy             47230560                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy         1735834110                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy              110048820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy   11816174670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          490.115838                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE    469565250                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF   1748760000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF   7352073433                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN  22386591942                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT   2293534098                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN  25911702622                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy          267571680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy               58480950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy    8597221440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy              73413480                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       4134068640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy     2640735720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          29484859140                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime        55649057847                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy             47491560                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  4999.76                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                  1548619.90                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             133310.68                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples     38847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  114561.59                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                      21.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   21.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                      19.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.46                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1     21991869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            21991869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1     41326246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           41326246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1     19334377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total           19334377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples        30635                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean    81.141178                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    74.971970                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    42.324238                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127        24973     81.52%     81.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255         5061     16.52%     98.04% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383          579      1.89%     99.93% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511           17      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        30635                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM              1323008                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys               1323072                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten               1162688                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys            1163136                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1      1323008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1323008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1      1163136                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total       1163136                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1        20673                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    133310.68                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1      1323008                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 21991869.484001256526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1   2755931748                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1        18174                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1  79980801.67                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1      1162688                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 19326929.804365847260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 1453571089517                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds         1006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState             72140                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState            17391                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds         1006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1        20672                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             20672                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1        18174                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total            18174                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  21.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0            1288                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1285                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1281                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           1294                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           1304                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           1323                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             938                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1200                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            973                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12           1547                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15           1208                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.006103665430                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    20.559642                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    19.252591                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev     8.459439                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-7             7      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15          232     23.06%     23.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23          520     51.69%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31          166     16.50%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           46      4.57%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           31      3.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                 19313                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  1163                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                   145                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                    49                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                   20673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6               20673                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                     20673                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate                0.42                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                     86                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                103360000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                 60159237210                       # Total gap between requests
system.mem_ctrls01.totMemAccLat            2755931748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                 2368331748                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    18.058648                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    18.044103                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.727252                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16             57      5.67%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              3      0.30%      5.96% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18            811     80.62%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19            110     10.93%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20             13      1.29%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21             10      0.99%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  946                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  954                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                 1004                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                 1011                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                 1013                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                 1014                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                 1012                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1016                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1013                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1027                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1045                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1019                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1010                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                   13                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                  18174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6              18174                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                    18174                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              44.67                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                  8119                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy         1849025850                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy              107492700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy   11753097330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          487.010574                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE    466268956                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF   1721200000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF   8172244390                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN  21457203064                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT   2567669974                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN  25774455011                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy          265380000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy               57133725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy    8239574400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy              73220700                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       4068916800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy     2832786960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          29298049725                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        55403902465                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy             47246220                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy         1848372060                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy              111248340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy   11815719810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          490.853804                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE    472506000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF   1751100000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF   7278831037                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN  22210141156                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT   2538780772                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN  25910516066                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy          268088160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy               59126100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy    8529915360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy              74391660                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       4139600400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy     2630341500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          29529254460                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime        55394840880                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy             47585520                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                  1539624.14                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             129567.72                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples     39074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  110817.72                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                      22.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   22.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                      19.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.54                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2     22129106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            22129106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2     41568804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           41568804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2     19439698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total           19439698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples        30600                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean    81.717124                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    75.332943                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    43.240733                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-127        24775     80.96%     80.96% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-191         4047     13.23%     94.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-255         1141      3.73%     97.92% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-319          464      1.52%     99.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-383          146      0.48%     99.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-447           19      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::448-511            3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::832-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        30600                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM              1331264                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys               1331264                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten               1169216                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys            1169472                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2      1331264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1331264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2      1169472                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total       1169472                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2        20801                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    129567.72                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2      1331264                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 22129105.898641161621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2   2695138159                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2        18273                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2  79951505.64                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2      1169216                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 19435442.318267170340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 1460953862474                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds         1015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState             72919                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState            17420                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds         1015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2        20801                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             20801                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2        18273                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total            18273                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  21.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0            1318                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1317                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            1313                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1316                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1312                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1312                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           1295                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           1297                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           1295                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             801                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             800                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             800                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             957                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            1212                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            778                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            970                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15           1192                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.006098336764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples         1015                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    20.493596                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    19.204336                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev     8.523764                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-7             6      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-15          235     23.15%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-23          529     52.12%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-31          162     15.96%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-39           47      4.63%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-47           30      2.96%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1015                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                 19619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  1078                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                    94                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                    10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                   20801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6               20801                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                     20801                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate                0.98                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    204                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                104005000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                 60159273507                       # Total gap between requests
system.mem_ctrls02.totMemAccLat            2695138159                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                 2305119409                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples         1015                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.999015                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.984457                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.715425                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             75      7.39%      7.39% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              9      0.89%      8.28% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18            796     78.42%     86.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19            115     11.33%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20             17      1.67%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              3      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1015                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  931                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  946                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1006                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1019                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1022                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1019                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1020                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1028                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1034                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1043                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1046                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1028                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1024                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1018                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                  18273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6              18273                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                    18273                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              45.24                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                  8267                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy         1821355200                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy              110091660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy   12188169780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          495.329402                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE    460270759                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF   1788020000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF   6186043373                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN  22551262865                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT   2445384679                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN  26728318266                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy          265518720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy               58507515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy    8660995200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy              75084240                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       4226879280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy     2340359040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          29798501775                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime        55465510490                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy             47909160                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy         1729303620                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy              108413760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy   11994624000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          492.096631                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE    459588528                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF   1766440000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF   6836618850                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN  22533290432                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT   2263128687                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN  26302150526                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy          263425920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy               57619485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy    8652876000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy              73470600                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       4175864160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy     2496068160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          29604021615                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime        55672019623                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy             47455020                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                  1539720.70                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             131741.36                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples     39071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  112991.36                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                      22.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   22.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                      19.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.63                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3     22124851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            22124851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3     41565612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           41565612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3     19440762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total           19440762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples        30582                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean    81.761036                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    75.492735                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    42.629238                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::0-127        24606     80.46%     80.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-255         5411     17.69%     98.15% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-383          545      1.78%     99.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-511           16      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-1023            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        30582                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM              1331008                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys               1331008                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten               1169664                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys            1169536                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3      1331008                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1331008                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3      1169536                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total       1169536                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3        20797                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    131741.36                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3      1331008                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 22124850.505939148366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3   2739824964                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3        18274                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3  79913447.60                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3      1169664                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 19442889.255495693535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 1460338341454                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState             72886                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState            17425                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3        20797                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             20797                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3        18274                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total            18274                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  21.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0            1287                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1284                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            1283                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           1334                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           1326                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           1323                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             934                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            1196                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11           1002                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12           1540                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15           1207                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.006085071376                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    20.506903                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    19.197553                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev     8.678612                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-7             4      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-15          252     24.85%     25.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-23          517     50.99%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-31          154     15.19%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-39           52      5.13%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-47           26      2.56%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-55            5      0.49%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-63            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-151            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                 19597                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  1079                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                   105                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                    11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                   20797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6               20797                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                     20797                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate                0.90                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    188                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                103985000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                 60158427354                       # Total gap between requests
system.mem_ctrls03.totMemAccLat            2739824964                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                 2349881214                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    18.023669                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    18.009655                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.706361                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16             64      6.31%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              9      0.89%      7.20% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18            811     79.98%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19            108     10.65%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20             13      1.28%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              9      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  937                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  951                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1013                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1016                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1016                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1020                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1025                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1030                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1035                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1035                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1047                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1027                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1022                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1016                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1014                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                   14                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                  18274                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6              18274                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                    18274                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              45.42                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                  8300                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy         1793323740                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy              108285240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy   12008583870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          493.114856                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE    470731801                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF   1770340000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF   6702566943                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN  22482843029                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT   2399255532                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN  26334675717                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy          268689120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy               57551175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy    8633436480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy              73213560                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       4185083760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy     2486361540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          29665276995                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime        55516571860                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy             47204460                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy         1727109120                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy              110098800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy   12065249280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          493.230980                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE    465619174                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF   1773200000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF   6628630919                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN  22582743575                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT   2252534891                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN  26458851434                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy          266849760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy               58507515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy    8672822880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy              75284160                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       4191844800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy     2452299240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          29672262855                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime        55668840423                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy             48196260                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                  1540409.48                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             133773.13                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples     39054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  115023.13                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                      22.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   22.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                      19.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.64                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4     22111020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            22111020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4     41547527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           41547527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4     19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total           19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples        30664                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean    81.496478                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    75.250692                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    42.448887                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::0-127        24834     80.99%     80.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-255         5228     17.05%     98.04% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-383          580      1.89%     99.93% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-511           18      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        30664                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM              1330176                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys               1330176                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten               1168704                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys            1169280                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4      1330176                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1330176                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4      1169280                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total       1169280                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4        20784                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    133773.13                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4      1330176                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 22111020.479657609016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4   2780340704                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4        18270                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4  77816621.69                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4      1168704                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 19426931.532863143831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 1421709678247                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds         1012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState             72370                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState            17444                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds         1012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4        20784                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             20784                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4        18270                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total            18270                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  21.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0            1319                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1316                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            1313                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1314                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            1312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           1294                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           1290                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           1288                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             800                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             800                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             800                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             956                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1199                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            779                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            979                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15           1193                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.001505574396                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples         1012                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    20.534585                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    19.078905                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev     8.876100                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-7            21      2.08%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-15          223     22.04%     24.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-23          516     50.99%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-31          168     16.60%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-39           45      4.45%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-47           29      2.87%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-55            7      0.69%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total         1012                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                 19461                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  1151                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                   133                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                    35                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                   20784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6               20784                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                     20784                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate                0.77                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    159                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                103920000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                 60159151962                       # Total gap between requests
system.mem_ctrls04.totMemAccLat            2780340704                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                 2390640704                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples         1012                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    18.044466                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    18.031394                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.685442                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             54      5.34%      5.34% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              6      0.59%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18            830     82.02%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19             95      9.39%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20             18      1.78%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              8      0.79%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total         1012                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  951                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  956                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                 1004                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                 1014                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                 1020                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                 1020                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                 1031                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                 1045                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                 1036                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                 1027                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1023                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1016                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1012                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                   13                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                  18270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6              18270                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                    18270                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              45.01                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                  8224                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy         1767340860                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy              110213040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy   11887904610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          488.645515                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE    471123500                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF   1732120000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF   7854652118                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN  21657085808                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT   2380417300                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN  26068046975                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy          268247520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy               58575825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy    8316341760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy              75077100                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       4094731680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy     2765580900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          29396406075                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime        55579235771                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy             47909160                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy         1709244180                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy              108742200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy   11541812010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          483.718649                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE    480500390                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF   1694680000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF   8954177077                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN  21433664822                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT   2287545851                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN  25310950937                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy          271179840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy               57797850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy    8230544640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy              73342080                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       4006223520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy     3049993620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          29100010950                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime        55692043956                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy             47491560                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                  1539095.32                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             131138.21                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples     39087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  112388.21                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                      22.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   22.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                      19.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                   19.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5     22137617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            22137617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5     41582634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           41582634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5     19445017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total           19445017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples        30714                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean    81.474246                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    75.173069                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    42.863298                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-127        24963     81.28%     81.28% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-191         3922     12.77%     94.05% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-255         1216      3.96%     98.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-319          480      1.56%     99.57% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::320-383          113      0.37%     99.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-447           11      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::448-511            3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::576-639            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::704-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-831            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::832-895            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        30714                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM              1331776                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys               1331776                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten               1170752                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys            1169792                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5      1331776                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1331776                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5      1169792                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total       1169792                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5        20809                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    131138.21                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5      1331776                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 22137616.684045188129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5   2728854987                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5        18278                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5  79938943.14                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5      1170752                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 19460974.674479246140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 1461124002750                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState             72494                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState            17479                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5        20809                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             20809                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5        18278                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total            18278                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  21.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0            1289                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1285                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1282                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           1331                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           1331                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           1328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             938                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1202                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11           1000                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15           1214                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.006083672110                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    20.530572                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    19.105195                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev     8.787642                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-7            14      1.38%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15          230     22.68%     24.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23          512     50.49%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31          177     17.46%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           49      4.83%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           22      2.17%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55            7      0.69%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-79            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                 19546                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  1102                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                   124                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                    33                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                   20809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6               20809                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                     20809                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate                0.96                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    200                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                104045000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                 60158618829                       # Total gap between requests
system.mem_ctrls05.totMemAccLat            2728854987                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                 2338686237                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    18.040434                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    18.025385                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.737744                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16             61      6.02%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              8      0.79%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18            820     80.87%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19             95      9.37%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20             17      1.68%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21             10      0.99%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  943                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  960                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                 1003                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                 1021                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                 1016                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                 1016                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                 1017                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                 1017                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                 1026                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                 1026                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                 1032                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                 1043                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                 1034                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1031                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1019                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                   12                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                  18278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6              18278                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                    18278                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              44.79                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                  8186                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy         1823392380                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy              109149180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy   12015475740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          489.718858                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE    451267000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF   1744340000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF   7505726355                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN  21625144811                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT   2489630858                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN  26349638894                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy          258824640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy               58010370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy    8304015840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy              73263540                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       4123619760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy     2642198580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          29460977280                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime        55480021324                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy             47251440                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy         1765787610                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy              110177340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy   11760707400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          485.792721                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE    474442250                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF   1708200000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF   8559677746                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN  21227978316                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT   2399413765                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN  25789301915                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy          269622240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy               58549260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy    8152131360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy              75348420                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       4038184800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy     2942532600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          29224784970                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime        55576597107                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy             48238020                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                  1540546.77                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             128026.74                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples     39049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  109276.74                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                      22.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   22.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                      19.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6     22105701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            22105701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6     41542207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           41542207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6     19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total           19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples        30712                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean    81.364939                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    75.165612                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    42.410664                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127        24907     81.10%     81.10% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255         5219     16.99%     98.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383          560      1.82%     99.92% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511           21      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        30712                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM              1329856                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys               1329856                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1169088                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys            1169280                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6      1329856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1329856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6      1169280                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1169280                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6        20779                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    128026.74                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6      1329856                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 22105701.238780092448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6   2660267655                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6        18270                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6  77356112.08                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6      1169088                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 19433314.621916163713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 1413296167651                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds         1013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState             72745                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState            17435                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds         1013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6        20779                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             20779                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6        18270                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total            18270                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  21.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0            1319                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            1315                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1313                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           1296                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           1288                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             800                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             800                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             800                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             958                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1201                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            980                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12           1541                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15           1191                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.001403908399                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples         1013                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    20.502468                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    19.015286                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev     8.847034                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-7            28      2.76%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15          183     18.07%     20.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23          557     54.99%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31          160     15.79%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           53      5.23%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           27      2.67%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-159            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1013                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                 19584                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  1091                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                    97                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                   20779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6               20779                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                     20779                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate                0.95                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    198                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                103895000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                 60156810972                       # Total gap between requests
system.mem_ctrls06.totMemAccLat            2660267655                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                 2270661405                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples         1013                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    18.032577                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    18.018132                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.718148                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             64      6.32%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              7      0.69%      7.01% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18            811     80.06%     87.07% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19            103     10.17%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             19      1.88%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              9      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1013                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1001                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1014                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1017                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1019                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1021                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1021                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1026                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1032                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1042                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1049                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1028                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1022                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1021                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1019                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1013                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                  18270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6              18270                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                    18270                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              44.53                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                  8135                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy         1804686120                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy              110005980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy   12059070480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          489.019078                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE    443529000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF   1739920000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF   7641312819                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN  21435925801                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT   2454423583                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN  26445322465                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy          258212640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy               58465770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy    8231419200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy              75034260                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       4113170880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy     2657503320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          29418879210                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime        55519733236                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy             47851740                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy         1733355750                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy              109284840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy   12318586920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          494.184772                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE    454362000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF   1778920000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF   6470017984                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN  22181575175                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT   2260626348                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN  27014398548                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy          262034400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy               58086270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy    8520601440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy              73327800                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       4205366880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy     2396887560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          29729642010                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime        55662743636                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy             47502000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                  1540280.78                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             126606.47                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples     39057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  107856.47                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                      22.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   22.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                      19.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7     22108893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            22108893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7     41550718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           41550718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7     19441825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total           19441825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples        30691                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean    81.449806                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    75.151245                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    42.854621                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::0-127        24946     81.28%     81.28% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-255         5119     16.68%     97.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-383          602      1.96%     99.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-511           20      0.07%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        30691                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM              1330048                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys               1330048                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1169792                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys            1169600                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7      1330048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1330048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7      1169600                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       1169600                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7        20782                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    126606.47                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7      1330048                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 22108892.783306602389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7   2631135751                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7        18275                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7  79879338.92                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7      1169792                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 19445016.951846696436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 1459794918837                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds         1013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState             72668                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState            17454                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds         1013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7        20782                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             20782                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7        18275                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total            18275                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  21.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            1285                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           1330                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           1322                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           1318                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             937                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1198                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            993                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12           1542                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15           1211                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.006090318124                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples         1013                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    20.516288                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    18.895328                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev     9.007626                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-7            26      2.57%      2.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-15          213     21.03%     23.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-23          535     52.81%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-31          145     14.31%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-39           56      5.53%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-47           26      2.57%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-55            8      0.79%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-63            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1013                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                 19590                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  1087                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                    88                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                    13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                   20782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6               20782                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                     20782                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate                0.79                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    165                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                103910000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                 60158746368                       # Total gap between requests
system.mem_ctrls07.totMemAccLat            2631135751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                 2241473251                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples         1013                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    18.043435                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    18.026758                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.776437                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             69      6.81%      6.81% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              6      0.59%      7.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18            800     78.97%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19            104     10.27%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             22      2.17%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              9      0.89%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1013                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  936                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1016                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1023                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1017                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1017                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1020                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1045                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1043                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1021                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1026                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1021                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                  18275                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6              18275                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                    18275                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              44.89                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                  8204                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy         1814087130                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy              108842160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy   12088443150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          488.826514                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE    443894670                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF   1738100000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF   7700288575                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN  21297220060                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT   2475769644                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN  26503920766                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy          258316320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy               57843390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy    8178164160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy              73220700                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       4108868400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy     2669231160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          29407294770                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime        55499993884                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy             47230560                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy         1828867800                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy              110313000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy   12282871290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          494.414334                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE    444951887                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF   1782300000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF   6368033124                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN  22161845730                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT   2467354602                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN  26936088014                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy          259228800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy               58628955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy    8510168640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy              75184200                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       4213357200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy     2352718560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          29743452225                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime        55464723554                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy             48180600                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                  1540247.62                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             131630.92                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples     39058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  112880.92                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                      22.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   22.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                      19.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8     22115276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            22115276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8     41551782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           41551782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8     19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total           19436506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples        30627                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean    81.628367                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    75.322302                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    42.683598                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-127        24776     80.90%     80.90% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-191         4101     13.39%     94.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-255         1117      3.65%     97.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-319          476      1.55%     99.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-383          136      0.44%     99.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-447           15      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-511            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-575            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-703            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        30627                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM              1330432                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys               1330432                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten               1169664                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys            1169280                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8      1330432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1330432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8      1169280                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1169280                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8        20788                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    131630.92                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8      1330432                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 22115275.872359622270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8   2736343616                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8        18270                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8  79798447.79                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8      1169664                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 19442889.255495693535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 1457917641095                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds         1013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState             72508                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState            17473                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds         1013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8        20788                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             20788                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8        18270                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total            18270                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  21.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0            1317                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            1314                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1313                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            1312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           1300                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           1293                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           1289                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             801                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             800                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             800                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             954                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            1216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            973                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12           1542                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15           1194                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.006550289026                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples         1013                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    20.517275                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    19.101814                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev     8.397307                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-7            23      2.27%      2.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-15          230     22.70%     24.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-23          472     46.59%     71.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-31          206     20.34%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-39           62      6.12%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-47           14      1.38%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1013                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                 19417                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  1188                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                   141                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                    36                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                   20788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6               20788                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                     20788                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate                1.05                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    219                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                103940000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                 60158991456                       # Total gap between requests
system.mem_ctrls08.totMemAccLat            2736343616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                 2346568616                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples         1013                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    18.041461                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    18.027459                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.711466                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             59      5.82%      5.82% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              3      0.30%      6.12% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18            824     81.34%     87.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19            105     10.37%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             12      1.18%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              8      0.79%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1013                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  960                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1011                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1015                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1015                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1021                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1028                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1018                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1028                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1045                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1034                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1026                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1014                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1013                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                   12                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                  18270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6              18270                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                    18270                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              44.97                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                  8216                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy         1828152450                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy              108449460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy   12013321710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          488.370700                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE    455895750                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF   1730820000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF   7906484925                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN  21211828275                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT   2514316184                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN  26345125850                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy          263317440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy               57634665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy    8145366240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy              75019980                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       4091658480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy     2746205160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          29379873465                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime        55462280748                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy             47914380                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy         1830189060                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy              110263020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy   11821277310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          490.007257                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE    470040500                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF   1745120000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF   7462333894                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN  22056476868                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT   2503856202                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN  25921712335                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy          267450720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy               58594800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy    8471132640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy              73434900                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       4125463680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy     2668980840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          29478327060                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime        55436548792                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy             47486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                  1545551.36                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             131918.05                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples     38924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  113168.05                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                      21.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   21.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                      19.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                   19.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9     21969529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            21969529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9     41409226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           41409226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9     19439698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total           19439698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples        30572                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean    81.482141                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    75.206830                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    42.824552                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127        24782     81.06%     81.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255         5164     16.89%     97.95% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383          600      1.96%     99.91% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511           18      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639            4      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        30572                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM              1321664                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys               1321664                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1169344                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys            1169472                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9      1321664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1321664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9      1169472                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       1169472                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9        20651                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    131918.05                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9      1321664                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 21969528.672315690666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9   2724239565                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9        18273                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9  77407822.85                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9      1169344                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 19437570.014618176967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 1414473147006                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds         1013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState             72222                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState            17498                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds         1013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9        20651                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             20651                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9        18273                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total            18273                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  21.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0            1285                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1281                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            1282                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           1331                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           1316                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           1291                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             936                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1182                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            815                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11           1006                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12           1546                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15           1201                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.001398025114                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples         1013                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    20.382034                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    19.015389                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev     8.348105                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-7            15      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15          224     22.11%     23.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23          509     50.25%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31          187     18.46%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39           53      5.23%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           21      2.07%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1013                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                 19371                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  1097                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                   157                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                    25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                   20651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6               20651                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                     20651                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate                0.63                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    130                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                103255000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                 60159041073                       # Total gap between requests
system.mem_ctrls09.totMemAccLat            2724239565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                 2337033315                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples         1013                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    18.036525                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    18.022069                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.720705                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             62      6.12%      6.12% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              6      0.59%      6.71% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18            816     80.55%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19            104     10.27%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             14      1.38%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              9      0.89%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1013                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  944                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  957                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1000                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1021                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1017                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1020                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1017                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1019                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1022                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1021                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1028                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1049                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1033                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1024                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1024                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1013                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1013                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                   23                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                  18273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6              18273                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                    18273                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              44.98                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                  8219                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy         1850016510                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy              107771160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy   11834324040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          487.701887                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE    457812000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF   1728480000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF   7969401421                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN  21488248922                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT   2563546605                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN  25952500970                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy          263820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy               57277935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy    8251787040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy              73185000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       4086126720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy     2765598180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          29339638365                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        55407391396                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy             47141820                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy         1783360710                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy              110541480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy   11812414950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          490.177455                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE    476646661                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF   1745380000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF   7445563340                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN  22189811358                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT   2400027288                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN  25901720543                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy          269232480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy               58742805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy    8522627040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy              74298840                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       4126078320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy     2678476200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          29488565955                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime        55536838037                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy             48232800                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                  1555795.90                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             132005.14                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples     38668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  113255.14                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                      21.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   21.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                      19.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                   19.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.55                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10     21834420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            21834420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10     41136881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           41136881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10     19302461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total           19302461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples        30427                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean    81.336182                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    75.139344                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    42.233401                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-127        24681     81.12%     81.12% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-191         4068     13.37%     94.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-255         1066      3.50%     97.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-319          449      1.48%     99.46% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::320-383          139      0.46%     99.92% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-447           18      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::448-511            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        30427                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM              1313536                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys               1313536                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1161152                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys            1161216                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10      1313536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1313536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10      1161216                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1161216                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10        20524                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    132005.14                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10      1313536                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 21834419.954026788473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10   2709273537                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10        18144                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10  80350795.06                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10      1161152                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 19301397.448153771460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 1457884825493                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState             72177                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState            17288                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10        20524                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             20524                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10        18144                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total            18144                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  21.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0            1285                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1282                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1282                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           1297                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           1289                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             769                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             939                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1204                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            966                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15           1193                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.006130453282                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    20.387289                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    19.197387                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev     7.928543                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-7             6      0.60%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-15          227     22.54%     23.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-23          506     50.25%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-31          192     19.07%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-39           57      5.66%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-47           15      1.49%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-55            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-63            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                 19379                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  1043                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                    85                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                    17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                   20524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6               20524                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                     20524                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate                0.18                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                     37                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                102620000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                 60159515931                       # Total gap between requests
system.mem_ctrls10.totMemAccLat            2709273537                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                 2324448537                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    18.016882                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    18.003216                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.695565                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16             65      6.45%      6.45% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              7      0.70%      7.15% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18            810     80.44%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19            100      9.93%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             21      2.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              4      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  935                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  944                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1008                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1010                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1018                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1017                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1022                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1025                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1037                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1014                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1010                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                   11                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                  18144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6              18144                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                    18144                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              45.21                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                  8203                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy         1828247070                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy              108885000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy   12048125910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          492.865691                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE    469061418                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF   1766700000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF   6814693645                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN  22209138576                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT   2479594246                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN  26421326702                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy          267720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy               57869955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy    8528310240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy              73199280                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       4176478800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy     2510189700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          29650287495                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime        55443006731                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy             47277540                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy         1772970180                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy              108378060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy   12093325200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          491.592783                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE    447870000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF   1762280000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF   6969094927                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN  22101480014                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT   2362079980                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN  26516810802                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy          259235520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy               57600510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy    8487126720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy              73377780                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       4166029920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy     2504207880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          29573710650                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime        55587112791                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy             47428920                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                  1555457.11                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             132834.62                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples     38676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  114084.62                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                      21.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   21.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                      19.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                   19.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.58                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11     21837611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            21837611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11     41145392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           41145392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11     19307781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total           19307781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples        30358                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean    81.533698                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    75.288402                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    42.464494                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127        24557     80.89%     80.89% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255         5188     17.09%     97.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383          594      1.96%     99.94% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511           16      0.05%     99.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        30358                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM              1313728                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys               1313728                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten               1161920                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys            1161536                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11      1313728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1313728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11      1161536                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total       1161536                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11        20527                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    132834.62                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11      1313728                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 21837611.498553298414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11   2726696261                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11        18149                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11  80637872.51                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11      1161920                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 19314163.626259811223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 1463496748250                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds         1006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState             72195                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState            17316                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds         1006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11        20527                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             20527                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11        18149                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total            18149                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  21.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0            1285                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1284                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           1296                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             937                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1203                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             769                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            781                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            969                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15           1204                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.006101813950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    20.409543                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    19.180835                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev     8.207100                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-7             8      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15          232     23.06%     23.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23          500     49.70%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31          188     18.69%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39           57      5.67%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           16      1.59%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                 19333                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  1075                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                   102                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                    15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                   20527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6               20527                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                     20527                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate                0.20                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                     42                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                102635000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                 60158859255                       # Total gap between requests
system.mem_ctrls11.totMemAccLat            2726696261                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                 2341815011                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    18.046720                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    18.034005                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.675664                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16             52      5.17%      5.17% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              7      0.70%      5.86% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18            823     81.81%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19             99      9.84%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20             17      1.69%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              7      0.70%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  944                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  962                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  996                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                 1012                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                 1012                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                 1011                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                 1012                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                 1015                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                 1017                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                 1038                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                 1033                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                 1021                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1006                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                  18149                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6              18149                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                    18149                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              45.61                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                  8278                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy         1796246700                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy              108049620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy   12170256390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          493.910505                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE    475313344                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF   1772420000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF   6636705421                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN  22183391641                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT   2403187946                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN  26689322409                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy          269554560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy               57422145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy    8518433760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy              73206420                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       4190000880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy     2478229860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          29713142415                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime        55508996336                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy             47256660                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy         1805770830                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy              108742200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy   12094647600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          491.869545                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE    453183750                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF   1762020000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF   6973062807                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN  22014178280                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT   2434017213                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN  26523370692                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy          260717760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy               57786465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy    8455246560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy              73363500                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       4165415280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy     2516519580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          29590360335                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime        55509159432                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy             47512440                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                  1555259.01                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             134099.02                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples     38681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  115349.02                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                      21.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   21.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                      19.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                   19.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.65                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12     21849314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            21849314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12     41150711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           41150711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12     19301397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total           19301397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples        30476                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean    81.222208                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    75.035479                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    42.517865                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127        24776     81.30%     81.30% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255         5065     16.62%     97.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383          613      2.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511           17      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        30476                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM              1314432                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys               1314432                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten               1161152                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys            1161152                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12      1314432                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1314432                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12      1161152                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total       1161152                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12        20538                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    134099.02                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12      1314432                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 21849313.828483831137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12   2754125737                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12        18143                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12  80570839.36                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12      1161152                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 19301397.448153771460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 1461796738452                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds         1006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState             71766                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState            17337                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds         1006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12        20538                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             20538                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12        18143                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total            18143                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  21.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0            1287                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            1287                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           1299                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           1289                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             938                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1204                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            781                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            967                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12           1540                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15           1193                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.006106396696                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples         1006                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    20.420477                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    18.996846                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev     8.513562                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-7            18      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-15          243     24.16%     25.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-23          477     47.42%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-31          178     17.69%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-39           66      6.56%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-47           18      1.79%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total         1006                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                 19247                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  1119                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                   131                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                    36                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                   20538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6               20538                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                     20538                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate                0.24                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                     49                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                102690000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                 60158973807                       # Total gap between requests
system.mem_ctrls12.totMemAccLat            2754125737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                 2369038237                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples         1006                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    18.034791                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    18.022173                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.670473                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             57      5.67%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              5      0.50%      6.16% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18            815     81.01%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19            109     10.83%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20             17      1.69%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total         1006                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  944                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                 1003                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                 1009                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                 1019                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                 1027                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                 1043                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                 1019                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1010                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1006                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                   15                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                  18143                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6              18143                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                    18143                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              44.95                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                  8155                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy         1776056730                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy              108299520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy   11823398280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          488.795241                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE    485920517                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF   1734460000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF   7772496771                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN  21842801396                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT   2394787295                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN  25928526604                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy          272388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy               57554970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy    8387713440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy              73249260                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       4100263440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy     2754358800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          29405413410                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime        55543792245                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy             47261880                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy         1795175100                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy              109320540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy   11618202270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          484.537289                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE    477517250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF   1699100000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF   8826910183                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN  21204819570                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT   2472228709                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN  25478598356                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy          270440640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy               58101450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy    8143623360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy              73406340                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       4016672400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy     3013325280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          29149259490                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime        55506957924                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy             47444580                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  4999.76                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                  1554325.94                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             135639.99                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples     38704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  116890.90                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                      19.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                   19.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13     21858888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            21858888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13     41174116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           41174116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13     19315227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total           19315227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples        30430                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean    81.372330                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    75.104119                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    42.761025                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-127        24740     81.30%     81.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-191         3977     13.07%     94.37% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-255         1049      3.45%     97.82% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-319          521      1.71%     99.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::320-383          124      0.41%     99.94% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-447           12      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::448-511            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::576-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::832-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-959            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        30430                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM              1315008                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys               1315072                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1161152                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys            1161984                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13      1315008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1315008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13      1161984                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       1161984                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13        20548                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    135639.99                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13      1315008                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 21858888.462063360959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13   2787130515                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13        18156                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13  78095324.96                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13      1161152                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 19301397.448153771460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 1417898719905                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds         1005                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState             71683                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState            17346                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds         1005                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13        20547                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             20547                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13        18156                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total            18156                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  21.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1284                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            1285                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           1302                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           1298                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           1292                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             937                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1186                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            783                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            975                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15           1198                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.001404606526                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    20.438806                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    19.042400                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev     8.356206                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-7            19      1.89%      1.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-15          208     20.70%     22.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-23          528     52.54%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-31          168     16.72%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-39           62      6.17%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-47           14      1.39%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1005                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                 19239                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  1100                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                   161                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                    40                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                   20548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6               20548                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                     20548                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate                0.27                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                     56                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                102735000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                 60158631150                       # Total gap between requests
system.mem_ctrls13.totMemAccLat            2787130515                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                 2401874265                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    18.052736                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    18.037077                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.752291                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             63      6.27%      6.27% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              8      0.80%      7.06% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18            789     78.51%     85.57% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19            117     11.64%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             19      1.89%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              5      0.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              3      0.30%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1005                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  933                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  949                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  993                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1009                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1013                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1017                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1016                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1014                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1012                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1014                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1025                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1018                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1038                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1022                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1025                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1015                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1016                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1006                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                   16                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                  18156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6              18156                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                    18156                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              45.19                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                  8205                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy         1854546300                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy              109170600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy   11871713760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          488.390226                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE    468369750                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF   1729627622                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF   7921958640                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN  21434518525                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT   2571361666                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN  26034503559                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy          266718240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy               58025550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy    8230837920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy              73220700                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       4089199920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy     2776838580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          29381048160                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime        55390980724                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy             47167920                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy         1777344930                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy              108106740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy   11550409890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          484.151977                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE    478671250                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF   1697540000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF   8877637621                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN  21345973910                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT   2432818398                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN  25326541977                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy          270321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy               57456300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy    8196879840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy              73506300                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       4012984560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy     3028167180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          29126079480                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime        55549668768                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy             47538540                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                  1554944.89                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             130160.01                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples     38688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  111410.01                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                      21.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   21.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                      19.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                   19.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.67                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14     21840803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            21840803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14     41158158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           41158158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14     19317355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total           19317355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples        30474                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean    81.288443                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    75.020007                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    43.249775                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127        24819     81.44%     81.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255         5039     16.54%     97.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383          582      1.91%     99.89% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511           29      0.10%     99.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        30474                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM              1313920                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys               1313920                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten               1162176                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys            1162112                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14      1313920                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1313920                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14      1162112                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1162112                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14        20530                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    130160.01                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14      1313920                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 21840803.043079808354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14   2672185032                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14        18158                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14  78329565.38                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14      1162176                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 19318419.018961820751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 1422308248243                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds         1008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState             72017                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState            17311                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds         1008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14        20530                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             20530                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14        18158                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total            18158                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  21.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            1284                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1284                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           1299                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           1289                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           1287                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             940                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1190                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            778                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            988                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15           1199                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.001569023278                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    20.366071                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    18.897475                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev     8.700918                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-7            22      2.18%      2.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-15          219     21.73%     23.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-23          509     50.50%     74.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-31          174     17.26%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-39           56      5.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-47           23      2.28%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-55            3      0.30%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-159            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                 19399                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  1024                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                    88                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                    16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                   20530                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6               20530                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                     20530                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate                0.18                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                     37                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                102650000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                 60157708074                       # Total gap between requests
system.mem_ctrls14.totMemAccLat            2672185032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                 2287247532                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    18.014881                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    18.002364                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.666086                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16             61      6.05%      6.05% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              3      0.30%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18            826     81.94%     88.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19            103     10.22%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              9      0.89%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              5      0.50%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  942                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1001                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1016                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1009                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1015                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1015                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1016                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1019                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1021                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1026                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1034                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1024                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1017                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1010                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1008                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1009                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                  18158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6              18158                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                    18158                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              45.04                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                  8179                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy         1777326120                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy              108685080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy   12003580410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          486.349455                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE    445674000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF   1717560000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF   8306957866                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN  20952364114                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT   2413690383                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN  26323682149                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy          257785920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy               57767490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy    8045839680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy              73220700                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       4060311840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy     2822862420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          29258277510                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime        55579017983                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy             47282760                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy         1771501290                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy              108906420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy   12207412980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          492.623913                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE    450492500                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF   1768260000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF   6785903513                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN  22030698845                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT   2353855893                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN  26770614142                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy          261581760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy               57881340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy    8459772960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy              73363500                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       4180166640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy     2464624440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          29635742370                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime        55585764825                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy             47601180                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                  1555222.49                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             131024.12                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples     38682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  112274.12                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                      21.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   21.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                      19.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                   19.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.50                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15     21835484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            21835484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15     41151775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           41151775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15     19316291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total           19316291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples        30423                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean    81.378431                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    75.097246                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    42.850771                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-127        24748     81.35%     81.35% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-191         3935     12.93%     94.28% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-255         1102      3.62%     97.90% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-319          488      1.60%     99.51% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-383          123      0.40%     99.91% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-447           20      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::448-511            2      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::576-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-703            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-831            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        30423                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM              1313600                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys               1313600                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten               1162624                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys            1162048                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15      1313600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1313600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15      1162048                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total       1162048                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15        20525                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    131024.12                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15      1313600                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 21835483.802202291787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15   2689270151                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15        18157                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15  80142335.90                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15      1162624                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 19325865.956190343946                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 1455144392919                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState             71993                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState            17335                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15        20525                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             20525                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15        18157                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total            18157                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  21.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0            1285                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            1285                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1281                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           1297                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           1290                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           1287                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             938                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1200                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            980                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15           1203                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.006096451318                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    20.397219                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    18.883531                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev     8.494245                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-7            26      2.58%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15          227     22.54%     25.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23          490     48.66%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31          173     17.18%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           66      6.55%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           21      2.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                 19353                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  1064                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                    89                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                    16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                   20525                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6               20525                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                     20525                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate                0.17                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                     34                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                102625000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                 60159116331                       # Total gap between requests
system.mem_ctrls15.totMemAccLat            2689270151                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                 2304426401                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    18.039722                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    18.026077                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.703874                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             56      5.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              3      0.30%      5.86% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18            830     82.42%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19             96      9.53%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20             11      1.09%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              9      0.89%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  946                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  955                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  998                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                 1007                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                 1009                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                 1012                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                 1017                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                 1012                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                 1017                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                 1019                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                 1019                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                 1028                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                 1033                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                 1024                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                 1019                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1012                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1009                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                  18157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6              18157                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                    18157                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              45.32                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                  8229                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy         1790447520                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy              107956800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy   12066249630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          487.379066                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE    450127500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF   1723800000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF   8114918620                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN  20972836361                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT   2437016381                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN  26461024517                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy          259557600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy               57372810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy    8053578720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy              73192140                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       4075063200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy     2785716360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          29320217790                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime        55548779498                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy             47251440                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy         1786572090                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy              109299120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy   12151309590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          492.103403                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE    451900500                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF   1763840000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF   6914256399                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN  21991954179                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT   2391177844                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN  26647652937                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy          261555840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy               58082475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy    8444925120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy              73356360                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       4169717760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy     2498505840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          29604428985                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime        55552400748                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy             47575080                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |       18155      6.23%      6.23% |       18174      6.24%     12.47% |       18273      6.27%     18.74% |       18274      6.27%     25.01% |       18270      6.27%     31.28% |       18278      6.27%     37.55% |       18270      6.27%     43.82% |       18275      6.27%     50.09% |       18270      6.27%     56.36% |       18273      6.27%     62.63% |       18144      6.23%     68.85% |       18149      6.23%     75.08% |       18143      6.23%     81.31% |       18156      6.23%     87.54% |       18158      6.23%     93.77% |       18157      6.23%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total       291419                      
system.ruby.Directory_Controller.Exclusive_Unblock |       16414      6.25%      6.25% |       16420      6.25%     12.50% |       16417      6.25%     18.75% |       16414      6.25%     25.00% |       16409      6.25%     31.25% |       16419      6.25%     37.50% |       16411      6.25%     43.75% |       16412      6.25%     50.00% |       16412      6.25%     56.25% |       16422      6.25%     62.50% |       16412      6.25%     68.75% |       16413      6.25%     75.00% |       16414      6.25%     81.25% |       16424      6.25%     87.50% |       16411      6.25%     93.75% |       16414      6.25%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total       262638                      
system.ruby.Directory_Controller.GETS    |        4120      6.06%      6.06% |        4253      6.26%     12.32% |        4384      6.45%     18.77% |        4383      6.45%     25.22% |        4375      6.44%     31.66% |        4390      6.46%     38.12% |        4368      6.43%     44.55% |        4370      6.43%     50.98% |        4376      6.44%     57.42% |        4229      6.22%     63.64% |        4112      6.05%     69.70% |        4114      6.05%     75.75% |        4124      6.07%     81.82% |        4124      6.07%     87.89% |        4119      6.06%     93.95% |        4111      6.05%    100.00%
system.ruby.Directory_Controller.GETS::total        67952                      
system.ruby.Directory_Controller.GETX    |       16414      6.25%      6.25% |       16420      6.25%     12.50% |       16417      6.25%     18.75% |       16414      6.25%     25.00% |       16409      6.25%     31.25% |       16419      6.25%     37.50% |       16411      6.25%     43.75% |       16412      6.25%     50.00% |       16412      6.25%     56.25% |       16422      6.25%     62.50% |       16412      6.25%     68.75% |       16413      6.25%     75.00% |       16414      6.25%     81.25% |       16424      6.25%     87.50% |       16411      6.25%     93.75% |       16414      6.25%    100.00%
system.ruby.Directory_Controller.GETX::total       262638                      
system.ruby.Directory_Controller.I.GETS  |        4118      6.06%      6.06% |        4251      6.26%     12.32% |        4376      6.44%     18.77% |        4380      6.45%     25.22% |        4372      6.44%     31.66% |        4383      6.45%     38.11% |        4366      6.43%     44.54% |        4366      6.43%     50.97% |        4372      6.44%     57.41% |        4228      6.23%     63.64% |        4110      6.05%     69.69% |        4114      6.06%     75.75% |        4120      6.07%     81.81% |        4123      6.07%     87.89% |        4117      6.06%     93.95% |        4109      6.05%    100.00%
system.ruby.Directory_Controller.I.GETS::total        67905                      
system.ruby.Directory_Controller.I.GETX  |       16412      6.25%      6.25% |       16419      6.25%     12.50% |       16410      6.25%     18.75% |       16412      6.25%     25.00% |       16409      6.25%     31.25% |       16418      6.25%     37.50% |       16410      6.25%     43.75% |       16410      6.25%     50.00% |       16411      6.25%     56.25% |       16422      6.25%     62.50% |       16409      6.25%     68.75% |       16411      6.25%     75.00% |       16412      6.25%     81.25% |       16422      6.25%     87.50% |       16411      6.25%     93.75% |       16413      6.25%    100.00%
system.ruby.Directory_Controller.I.GETX::total       262611                      
system.ruby.Directory_Controller.I.Memory_Ack |       18149      6.23%      6.23% |       18165      6.24%     12.46% |       18267      6.27%     18.74% |       18269      6.27%     25.01% |       18266      6.27%     31.28% |       18272      6.27%     37.55% |       18265      6.27%     43.82% |       18270      6.27%     50.09% |       18265      6.27%     56.36% |       18267      6.27%     62.63% |       18139      6.23%     68.85% |       18144      6.23%     75.08% |       18138      6.23%     81.31% |       18151      6.23%     87.54% |       18152      6.23%     93.77% |       18151      6.23%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total       291330                      
system.ruby.Directory_Controller.IS.Memory_Data |        4118      6.06%      6.06% |        4251      6.26%     12.32% |        4376      6.44%     18.77% |        4380      6.45%     25.22% |        4372      6.44%     31.66% |        4383      6.45%     38.11% |        4366      6.43%     44.54% |        4366      6.43%     50.97% |        4372      6.44%     57.41% |        4228      6.23%     63.64% |        4110      6.05%     69.69% |        4114      6.06%     75.75% |        4120      6.07%     81.81% |        4123      6.07%     87.89% |        4117      6.06%     93.95% |        4109      6.05%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total        67905                      
system.ruby.Directory_Controller.IS.Unblock |        4118      6.06%      6.06% |        4251      6.26%     12.32% |        4376      6.44%     18.77% |        4380      6.45%     25.22% |        4372      6.44%     31.66% |        4383      6.45%     38.11% |        4366      6.43%     44.54% |        4366      6.43%     50.97% |        4372      6.44%     57.41% |        4228      6.23%     63.64% |        4110      6.05%     69.69% |        4114      6.06%     75.75% |        4121      6.07%     81.81% |        4123      6.07%     87.89% |        4117      6.06%     93.95% |        4109      6.05%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total        67906                      
system.ruby.Directory_Controller.Last_Unblock |           2      4.55%      4.55% |           1      2.27%      6.82% |           8     18.18%     25.00% |           3      6.82%     31.82% |           3      6.82%     38.64% |           7     15.91%     54.55% |           2      4.55%     59.09% |           4      9.09%     68.18% |           4      9.09%     77.27% |           1      2.27%     79.55% |           2      4.55%     84.09% |           0      0.00%     84.09% |           3      6.82%     90.91% |           0      0.00%     90.91% |           2      4.55%     95.45% |           2      4.55%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total           44                      
system.ruby.Directory_Controller.M.PUTO_SHARERS |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.M.PUTO_SHARERS::total           89                      
system.ruby.Directory_Controller.M.PUTX  |       18149      6.23%      6.23% |       18165      6.24%     12.46% |       18267      6.27%     18.74% |       18269      6.27%     25.01% |       18266      6.27%     31.28% |       18272      6.27%     37.55% |       18265      6.27%     43.82% |       18270      6.27%     50.09% |       18265      6.27%     56.36% |       18267      6.27%     62.63% |       18139      6.23%     68.85% |       18144      6.23%     75.08% |       18138      6.23%     81.31% |       18151      6.23%     87.54% |       18152      6.23%     93.77% |       18151      6.23%    100.00%
system.ruby.Directory_Controller.M.PUTX::total       291330                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |       18149      6.23%      6.23% |       18165      6.24%     12.46% |       18267      6.27%     18.74% |       18269      6.27%     25.01% |       18266      6.27%     31.28% |       18272      6.27%     37.55% |       18265      6.27%     43.82% |       18270      6.27%     50.09% |       18265      6.27%     56.36% |       18267      6.27%     62.63% |       18139      6.23%     68.85% |       18144      6.23%     75.08% |       18138      6.23%     81.31% |       18151      6.23%     87.54% |       18152      6.23%     93.77% |       18151      6.23%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total       291330                      
system.ruby.Directory_Controller.MIS.Dirty_Writeback |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.MIS.Dirty_Writeback::total           89                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |       16414      6.25%      6.25% |       16420      6.25%     12.50% |       16417      6.25%     18.75% |       16414      6.25%     25.00% |       16409      6.25%     31.25% |       16419      6.25%     37.50% |       16411      6.25%     43.75% |       16412      6.25%     50.00% |       16412      6.25%     56.25% |       16422      6.25%     62.50% |       16412      6.25%     68.75% |       16413      6.25%     75.00% |       16414      6.25%     81.25% |       16424      6.25%     87.50% |       16411      6.25%     93.75% |       16414      6.25%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total       262638                      
system.ruby.Directory_Controller.MM.Memory_Data |       16414      6.25%      6.25% |       16420      6.25%     12.50% |       16417      6.25%     18.75% |       16414      6.25%     25.00% |       16409      6.25%     31.25% |       16419      6.25%     37.50% |       16411      6.25%     43.75% |       16412      6.25%     50.00% |       16412      6.25%     56.25% |       16422      6.25%     62.50% |       16412      6.25%     68.75% |       16413      6.25%     75.00% |       16414      6.25%     81.25% |       16424      6.25%     87.50% |       16411      6.25%     93.75% |       16414      6.25%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total       262638                      
system.ruby.Directory_Controller.Memory_Ack |       18155      6.23%      6.23% |       18174      6.24%     12.47% |       18273      6.27%     18.74% |       18274      6.27%     25.01% |       18270      6.27%     31.28% |       18278      6.27%     37.55% |       18270      6.27%     43.82% |       18275      6.27%     50.09% |       18270      6.27%     56.36% |       18273      6.27%     62.63% |       18144      6.23%     68.85% |       18149      6.23%     75.08% |       18143      6.23%     81.31% |       18156      6.23%     87.54% |       18158      6.23%     93.77% |       18157      6.23%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       291419                      
system.ruby.Directory_Controller.Memory_Data |       20534      6.21%      6.21% |       20672      6.25%     12.46% |       20801      6.29%     18.76% |       20797      6.29%     25.05% |       20784      6.29%     31.33% |       20809      6.29%     37.63% |       20779      6.29%     43.91% |       20782      6.29%     50.20% |       20788      6.29%     56.49% |       20651      6.25%     62.74% |       20524      6.21%     68.94% |       20527      6.21%     75.15% |       20538      6.21%     81.37% |       20547      6.22%     87.58% |       20530      6.21%     93.79% |       20525      6.21%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       330588                      
system.ruby.Directory_Controller.PUTO_SHARERS |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.PUTO_SHARERS::total           89                      
system.ruby.Directory_Controller.PUTX    |       18149      6.23%      6.23% |       18165      6.24%     12.46% |       18267      6.27%     18.74% |       18269      6.27%     25.01% |       18266      6.27%     31.28% |       18272      6.27%     37.55% |       18265      6.27%     43.82% |       18270      6.27%     50.09% |       18265      6.27%     56.36% |       18267      6.27%     62.63% |       18139      6.23%     68.85% |       18144      6.23%     75.08% |       18138      6.23%     81.31% |       18151      6.23%     87.54% |       18152      6.23%     93.77% |       18151      6.23%    100.00%
system.ruby.Directory_Controller.PUTX::total       291330                      
system.ruby.Directory_Controller.S.GETS  |           2      4.26%      4.26% |           2      4.26%      8.51% |           8     17.02%     25.53% |           3      6.38%     31.91% |           3      6.38%     38.30% |           7     14.89%     53.19% |           2      4.26%     57.45% |           4      8.51%     65.96% |           4      8.51%     74.47% |           1      2.13%     76.60% |           2      4.26%     80.85% |           0      0.00%     80.85% |           4      8.51%     89.36% |           1      2.13%     91.49% |           2      4.26%     95.74% |           2      4.26%    100.00%
system.ruby.Directory_Controller.S.GETS::total           47                      
system.ruby.Directory_Controller.S.GETX  |           2      7.41%      7.41% |           1      3.70%     11.11% |           7     25.93%     37.04% |           2      7.41%     44.44% |           0      0.00%     44.44% |           1      3.70%     48.15% |           1      3.70%     51.85% |           2      7.41%     59.26% |           1      3.70%     62.96% |           0      0.00%     62.96% |           3     11.11%     74.07% |           2      7.41%     81.48% |           2      7.41%     88.89% |           2      7.41%     96.30% |           0      0.00%     96.30% |           1      3.70%    100.00%
system.ruby.Directory_Controller.S.GETX::total           27                      
system.ruby.Directory_Controller.S.Memory_Ack |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.S.Memory_Ack::total           89                      
system.ruby.Directory_Controller.SS.Last_Unblock |           2      4.55%      4.55% |           1      2.27%      6.82% |           8     18.18%     25.00% |           3      6.82%     31.82% |           3      6.82%     38.64% |           7     15.91%     54.55% |           2      4.55%     59.09% |           4      9.09%     68.18% |           4      9.09%     77.27% |           1      2.27%     79.55% |           2      4.55%     84.09% |           0      0.00%     84.09% |           3      6.82%     90.91% |           0      0.00%     90.91% |           2      4.55%     95.45% |           2      4.55%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total           44                      
system.ruby.Directory_Controller.SS.Memory_Data |           2      4.44%      4.44% |           1      2.22%      6.67% |           8     17.78%     24.44% |           3      6.67%     31.11% |           3      6.67%     37.78% |           7     15.56%     53.33% |           2      4.44%     57.78% |           4      8.89%     66.67% |           4      8.89%     75.56% |           1      2.22%     77.78% |           2      4.44%     82.22% |           0      0.00%     82.22% |           4      8.89%     91.11% |           0      0.00%     91.11% |           2      4.44%     95.56% |           2      4.44%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total           45                      
system.ruby.Directory_Controller.Unblock |        4118      6.06%      6.06% |        4251      6.26%     12.32% |        4376      6.44%     18.77% |        4380      6.45%     25.22% |        4372      6.44%     31.66% |        4383      6.45%     38.11% |        4366      6.43%     44.54% |        4366      6.43%     50.97% |        4372      6.44%     57.41% |        4228      6.23%     63.64% |        4110      6.05%     69.69% |        4114      6.06%     75.75% |        4121      6.07%     81.81% |        4123      6.07%     87.89% |        4117      6.06%     93.95% |        4109      6.05%    100.00%
system.ruby.Directory_Controller.Unblock::total        67906                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    335647867                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   335647867    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    335647867                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    335648819                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000920                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000013                      
system.ruby.IFETCH.latency_hist_seqr::stdev     1.139879                      
system.ruby.IFETCH.latency_hist_seqr     |   335648676    100.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |          38      0.00%    100.00% |          93      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    335648819                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          952                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   325.267857                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   102.542690                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   594.413333                      
system.ruby.IFETCH.miss_latency_hist_seqr |         809     84.98%     84.98% |           6      0.63%     85.61% |           2      0.21%     85.82% |           1      0.11%     85.92% |           1      0.11%     86.03% |           2      0.21%     86.24% |          38      3.99%     90.23% |          93      9.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          952                      
system.ruby.L1Cache_Controller.Ack       |          26     13.00%     13.00% |          11      5.50%     18.50% |          10      5.00%     23.50% |          10      5.00%     28.50% |          10      5.00%     33.50% |          10      5.00%     38.50% |           7      3.50%     42.00% |           9      4.50%     46.50% |          10      5.00%     51.50% |          10      5.00%     56.50% |           9      4.50%     61.00% |           9      4.50%     65.50% |          10      5.00%     70.50% |          10      5.00%     75.50% |           9      4.50%     80.00% |          40     20.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total          200                      
system.ruby.L1Cache_Controller.All_acks  |       22912      7.34%      7.34% |       22546      7.23%     14.57% |       22546      7.23%     21.80% |       22545      7.23%     29.03% |       22547      7.23%     36.26% |       22545      7.23%     43.48% |       22545      7.23%     50.71% |       22545      7.23%     57.94% |       16402      5.26%     63.20% |       16401      5.26%     68.45% |       16401      5.26%     73.71% |       16400      5.26%     78.97% |       16402      5.26%     84.23% |       16401      5.26%     89.48% |       16401      5.26%     94.74% |       16404      5.26%    100.00%
system.ruby.L1Cache_Controller.All_acks::total       311943                      
system.ruby.L1Cache_Controller.Data      |       36146     11.69%     11.69% |       29881      9.66%     21.34% |       29774      9.63%     30.97% |       29895      9.66%     40.63% |       29896      9.66%     50.30% |       29893      9.66%     59.96% |       25718      8.31%     68.28% |       29892      9.66%     77.94% |        8530      2.76%     80.70% |        8528      2.76%     83.45% |        8529      2.76%     86.21% |        8528      2.76%     88.97% |        8531      2.76%     91.73% |        8530      2.76%     94.48% |        8531      2.76%     97.24% |        8531      2.76%    100.00%
system.ruby.L1Cache_Controller.Data::total       309333                      
system.ruby.L1Cache_Controller.Exclusive_Data |       23010      7.27%      7.27% |       22557      7.13%     14.40% |       22680      7.17%     21.57% |       22553      7.13%     28.69% |       22554      7.13%     35.82% |       22552      7.13%     42.95% |       26735      8.45%     51.39% |       22552      7.13%     58.52% |       16410      5.19%     63.71% |       16407      5.18%     68.89% |       16409      5.19%     74.07% |       16409      5.19%     79.26% |       16408      5.18%     84.44% |       16408      5.18%     89.63% |       16408      5.18%     94.81% |       16411      5.19%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       316463                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1598      4.65%      4.65% |         435      1.27%      5.91% |        1170      3.40%      9.32% |          51      0.15%      9.46% |          40      0.12%      9.58% |           3      0.01%      9.59% |       31042     90.29%     99.88% |           2      0.01%     99.88% |           2      0.01%     99.89% |           1      0.00%     99.89% |           1      0.00%     99.90% |          19      0.06%     99.95% |           1      0.00%     99.95% |           1      0.00%     99.96% |           1      0.00%     99.96% |          14      0.04%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        34381                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          81     40.70%     40.70% |          10      5.03%     45.73% |           9      4.52%     50.25% |           9      4.52%     54.77% |          10      5.03%     59.80% |           8      4.02%     63.82% |          11      5.53%     69.35% |           7      3.52%     72.86% |           8      4.02%     76.88% |           9      4.52%     81.41% |           8      4.02%     85.43% |           7      3.52%     88.94% |           4      2.01%     90.95% |           7      3.52%     94.47% |           7      3.52%     97.99% |           4      2.01%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total          199                      
system.ruby.L1Cache_Controller.I.Ifetch  |         214     22.43%     22.43% |          49      5.14%     27.57% |          51      5.35%     32.91% |          51      5.35%     38.26% |          50      5.24%     43.50% |          50      5.24%     48.74% |          51      5.35%     54.09% |          51      5.35%     59.43% |          48      5.03%     64.47% |          48      5.03%     69.50% |          48      5.03%     74.53% |          48      5.03%     79.56% |          48      5.03%     84.59% |          48      5.03%     89.62% |          48      5.03%     94.65% |          51      5.35%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          954                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         179     81.00%     81.00% |           4      1.81%     82.81% |           3      1.36%     84.16% |           3      1.36%     85.52% |           3      1.36%     86.88% |           3      1.36%     88.24% |           3      1.36%     89.59% |           3      1.36%     90.95% |           3      1.36%     92.31% |           3      1.36%     93.67% |           3      1.36%     95.02% |           2      0.90%     95.93% |           3      1.36%     97.29% |           2      0.90%     98.19% |           3      1.36%     99.55% |           1      0.45%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          221                      
system.ruby.L1Cache_Controller.I.Load    |       36032     11.52%     11.52% |       29843      9.54%     21.05% |       29857      9.54%     30.59% |       29852      9.54%     40.14% |       29853      9.54%     49.68% |       29850      9.54%     59.22% |       29857      9.54%     68.76% |       29848      9.54%     78.30% |        8490      2.71%     81.01% |        8486      2.71%     83.72% |        8489      2.71%     86.44% |        8489      2.71%     89.15% |        8489      2.71%     91.86% |        8489      2.71%     94.57% |        8490      2.71%     97.29% |        8487      2.71%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       312901                      
system.ruby.L1Cache_Controller.I.Store   |       22891      7.34%      7.34% |       22546      7.23%     14.57% |       22545      7.23%     21.80% |       22545      7.23%     29.02% |       22546      7.23%     36.25% |       22545      7.23%     43.48% |       22544      7.23%     50.71% |       22545      7.23%     57.94% |       16401      5.26%     63.19% |       16401      5.26%     68.45% |       16400      5.26%     73.71% |       16400      5.26%     78.97% |       16401      5.26%     84.23% |       16401      5.26%     89.48% |       16400      5.26%     94.74% |       16402      5.26%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       311913                      
system.ruby.L1Cache_Controller.IM.Ack    |           3      2.04%      2.04% |          11      7.48%      9.52% |          10      6.80%     16.33% |          10      6.80%     23.13% |          10      6.80%     29.93% |          10      6.80%     36.73% |           7      4.76%     41.50% |           9      6.12%     47.62% |          10      6.80%     54.42% |          10      6.80%     61.22% |           9      6.12%     67.35% |           9      6.12%     73.47% |          10      6.80%     80.27% |          10      6.80%     87.07% |           9      6.12%     93.20% |          10      6.80%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total          147                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       22891      7.34%      7.34% |       22546      7.23%     14.57% |       22545      7.23%     21.80% |       22545      7.23%     29.02% |       22546      7.23%     36.25% |       22545      7.23%     43.48% |       22544      7.23%     50.71% |       22545      7.23%     57.94% |       16401      5.26%     63.19% |       16401      5.26%     68.45% |       16400      5.26%     73.71% |       16400      5.26%     78.97% |       16401      5.26%     84.23% |       16401      5.26%     89.48% |       16400      5.26%     94.74% |       16402      5.26%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       311913                      
system.ruby.L1Cache_Controller.IS.Data   |       36146     11.69%     11.69% |       29881      9.66%     21.34% |       29774      9.63%     30.97% |       29895      9.66%     40.63% |       29896      9.66%     50.30% |       29893      9.66%     59.96% |       25718      8.31%     68.28% |       29892      9.66%     77.94% |        8530      2.76%     80.70% |        8528      2.76%     83.45% |        8529      2.76%     86.21% |        8528      2.76%     88.97% |        8531      2.76%     91.73% |        8530      2.76%     94.48% |        8531      2.76%     97.24% |        8531      2.76%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total       309333                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |          98      2.17%      2.17% |          11      0.24%      2.41% |         134      2.96%      5.38% |           8      0.18%      5.55% |           7      0.15%      5.71% |           7      0.15%      5.86% |        4190     92.70%     98.56% |           7      0.15%     98.72% |           8      0.18%     98.89% |           6      0.13%     99.03% |           8      0.18%     99.20% |           9      0.20%     99.40% |           6      0.13%     99.54% |           7      0.15%     99.69% |           7      0.15%     99.85% |           7      0.15%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total         4520                      
system.ruby.L1Cache_Controller.Ifetch    |    20976560      6.25%      6.25% |    20973658      6.25%     12.50% |    20973576      6.25%     18.75% |    20973671      6.25%     25.00% |    20973702      6.25%     31.24% |    20973681      6.25%     37.49% |    20973670      6.25%     43.74% |    20973717      6.25%     49.99% |    20982113      6.25%     56.24% |    20982166      6.25%     62.49% |    20981828      6.25%     68.74% |    20982125      6.25%     75.00% |    20982298      6.25%     81.25% |    20981937      6.25%     87.50% |    20982186      6.25%     93.75% |    20981933      6.25%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    335648821                      
system.ruby.L1Cache_Controller.Inv       |           2      4.08%      4.08% |           2      4.08%      8.16% |           3      6.12%     14.29% |           3      6.12%     20.41% |           3      6.12%     26.53% |           3      6.12%     32.65% |           4      8.16%     40.82% |           3      6.12%     46.94% |           4      8.16%     55.10% |           3      6.12%     61.22% |           4      8.16%     69.39% |           3      6.12%     75.51% |           4      8.16%     83.67% |           3      6.12%     89.80% |           4      8.16%     97.96% |           1      2.04%    100.00%
system.ruby.L1Cache_Controller.Inv::total           49                      
system.ruby.L1Cache_Controller.L1_Replacement |       59041      9.57%      9.57% |       51875      8.40%     17.97% |       51888      8.41%     26.38% |       51883      8.41%     34.78% |       51885      8.41%     43.19% |       51881      8.41%     51.59% |       51887      8.41%     60.00% |       51879      8.41%     68.41% |       24377      3.95%     72.36% |       24373      3.95%     76.30% |       24375      3.95%     80.25% |       24375      3.95%     84.20% |       24376      3.95%     88.15% |       24376      3.95%     92.10% |       24376      3.95%     96.05% |       24377      3.95%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       617224                      
system.ruby.L1Cache_Controller.Load      |    93636341      6.26%      6.26% |    93690933      6.26%     12.51% |    93679348      6.26%     18.77% |    93676889      6.26%     25.03% |    93678126      6.26%     31.29% |    93678617      6.26%     37.55% |    93662613      6.26%     43.80% |    93661018      6.26%     50.06% |    93530461      6.25%     56.31% |    93379754      6.24%     62.55% |    93550273      6.25%     68.80% |    93375964      6.24%     75.03% |    93498493      6.25%     81.28% |    93386719      6.24%     87.52% |    93518360      6.25%     93.76% |    93340487      6.24%    100.00%
system.ruby.L1Cache_Controller.Load::total   1496944396                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          96      2.17%      2.17% |           7      0.16%      2.33% |         128      2.89%      5.22% |           2      0.05%      5.26% |           3      0.07%      5.33% |           1      0.02%      5.35% |        4182     94.47%     99.82% |           1      0.02%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.89% |           1      0.02%     99.91% |           2      0.05%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         4427                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           0      0.00%      0.00% |           3      5.77%      5.77% |           3      5.77%     11.54% |           4      7.69%     19.23% |           2      3.85%     23.08% |           4      7.69%     30.77% |           4      7.69%     38.46% |           4      7.69%     46.15% |           4      7.69%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           4      7.69%     73.08% |           2      3.85%     76.92% |           4      7.69%     84.62% |           3      5.77%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           52                      
system.ruby.L1Cache_Controller.M.Load    |          26      0.07%      0.07% |        1946      5.09%      5.16% |          15      0.04%      5.20% |           5      0.01%      5.21% |           5      0.01%      5.23% |           9      0.02%      5.25% |       35705     93.44%     98.69% |           7      0.02%     98.70% |         449      1.17%     99.88% |           5      0.01%     99.89% |           8      0.02%     99.91% |           6      0.02%     99.93% |           5      0.01%     99.94% |           8      0.02%     99.96% |           7      0.02%     99.98% |           7      0.02%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        38213                      
system.ruby.L1Cache_Controller.M.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total            2                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            3                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       22850      7.44%      7.44% |       22282      7.25%     14.69% |       22283      7.26%     21.95% |       22284      7.26%     29.21% |       22282      7.25%     36.46% |       22283      7.26%     43.72% |       22284      7.26%     50.97% |       22283      7.26%     58.23% |       16040      5.22%     63.45% |       16034      5.22%     68.67% |       16039      5.22%     73.89% |       16036      5.22%     79.11% |       16038      5.22%     84.33% |       16036      5.22%     89.56% |       16039      5.22%     94.78% |       16039      5.22%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       307132                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         190     97.44%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      0.51%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           1      0.51%     98.46% |           3      1.54%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          195                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          81     55.10%     55.10% |           5      3.40%     58.50% |           5      3.40%     61.90% |           5      3.40%     65.31% |           5      3.40%     68.71% |           5      3.40%     72.11% |           5      3.40%     75.51% |           5      3.40%     78.91% |           4      2.72%     81.63% |           5      3.40%     85.03% |           5      3.40%     88.44% |           4      2.72%     91.16% |           4      2.72%     93.88% |           4      2.72%     96.60% |           4      2.72%     99.32% |           1      0.68%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total          147                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |       22850      7.44%      7.44% |       22279      7.26%     14.70% |       22280      7.26%     21.95% |       22280      7.26%     29.21% |       22280      7.26%     36.46% |       22279      7.26%     43.72% |       22280      7.26%     50.97% |       22279      7.26%     58.23% |       16036      5.22%     63.45% |       16031      5.22%     68.67% |       16036      5.22%     73.89% |       16032      5.22%     79.11% |       16036      5.22%     84.34% |       16032      5.22%     89.56% |       16036      5.22%     94.78% |       16034      5.22%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total       307080                      
system.ruby.L1Cache_Controller.MM.Load   |    12587431      6.25%      6.25% |    12584884      6.25%     12.50% |    12584840      6.25%     18.74% |    12584888      6.25%     24.99% |    12584890      6.25%     31.24% |    12584886      6.25%     37.49% |    12584884      6.25%     43.74% |    12584891      6.25%     49.98% |    12593092      6.25%     56.24% |    12593209      6.25%     62.49% |    12592878      6.25%     68.74% |    12593210      6.25%     74.99% |    12593284      6.25%     81.24% |    12592934      6.25%     87.50% |    12593182      6.25%     93.75% |    12593099      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    201426482                      
system.ruby.L1Cache_Controller.MM.Store  |      971069      6.20%      6.20% |      967656      6.17%     12.37% |      974602      6.22%     18.59% |      981137      6.26%     24.85% |      970415      6.19%     31.04% |      985785      6.29%     37.33% |      969117      6.18%     43.52% |      967069      6.17%     49.69% |      992480      6.33%     56.02% |      978458      6.24%     62.26% |      990033      6.32%     68.58% |      988620      6.31%     74.89% |      980558      6.26%     81.15% |      987818      6.30%     87.45% |      984696      6.28%     93.73% |      982212      6.27%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total     15671725                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           0      0.00%      0.00% |           3      6.25%      6.25% |           3      6.25%     12.50% |           4      8.33%     20.83% |           4      8.33%     29.17% |           3      6.25%     35.42% |           6     12.50%     47.92% |           2      4.17%     52.08% |           4      8.33%     60.42% |           4      8.33%     68.75% |           3      6.25%     75.00% |           3      6.25%     81.25% |           0      0.00%     81.25% |           3      6.25%     87.50% |           3      6.25%     93.75% |           3      6.25%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total           48                      
system.ruby.L1Cache_Controller.MM_W.Load |           8     14.04%     14.04% |           1      1.75%     15.79% |           2      3.51%     19.30% |           4      7.02%     26.32% |           5      8.77%     35.09% |           4      7.02%     42.11% |           2      3.51%     45.61% |           4      7.02%     52.63% |           6     10.53%     63.16% |           3      5.26%     68.42% |           1      1.75%     70.18% |           1      1.75%     71.93% |           6     10.53%     82.46% |           3      5.26%     87.72% |           3      5.26%     92.98% |           4      7.02%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total           57                      
system.ruby.L1Cache_Controller.MM_W.Store |       59787      7.36%      7.36% |       59244      7.30%     14.66% |       52290      6.44%     21.10% |       45764      5.64%     26.74% |       56488      6.96%     33.70% |       41116      5.06%     38.76% |       57782      7.12%     45.88% |       59834      7.37%     53.25% |       40576      5.00%     58.25% |       54595      6.72%     64.97% |       43016      5.30%     70.27% |       44426      5.47%     75.74% |       52491      6.47%     82.21% |       45233      5.57%     87.78% |       48358      5.96%     93.74% |       50839      6.26%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total       811839                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       22913      7.34%      7.34% |       22547      7.23%     14.57% |       22548      7.23%     21.80% |       22547      7.23%     29.03% |       22548      7.23%     36.25% |       22547      7.23%     43.48% |       22548      7.23%     50.71% |       22547      7.23%     57.94% |       16403      5.26%     63.19% |       16403      5.26%     68.45% |       16404      5.26%     73.71% |       16403      5.26%     78.97% |       16403      5.26%     84.23% |       16403      5.26%     89.48% |       16404      5.26%     94.74% |       16406      5.26%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total       311974                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          14      0.77%      0.77% |           0      0.00%      0.77% |          88      4.83%      5.60% |           4      0.22%      5.82% |           0      0.00%      5.82% |           0      0.00%      5.82% |        1711     93.96%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total         1821                      
system.ruby.L1Cache_Controller.M_W.Load  |          46     15.97%     15.97% |           9      3.12%     19.10% |          47     16.32%     35.42% |          19      6.60%     42.01% |          10      3.47%     45.49% |           9      3.12%     48.61% |          34     11.81%     60.42% |          14      4.86%     65.28% |          16      5.56%     70.83% |          11      3.82%     74.65% |          11      3.82%     78.47% |          18      6.25%     84.72% |          10      3.47%     88.19% |          11      3.82%     92.01% |           9      3.12%     95.14% |          14      4.86%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total          288                      
system.ruby.L1Cache_Controller.M_W.Store |           1      3.23%      3.23% |           1      3.23%      6.45% |           2      6.45%     12.90% |           2      6.45%     19.35% |           1      3.23%     22.58% |           2      6.45%     29.03% |           3      9.68%     38.71% |           2      6.45%     45.16% |           1      3.23%     48.39% |           2      6.45%     54.84% |           3      9.68%     64.52% |           3      9.68%     74.19% |           1      3.23%     77.42% |           2      6.45%     83.87% |           3      9.68%     93.55% |           2      6.45%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           31                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |          97      2.16%      2.16% |          10      0.22%      2.38% |         132      2.94%      5.32% |           6      0.13%      5.46% |           6      0.13%      5.59% |           5      0.11%      5.70% |        4187     93.27%     98.98% |           5      0.11%     99.09% |           7      0.16%     99.24% |           4      0.09%     99.33% |           5      0.11%     99.44% |           6      0.13%     99.58% |           5      0.11%     99.69% |           5      0.11%     99.80% |           4      0.09%     99.89% |           5      0.11%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total         4489                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |        1001      3.69%      3.69% |          68      0.25%      3.94% |         861      3.17%      7.12% |          13      0.05%      7.16% |          29      0.11%      7.27% |           0      0.00%      7.27% |       25139     92.68%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          13      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total        27124                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           0      0.00%      0.00% |           2     50.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.O.L1_Replacement |          65      1.51%      1.51% |           5      0.12%      1.62% |          87      2.02%      3.64% |           2      0.05%      3.69% |           2      0.05%      3.74% |           1      0.02%      3.76% |        4141     96.08%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.88% |           1      0.02%     99.91% |           1      0.02%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total         4310                      
system.ruby.L1Cache_Controller.O.Load    |    16285004     30.54%     30.54% |       39836      0.07%     30.62% |    36281303     68.04%     98.66% |           0      0.00%     98.66% |           8      0.00%     98.66% |           0      0.00%     98.66% |      715822      1.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total     53321973                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.OI.Load   |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total            3                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |          65      1.51%      1.51% |           5      0.12%      1.62% |          87      2.02%      3.64% |           2      0.05%      3.69% |           2      0.05%      3.74% |           1      0.02%      3.76% |        4141     96.08%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.88% |           1      0.02%     99.91% |           1      0.02%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total         4310                      
system.ruby.L1Cache_Controller.OM.Ack    |           4     23.53%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |          13     76.47%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total           17                      
system.ruby.L1Cache_Controller.OM.All_acks |       22912      7.34%      7.34% |       22546      7.23%     14.57% |       22546      7.23%     21.80% |       22545      7.23%     29.03% |       22547      7.23%     36.26% |       22545      7.23%     43.48% |       22545      7.23%     50.71% |       22545      7.23%     57.94% |       16402      5.26%     63.20% |       16401      5.26%     68.45% |       16401      5.26%     73.71% |       16400      5.26%     78.97% |       16402      5.26%     84.23% |       16401      5.26%     89.48% |       16401      5.26%     94.74% |       16404      5.26%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total       311943                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         296     36.82%     36.82% |         360     44.78%     81.59% |          91     11.32%     92.91% |          32      3.98%     96.89% |           8      1.00%     97.89% |           2      0.25%     98.13% |          10      1.24%     99.38% |           1      0.12%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           4      0.50%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          804                      
system.ruby.L1Cache_Controller.S.Ifetch  |    20976346      6.25%      6.25% |    20973609      6.25%     12.50% |    20973525      6.25%     18.75% |    20973620      6.25%     25.00% |    20973652      6.25%     31.24% |    20973631      6.25%     37.49% |    20973619      6.25%     43.74% |    20973666      6.25%     49.99% |    20982065      6.25%     56.24% |    20982118      6.25%     62.49% |    20981780      6.25%     68.74% |    20982077      6.25%     75.00% |    20982250      6.25%     81.25% |    20981889      6.25%     87.50% |    20982138      6.25%     93.75% |    20981882      6.25%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    335647867                      
system.ruby.L1Cache_Controller.S.Inv     |           2      4.08%      4.08% |           2      4.08%      8.16% |           3      6.12%     14.29% |           3      6.12%     20.41% |           3      6.12%     26.53% |           3      6.12%     32.65% |           4      8.16%     40.82% |           3      6.12%     46.94% |           4      8.16%     55.10% |           3      6.12%     61.22% |           4      8.16%     69.39% |           3      6.12%     75.51% |           4      8.16%     83.67% |           3      6.12%     89.80% |           4      8.16%     97.96% |           1      2.04%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           49                      
system.ruby.L1Cache_Controller.S.L1_Replacement |       35947     11.76%     11.76% |       29584      9.68%     21.45% |       29515      9.66%     31.11% |       29594      9.69%     40.79% |       29598      9.69%     50.48% |       29594      9.69%     60.16% |       25459      8.33%     68.49% |       29592      9.68%     78.18% |        8333      2.73%     80.91% |        8335      2.73%     83.63% |        8332      2.73%     86.36% |        8336      2.73%     89.09% |        8334      2.73%     91.82% |        8337      2.73%     94.54% |        8334      2.73%     97.27% |        8337      2.73%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total       305561                      
system.ruby.L1Cache_Controller.S.Load    |    64721164      5.21%      5.21% |    81017382      6.52%     11.74% |    44775688      3.61%     15.34% |    81053926      6.53%     21.87% |    81050868      6.53%     28.40% |    81047880      6.53%     34.92% |    80293710      6.47%     41.39% |    81041771      6.53%     47.92% |    80928408      6.52%     54.43% |    80778040      6.51%     60.94% |    80948886      6.52%     67.46% |    80774240      6.50%     73.96% |    80896699      6.51%     80.48% |    80785274      6.51%     86.98% |    80916669      6.52%     93.50% |    80738876      6.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1241769481                      
system.ruby.L1Cache_Controller.S.Store   |          21     70.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           0      0.00%     73.33% |           1      3.33%     76.67% |           0      0.00%     76.67% |           1      3.33%     80.00% |           0      0.00%     80.00% |           1      3.33%     83.33% |           0      0.00%     83.33% |           1      3.33%     86.67% |           0      0.00%     86.67% |           1      3.33%     90.00% |           0      0.00%     90.00% |           1      3.33%     93.33% |           2      6.67%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           30                      
system.ruby.L1Cache_Controller.SI.Load   |        6629      8.84%      8.84% |       17032     22.71%     31.55% |        7594     10.13%     41.68% |        8195     10.93%     52.60% |       12487     16.65%     69.25% |       15979     21.31%     90.56% |        2596      3.46%     94.02% |        4483      5.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total        74995                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |       35669     14.94%     14.94% |       29584     12.39%     27.34% |       29513     12.36%     39.70% |       29592     12.40%     52.10% |       29596     12.40%     64.50% |       29592     12.40%     76.90% |       25456     10.66%     87.56% |       29590     12.40%     99.96% |          12      0.01%     99.96% |          13      0.01%     99.97% |          13      0.01%     99.97% |          13      0.01%     99.98% |          12      0.01%     99.98% |          14      0.01%     99.99% |          12      0.01%    100.00% |          11      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total       238692                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         278      0.42%      0.42% |           0      0.00%      0.42% |           2      0.00%      0.42% |           2      0.00%      0.42% |           2      0.00%      0.42% |           2      0.00%      0.43% |           3      0.00%      0.43% |           2      0.00%      0.44% |        8321     12.44%     12.88% |        8322     12.45%     25.32% |        8319     12.44%     37.76% |        8323     12.45%     50.21% |        8322     12.45%     62.66% |        8323     12.45%     75.10% |        8322     12.45%     87.55% |        8326     12.45%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total        66869                      
system.ruby.L1Cache_Controller.SM.Ack    |          19     52.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |          17     47.22%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          21     70.00%     70.00% |           0      0.00%     70.00% |           1      3.33%     73.33% |           0      0.00%     73.33% |           1      3.33%     76.67% |           0      0.00%     76.67% |           1      3.33%     80.00% |           0      0.00%     80.00% |           1      3.33%     83.33% |           0      0.00%     83.33% |           1      3.33%     86.67% |           0      0.00%     86.67% |           1      3.33%     90.00% |           0      0.00%     90.00% |           1      3.33%     93.33% |           2      6.67%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           30                      
system.ruby.L1Cache_Controller.Store     |     1053769      6.27%      6.27% |     1049447      6.25%     12.52% |     1049440      6.25%     18.77% |     1049448      6.25%     25.02% |     1049451      6.25%     31.27% |     1049448      6.25%     37.52% |     1049447      6.25%     43.76% |     1049450      6.25%     50.01% |     1049460      6.25%     56.26% |     1049456      6.25%     62.51% |     1049453      6.25%     68.76% |     1049449      6.25%     75.01% |     1049453      6.25%     81.25% |     1049454      6.25%     87.50% |     1049458      6.25%     93.75% |     1049457      6.25%    100.00%
system.ruby.L1Cache_Controller.Store::total     16795540                      
system.ruby.L1Cache_Controller.Use_Timeout |       23010      7.27%      7.27% |       22557      7.13%     14.40% |       22680      7.17%     21.57% |       22553      7.13%     28.69% |       22554      7.13%     35.82% |       22552      7.13%     42.95% |       26735      8.45%     51.39% |       22552      7.13%     58.52% |       16410      5.19%     63.71% |       16407      5.18%     68.89% |       16409      5.19%     74.07% |       16409      5.19%     79.26% |       16408      5.18%     84.44% |       16408      5.18%     89.63% |       16408      5.18%     94.81% |       16411      5.19%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       316463                      
system.ruby.L1Cache_Controller.Writeback_Ack |       35669     14.94%     14.94% |       29584     12.39%     27.34% |       29513     12.36%     39.70% |       29592     12.40%     52.10% |       29596     12.40%     64.50% |       29592     12.40%     76.90% |       25456     10.66%     87.56% |       29590     12.40%     99.96% |          12      0.01%     99.96% |          13      0.01%     99.97% |          13      0.01%     99.97% |          13      0.01%     99.98% |          12      0.01%     99.98% |          14      0.01%     99.99% |          12      0.01%    100.00% |          11      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       238692                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |       23193      6.13%      6.13% |       22287      5.89%     12.02% |       22372      5.91%     17.94% |       22288      5.89%     23.83% |       22286      5.89%     29.72% |       22286      5.89%     35.61% |       26428      6.99%     42.59% |       22286      5.89%     48.49% |       24362      6.44%     54.93% |       24357      6.44%     61.36% |       24359      6.44%     67.80% |       24360      6.44%     74.24% |       24361      6.44%     80.68% |       24360      6.44%     87.12% |       24361      6.44%     93.56% |       24365      6.44%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       378311                      
system.ruby.L2Cache_Controller.All_Acks  |       16427      6.25%      6.25% |       16413      6.25%     12.50% |       16413      6.25%     18.75% |       16416      6.25%     25.00% |       16426      6.25%     31.26% |       16424      6.25%     37.51% |       16427      6.25%     43.77% |       16426      6.25%     50.02% |       16429      6.26%     56.28% |       16411      6.25%     62.52% |       16412      6.25%     68.77% |       16411      6.25%     75.02% |       16415      6.25%     81.27% |       16397      6.24%     87.51% |       16397      6.24%     93.76% |       16394      6.24%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total       262638                      
system.ruby.L2Cache_Controller.Data      |       22597      6.84%      6.84% |       20526      6.21%     13.04% |       20533      6.21%     19.26% |       20541      6.21%     25.47% |       20547      6.22%     31.68% |       20542      6.21%     37.90% |       20539      6.21%     44.11% |       20538      6.21%     50.32% |       20537      6.21%     56.54% |       20539      6.21%     62.75% |       20532      6.21%     68.96% |       20525      6.21%     75.17% |       20547      6.22%     81.38% |       20524      6.21%     87.59% |       20511      6.20%     93.80% |       20510      6.20%    100.00%
system.ruby.L2Cache_Controller.Data::total       330588                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       65989     20.85%     20.85% |       16683      5.27%     26.12% |       16692      5.27%     31.40% |       16693      5.27%     36.67% |       16715      5.28%     41.95% |       16719      5.28%     47.24% |       16701      5.28%     52.52% |       16713      5.28%     57.80% |       16759      5.30%     63.09% |       16698      5.28%     68.37% |       16696      5.28%     73.64% |       16696      5.28%     78.92% |       16715      5.28%     84.20% |       16664      5.27%     89.47% |       16665      5.27%     94.73% |       16665      5.27%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       316463                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |          67      9.29%      9.29% |          87     12.07%     21.36% |          35      4.85%     26.21% |          46      6.38%     32.59% |          20      2.77%     35.37% |          22      3.05%     38.42% |          27      3.74%     42.16% |          96     13.31%     55.48% |          30      4.16%     59.64% |          33      4.58%     64.22% |          23      3.19%     67.41% |         109     15.12%     82.52% |          52      7.21%     89.74% |          22      3.05%     92.79% |          15      2.08%     94.87% |          37      5.13%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          721                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total            5                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |          11     11.34%     11.34% |           6      6.19%     17.53% |           6      6.19%     23.71% |           4      4.12%     27.84% |           7      7.22%     35.05% |           5      5.15%     40.21% |           6      6.19%     46.39% |           3      3.09%     49.48% |           6      6.19%     55.67% |           5      5.15%     60.82% |           6      6.19%     67.01% |           6      6.19%     73.20% |           9      9.28%     82.47% |           7      7.22%     89.69% |           6      6.19%     95.88% |           4      4.12%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total           97                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |        2510      9.25%      9.25% |        1649      6.08%     15.33% |        1649      6.08%     21.41% |        1641      6.05%     27.46% |        1632      6.02%     33.48% |        1664      6.14%     39.62% |        1650      6.08%     45.70% |        1664      6.14%     51.84% |        1624      5.99%     57.82% |        1640      6.05%     63.87% |        1641      6.05%     69.92% |        1643      6.06%     75.98% |        1626      6.00%     81.97% |        1631      6.01%     87.99% |        1625      5.99%     93.98% |        1633      6.02%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total        27122                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total            5                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          10      2.92%      2.92% |           9      2.63%      5.56% |          17      4.97%     10.53% |          17      4.97%     15.50% |          25      7.31%     22.81% |          33      9.65%     32.46% |          14      4.09%     36.55% |          27      7.89%     44.44% |          66     19.30%     63.74% |          23      6.73%     70.47% |          21      6.14%     76.61% |          22      6.43%     83.04% |          36     10.53%     93.57% |           4      1.17%     94.74% |           8      2.34%     97.08% |          10      2.92%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total          342                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |           3      2.48%      2.48% |           5      4.13%      6.61% |           7      5.79%     12.40% |           7      5.79%     18.18% |           6      4.96%     23.14% |           5      4.13%     27.27% |           3      2.48%     29.75% |          27     22.31%     52.07% |           1      0.83%     52.89% |           0      0.00%     52.89% |           1      0.83%     53.72% |          28     23.14%     76.86% |           0      0.00%     76.86% |           8      6.61%     83.47% |           9      7.44%     90.91% |          11      9.09%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          121                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          83     98.81%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           1      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total           84                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |         407      9.19%      9.19% |         269      6.08%     15.27% |         268      6.05%     21.32% |         269      6.08%     27.40% |         268      6.05%     33.45% |         269      6.08%     39.53% |         269      6.08%     45.61% |         269      6.08%     51.68% |         268      6.05%     57.74% |         269      6.08%     63.81% |         267      6.03%     69.84% |         269      6.08%     75.92% |         266      6.01%     81.93% |         266      6.01%     87.94% |         267      6.03%     93.97% |         267      6.03%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total         4427                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |          10      1.08%      1.08% |          20      2.15%      3.23% |         141     15.18%     18.41% |         105     11.30%     29.71% |         171     18.41%     48.12% |         105     11.30%     59.42% |         103     11.09%     70.51% |         194     20.88%     91.39% |          11      1.18%     92.57% |          10      1.08%     93.65% |           7      0.75%     94.40% |          47      5.06%     99.46% |           1      0.11%     99.57% |           1      0.11%     99.68% |           0      0.00%     99.68% |           3      0.32%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total          929                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          48      5.97%      5.97% |          72      8.96%     14.93% |          88     10.95%     25.87% |          72      8.96%     34.83% |          71      8.83%     43.66% |          52      6.47%     50.12% |          89     11.07%     61.19% |          73      9.08%     70.27% |          30      3.73%     74.00% |          45      5.60%     79.60% |          15      1.87%     81.47% |          45      5.60%     87.06% |          15      1.87%     88.93% |          30      3.73%     92.66% |           8      1.00%     93.66% |          51      6.34%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          804                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total            4                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.IGM.Data  |       16426      6.25%      6.25% |       16411      6.25%     12.50% |       16411      6.25%     18.75% |       16409      6.25%     25.00% |       16425      6.25%     31.26% |       16424      6.25%     37.51% |       16425      6.25%     43.76% |       16425      6.25%     50.02% |       16429      6.26%     56.28% |       16410      6.25%     62.52% |       16411      6.25%     68.77% |       16408      6.25%     75.02% |       16413      6.25%     81.27% |       16395      6.24%     87.51% |       16396      6.24%     93.76% |       16394      6.24%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total       262612                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     87.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.IGMLS.Data |           1      3.85%      3.85% |           2      7.69%     11.54% |           2      7.69%     19.23% |           7     26.92%     46.15% |           1      3.85%     50.00% |           0      0.00%     50.00% |           2      7.69%     57.69% |           1      3.85%     61.54% |           0      0.00%     61.54% |           1      3.85%     65.38% |           1      3.85%     69.23% |           3     11.54%     80.77% |           2      7.69%     88.46% |           2      7.69%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total           26                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |       16427      6.25%      6.25% |       16413      6.25%     12.50% |       16413      6.25%     18.75% |       16416      6.25%     25.00% |       16426      6.25%     31.26% |       16424      6.25%     37.51% |       16427      6.25%     43.77% |       16426      6.25%     50.02% |       16429      6.26%     56.28% |       16411      6.25%     62.52% |       16412      6.25%     68.77% |       16411      6.25%     75.02% |       16415      6.25%     81.27% |       16397      6.24%     87.51% |       16397      6.24%     93.76% |       16394      6.24%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total       262638                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |       16427      6.25%      6.25% |       16413      6.25%     12.50% |       16413      6.25%     18.75% |       16416      6.25%     25.00% |       16426      6.25%     31.26% |       16424      6.25%     37.51% |       16427      6.25%     43.77% |       16426      6.25%     50.02% |       16429      6.26%     56.28% |       16411      6.25%     62.52% |       16412      6.25%     68.77% |       16411      6.25%     75.02% |       16415      6.25%     81.27% |       16397      6.24%     87.51% |       16397      6.24%     93.76% |       16394      6.24%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total       262638                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.IGS.Data  |        6170      9.08%      9.08% |        4113      6.05%     15.13% |        4120      6.06%     21.20% |        4125      6.07%     27.27% |        4121      6.06%     33.33% |        4118      6.06%     39.39% |        4112      6.05%     45.44% |        4112      6.05%     51.50% |        4108      6.05%     57.54% |        4128      6.08%     63.62% |        4120      6.06%     69.68% |        4114      6.05%     75.73% |        4132      6.08%     81.81% |        4127      6.07%     87.89% |        4114      6.05%     93.94% |        4116      6.06%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total        67950                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           0      0.00%      0.00% |           3      2.33%      2.33% |          24     18.60%     20.93% |          15     11.63%     32.56% |          15     11.63%     44.19% |          16     12.40%     56.59% |          15     11.63%     68.22% |          26     20.16%     88.37% |           0      0.00%     88.37% |           1      0.78%     89.15% |           0      0.00%     89.15% |          10      7.75%     96.90% |           1      0.78%     97.67% |           1      0.78%     98.45% |           1      0.78%     99.22% |           1      0.78%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          129                      
system.ruby.L2Cache_Controller.IGS.Unblock |        6170      9.08%      9.08% |        4113      6.05%     15.13% |        4120      6.06%     21.20% |        4125      6.07%     27.27% |        4121      6.06%     33.33% |        4118      6.06%     39.39% |        4112      6.05%     45.44% |        4112      6.05%     51.50% |        4108      6.05%     57.54% |        4128      6.08%     63.62% |        4120      6.06%     69.68% |        4114      6.05%     75.73% |        4132      6.08%     81.81% |        4127      6.07%     87.89% |        4114      6.05%     93.94% |        4116      6.06%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total        67950                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |        2510      9.25%      9.25% |        1649      6.08%     15.33% |        1649      6.08%     21.41% |        1641      6.05%     27.46% |        1632      6.02%     33.48% |        1664      6.14%     39.62% |        1650      6.08%     45.70% |        1664      6.14%     51.84% |        1624      5.99%     57.82% |        1640      6.05%     63.87% |        1641      6.05%     69.92% |        1643      6.06%     75.98% |        1626      6.00%     81.97% |        1631      6.01%     87.99% |        1625      5.99%     93.98% |        1633      6.02%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total        27122                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |         397      9.22%      9.22% |         260      6.04%     15.26% |         259      6.02%     21.28% |         261      6.06%     27.35% |         260      6.04%     33.39% |         260      6.04%     39.43% |         261      6.06%     45.49% |         261      6.06%     51.56% |         262      6.09%     57.64% |         263      6.11%     63.75% |         261      6.06%     69.82% |         260      6.04%     75.86% |         259      6.02%     81.88% |         259      6.02%     87.89% |         261      6.06%     93.96% |         260      6.04%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total         4304                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |          81     12.00%     12.00% |          38      5.63%     17.63% |          35      5.19%     22.81% |          36      5.33%     28.15% |          36      5.33%     33.48% |          49      7.26%     40.74% |          48      7.11%     47.85% |          46      6.81%     54.67% |          35      5.19%     59.85% |          47      6.96%     66.81% |          45      6.67%     73.48% |          41      6.07%     79.56% |          39      5.78%     85.33% |          39      5.78%     91.11% |          34      5.04%     96.15% |          26      3.85%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total          675                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total           11                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |           7     13.73%     13.73% |           1      1.96%     15.69% |           4      7.84%     23.53% |           2      3.92%     27.45% |           3      5.88%     33.33% |           8     15.69%     49.02% |           8     15.69%     64.71% |           3      5.88%     70.59% |           4      7.84%     78.43% |           1      1.96%     80.39% |           3      5.88%     86.27% |           1      1.96%     88.24% |           5      9.80%     98.04% |           1      1.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total           51                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           3     18.75%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total           16                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           2      8.70%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           1      4.35%     21.74% |           0      0.00%     21.74% |           2      8.70%     30.43% |           2      8.70%     39.13% |           2      8.70%     47.83% |           3     13.04%     60.87% |           2      8.70%     69.57% |           1      4.35%     73.91% |           3     13.04%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total           23                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |         397      9.22%      9.22% |         260      6.04%     15.26% |         259      6.02%     21.28% |         261      6.06%     27.35% |         260      6.04%     33.39% |         260      6.04%     39.43% |         261      6.06%     45.49% |         261      6.06%     51.56% |         262      6.09%     57.64% |         263      6.11%     63.75% |         261      6.06%     69.82% |         260      6.04%     75.86% |         259      6.02%     81.88% |         259      6.02%     87.89% |         261      6.06%     93.96% |         260      6.04%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total         4304                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |          81     12.00%     12.00% |          38      5.63%     17.63% |          35      5.19%     22.81% |          36      5.33%     28.15% |          36      5.33%     33.48% |          49      7.26%     40.74% |          48      7.11%     47.85% |          46      6.81%     54.67% |          35      5.19%     59.85% |          47      6.96%     66.81% |          45      6.67%     73.48% |          41      6.07%     79.56% |          39      5.78%     85.33% |          39      5.78%     91.11% |          34      5.04%     96.15% |          26      3.85%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total          675                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           2     33.33%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            6                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           2     33.33%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            6                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total           11                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          48      5.97%      5.97% |          72      8.96%     14.93% |          88     10.95%     25.87% |          72      8.96%     34.83% |          71      8.83%     43.66% |          52      6.47%     50.12% |          89     11.07%     61.19% |          73      9.08%     70.27% |          30      3.73%     74.00% |          45      5.60%     79.60% |          15      1.87%     81.47% |          45      5.60%     87.06% |          15      1.87%     88.93% |          30      3.73%     92.66% |           8      1.00%     93.66% |          51      6.34%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          804                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           1      3.85%      3.85% |           2      7.69%     11.54% |           2      7.69%     19.23% |           7     26.92%     46.15% |           1      3.85%     50.00% |           0      0.00%     50.00% |           2      7.69%     57.69% |           1      3.85%     61.54% |           0      0.00%     61.54% |           1      3.85%     65.38% |           1      3.85%     69.23% |           3     11.54%     80.77% |           2      7.69%     88.46% |           2      7.69%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total           26                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total            4                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |        6072      9.08%      9.08% |        4051      6.06%     15.14% |        4051      6.06%     21.20% |        4054      6.06%     27.26% |        4053      6.06%     33.32% |        4052      6.06%     39.38% |        4054      6.06%     45.45% |        4052      6.06%     51.51% |        4045      6.05%     57.55% |        4051      6.06%     63.61% |        4050      6.06%     69.67% |        4052      6.06%     75.73% |        4065      6.08%     81.81% |        4064      6.08%     87.89% |        4051      6.06%     93.95% |        4048      6.05%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total        66865                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total            4                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |         417      9.02%      9.02% |         278      6.01%     15.04% |         279      6.04%     21.07% |         279      6.04%     27.11% |         273      5.91%     33.02% |         295      6.38%     39.40% |         279      6.04%     45.43% |         296      6.40%     51.84% |         283      6.12%     57.96% |         283      6.12%     64.08% |         273      5.91%     69.99% |         276      5.97%     75.96% |         289      6.25%     82.22% |         270      5.84%     88.06% |         275      5.95%     94.01% |         277      5.99%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total         4622                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           6      4.08%      4.08% |           7      4.76%      8.84% |          20     13.61%     22.45% |           7      4.76%     27.21% |           4      2.72%     29.93% |           0      0.00%     29.93% |          51     34.69%     64.63% |           9      6.12%     70.75% |          15     10.20%     80.95% |          15     10.20%     91.16% |          13      8.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total          147                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       65369     21.28%     21.28% |       16121      5.25%     26.53% |       16134      5.25%     31.79% |       16115      5.25%     37.03% |       16135      5.25%     42.29% |       16139      5.25%     47.54% |       16120      5.25%     52.79% |       16136      5.25%     58.04% |       16134      5.25%     63.30% |       16111      5.25%     68.54% |       16108      5.24%     73.79% |       16114      5.25%     79.03% |       16125      5.25%     84.28% |       16087      5.24%     89.52% |       16083      5.24%     94.76% |       16101      5.24%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       307132                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       65369     21.28%     21.28% |       16121      5.25%     26.53% |       16134      5.25%     31.79% |       16115      5.25%     37.03% |       16135      5.25%     42.29% |       16139      5.25%     47.54% |       16120      5.25%     52.79% |       16136      5.25%     58.04% |       16134      5.25%     63.30% |       16111      5.25%     68.54% |       16108      5.24%     73.79% |       16114      5.25%     79.03% |       16125      5.25%     84.28% |       16087      5.24%     89.52% |       16083      5.24%     94.76% |       16101      5.24%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       307132                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |        6072      9.08%      9.08% |        4051      6.06%     15.14% |        4051      6.06%     21.20% |        4054      6.06%     27.26% |        4053      6.06%     33.32% |        4052      6.06%     39.38% |        4054      6.06%     45.45% |        4052      6.06%     51.51% |        4045      6.05%     57.55% |        4051      6.06%     63.61% |        4050      6.06%     69.67% |        4052      6.06%     75.73% |        4065      6.08%     81.81% |        4064      6.08%     87.89% |        4051      6.06%     93.95% |        4048      6.05%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total        66865                      
system.ruby.L2Cache_Controller.L1_GETS   |      174018     46.50%     46.50% |       13929      3.72%     50.22% |       13977      3.73%     53.95% |       13723      3.67%     57.62% |       13244      3.54%     61.16% |       13236      3.54%     64.69% |       13260      3.54%     68.24% |       13083      3.50%     71.73% |       13133      3.51%     75.24% |       13732      3.67%     78.91% |       13603      3.63%     82.55% |       13131      3.51%     86.05% |       12913      3.45%     89.50% |       13151      3.51%     93.02% |       13292      3.55%     96.57% |       12837      3.43%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       374262                      
system.ruby.L2Cache_Controller.L1_GETX   |       65580     21.02%     21.02% |       16414      5.26%     26.28% |       16420      5.26%     31.54% |       16424      5.26%     36.80% |       16446      5.27%     42.07% |       16431      5.27%     47.34% |       16431      5.27%     52.60% |       16427      5.26%     57.87% |       16572      5.31%     63.18% |       16420      5.26%     68.44% |       16427      5.26%     73.71% |       16426      5.26%     78.97% |       16430      5.27%     84.24% |       16397      5.25%     89.49% |       16397      5.25%     94.75% |       16394      5.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       312036                      
system.ruby.L2Cache_Controller.L1_PUTO   |         404      9.33%      9.33% |         262      6.05%     15.38% |         260      6.00%     21.38% |         262      6.05%     27.43% |         261      6.03%     33.46% |         263      6.07%     39.53% |         263      6.07%     45.60% |         262      6.05%     51.65% |         263      6.07%     57.72% |         264      6.10%     63.82% |         262      6.05%     69.87% |         262      6.05%     75.92% |         260      6.00%     81.92% |         260      6.00%     87.92% |         262      6.05%     93.97% |         261      6.03%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total         4331                      
system.ruby.L2Cache_Controller.L1_PUTS   |      199718     59.19%     59.19% |        9568      2.84%     62.03% |        9550      2.83%     64.86% |        8798      2.61%     67.47% |        9231      2.74%     70.20% |        9297      2.76%     72.96% |        9165      2.72%     75.67% |        9239      2.74%     78.41% |        9031      2.68%     81.09% |        9215      2.73%     83.82% |        9045      2.68%     86.50% |        8843      2.62%     89.12% |        9452      2.80%     91.92% |        9098      2.70%     94.62% |        9109      2.70%     97.32% |        9041      2.68%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total       337400                      
system.ruby.L2Cache_Controller.L1_PUTS_only |        6488      9.13%      9.13% |        4307      6.06%     15.18% |        4304      6.05%     21.24% |        4307      6.06%     27.30% |        4307      6.06%     33.35% |        4306      6.06%     39.41% |        4312      6.07%     45.48% |        4306      6.06%     51.53% |        4299      6.05%     57.58% |        4307      6.06%     63.64% |        4303      6.05%     69.69% |        4306      6.06%     75.75% |        4318      6.07%     81.82% |        4316      6.07%     87.89% |        4306      6.06%     93.95% |        4303      6.05%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total        71095                      
system.ruby.L2Cache_Controller.L1_PUTX   |       65369     21.28%     21.28% |       16121      5.25%     26.53% |       16134      5.25%     31.79% |       16115      5.25%     37.03% |       16135      5.25%     42.29% |       16139      5.25%     47.54% |       16120      5.25%     52.79% |       16136      5.25%     58.04% |       16134      5.25%     63.30% |       16111      5.25%     68.54% |       16108      5.24%     73.79% |       16114      5.25%     79.03% |       16125      5.25%     84.28% |       16087      5.24%     89.52% |       16083      5.24%     94.76% |       16101      5.24%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       307132                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |        6072      9.08%      9.08% |        4051      6.06%     15.14% |        4051      6.06%     21.20% |        4054      6.06%     27.26% |        4053      6.06%     33.32% |        4052      6.06%     39.38% |        4056      6.07%     45.45% |        4052      6.06%     51.51% |        4045      6.05%     57.55% |        4052      6.06%     63.61% |        4050      6.06%     69.67% |        4052      6.06%     75.73% |        4065      6.08%     81.81% |        4064      6.08%     87.89% |        4051      6.06%     93.94% |        4049      6.06%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total        66869                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       65768     21.12%     21.12% |       16382      5.26%     26.38% |       16393      5.26%     31.64% |       16376      5.26%     36.90% |       16396      5.26%     42.16% |       16399      5.27%     47.43% |       16382      5.26%     52.69% |       16397      5.26%     57.95% |       16396      5.26%     63.22% |       16374      5.26%     68.48% |       16369      5.26%     73.73% |       16375      5.26%     78.99% |       16384      5.26%     84.25% |       16346      5.25%     89.50% |       16344      5.25%     94.75% |       16361      5.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       311442                      
system.ruby.L2Cache_Controller.L2_Replacement |       22288      6.86%      6.86% |       20173      6.21%     13.07% |       20183      6.21%     19.29% |       20171      6.21%     25.49% |       20185      6.21%     31.71% |       20189      6.22%     37.92% |       20178      6.21%     44.14% |       20190      6.22%     50.35% |       20177      6.21%     56.56% |       20162      6.21%     62.77% |       20156      6.21%     68.97% |       20164      6.21%     75.18% |       20185      6.21%     81.40% |       20147      6.20%     87.60% |       20135      6.20%     93.80% |       20149      6.20%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total       324832                      
system.ruby.L2Cache_Controller.M.L1_GETS |         399      9.23%      9.23% |         260      6.01%     15.24% |         261      6.03%     21.27% |         259      5.99%     27.26% |         264      6.10%     33.36% |         262      6.06%     39.42% |         260      6.01%     45.43% |         259      5.99%     51.42% |         263      6.08%     57.50% |         264      6.10%     63.61% |         263      6.08%     69.69% |         263      6.08%     75.77% |         264      6.10%     81.87% |         263      6.08%     87.95% |         260      6.01%     93.97% |         261      6.03%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         4325                      
system.ruby.L2Cache_Controller.M.L1_GETX |       49153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        49154                      
system.ruby.L2Cache_Controller.M.L2_Replacement |       19233      6.60%      6.60% |       18139      6.23%     12.83% |       18157      6.23%     19.06% |       18140      6.23%     25.29% |       18155      6.23%     31.52% |       18163      6.23%     37.75% |       18153      6.23%     43.98% |       18168      6.24%     50.22% |       18156      6.23%     56.45% |       18133      6.22%     62.68% |       18131      6.22%     68.90% |       18134      6.22%     75.13% |       18142      6.23%     81.35% |       18105      6.21%     87.57% |       18104      6.21%     93.78% |       18117      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total       291330                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |       19233      6.60%      6.60% |       18139      6.23%     12.83% |       18157      6.23%     19.06% |       18140      6.23%     25.29% |       18155      6.23%     31.52% |       18163      6.23%     37.75% |       18153      6.23%     43.98% |       18168      6.24%     50.22% |       18156      6.23%     56.45% |       18133      6.22%     62.68% |       18131      6.22%     68.90% |       18134      6.22%     75.13% |       18142      6.23%     81.35% |       18105      6.21%     87.57% |       18104      6.21%     93.78% |       18117      6.22%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total       291330                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |       49153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total        49154                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6170      9.08%      9.08% |        4114      6.05%     15.13% |        4120      6.06%     21.20% |        4125      6.07%     27.27% |        4121      6.06%     33.33% |        4118      6.06%     39.39% |        4112      6.05%     45.44% |        4112      6.05%     51.50% |        4108      6.05%     57.54% |        4128      6.07%     63.62% |        4120      6.06%     69.68% |        4114      6.05%     75.73% |        4132      6.08%     81.81% |        4128      6.07%     87.89% |        4114      6.05%     93.94% |        4116      6.06%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total        67952                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       16426      6.25%      6.25% |       16411      6.25%     12.50% |       16411      6.25%     18.75% |       16409      6.25%     25.00% |       16425      6.25%     31.26% |       16424      6.25%     37.51% |       16425      6.25%     43.76% |       16425      6.25%     50.02% |       16429      6.26%     56.28% |       16410      6.25%     62.52% |       16411      6.25%     68.77% |       16408      6.25%     75.02% |       16413      6.25%     81.27% |       16395      6.24%     87.51% |       16396      6.24%     93.76% |       16394      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       262612                      
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack |           9     10.11%     10.11% |           6      6.74%     16.85% |           5      5.62%     22.47% |           6      6.74%     29.21% |           6      6.74%     35.96% |           4      4.49%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           6      6.74%     58.43% |           5      5.62%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack::total           89                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |      117660     56.31%     56.31% |        6087      2.91%     59.22% |        6096      2.92%     62.14% |        6087      2.91%     65.05% |        6099      2.92%     67.97% |        6073      2.91%     70.88% |        6068      2.90%     73.78% |        6080      2.91%     76.69% |        6088      2.91%     79.61% |        6097      2.92%     82.53% |        6085      2.91%     85.44% |        6085      2.91%     88.35% |        6087      2.91%     91.26% |        6080      2.91%     94.17% |        6089      2.91%     97.09% |        6087      2.91%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total       208948                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |      119937     51.31%     51.31% |        7586      3.25%     54.56% |        7592      3.25%     57.80% |        7586      3.25%     61.05% |        7590      3.25%     64.30% |        7584      3.24%     67.54% |        7579      3.24%     70.78% |        7593      3.25%     74.03% |        7585      3.24%     77.28% |        7601      3.25%     80.53% |        7591      3.25%     83.78% |        7583      3.24%     87.02% |        7583      3.24%     90.26% |        7582      3.24%     93.51% |        7589      3.25%     96.75% |        7588      3.25%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total       233749                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |         383      9.17%      9.17% |         252      6.03%     15.20% |         252      6.03%     21.23% |         253      6.06%     27.29% |         252      6.03%     33.32% |         254      6.08%     39.40% |         254      6.08%     45.48% |         254      6.08%     51.56% |         254      6.08%     57.64% |         255      6.10%     63.74% |         253      6.06%     69.79% |         253      6.06%     75.85% |         252      6.03%     81.88% |         252      6.03%     87.91% |         253      6.06%     93.97% |         252      6.03%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total         4178                      
system.ruby.L2Cache_Controller.OLSX.L2_Replacement |           9     10.11%     10.11% |           6      6.74%     16.85% |           5      5.62%     22.47% |           6      6.74%     29.21% |           6      6.74%     35.96% |           4      4.49%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           6      6.74%     58.43% |           5      5.62%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.L2Cache_Controller.OLSX.L2_Replacement::total           89                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |       18153     77.50%     77.50% |         750      3.20%     80.70% |         720      3.07%     83.77% |         427      1.82%     85.60% |         121      0.52%     86.11% |         256      1.09%     87.21% |         416      1.78%     88.98% |          23      0.10%     89.08% |         258      1.10%     90.18% |         722      3.08%     93.26% |         466      1.99%     95.25% |         119      0.51%     95.76% |         219      0.93%     96.70% |         360      1.54%     98.23% |         336      1.43%     99.67% |          78      0.33%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total        23424                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |       59971     72.89%     72.89% |        1687      2.05%     74.94% |        1753      2.13%     77.07% |        1164      1.41%     78.48% |        1597      1.94%     80.43% |        1658      2.02%     82.44% |        1499      1.82%     84.26% |        1594      1.94%     86.20% |        1400      1.70%     87.90% |        1482      1.80%     89.70% |        1208      1.47%     91.17% |        1210      1.47%     92.64% |        1808      2.20%     94.84% |        1447      1.76%     96.60% |        1392      1.69%     98.29% |        1407      1.71%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total        82277                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total           29                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |      117660     56.31%     56.31% |        6087      2.91%     59.22% |        6096      2.92%     62.14% |        6087      2.91%     65.05% |        6099      2.92%     67.97% |        6073      2.91%     70.88% |        6068      2.90%     73.78% |        6080      2.91%     76.69% |        6088      2.91%     79.61% |        6097      2.92%     82.53% |        6085      2.91%     85.44% |        6085      2.91%     88.35% |        6087      2.91%     91.26% |        6080      2.91%     94.17% |        6089      2.91%     97.09% |        6087      2.91%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total       208948                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |       28569     81.71%     81.71% |         580      1.66%     83.37% |         535      1.53%     84.90% |         657      1.88%     86.78% |         446      1.28%     88.06% |         360      1.03%     89.09% |         229      0.65%     89.74% |         215      0.61%     90.36% |         432      1.24%     91.59% |         508      1.45%     93.04% |         705      2.02%     95.06% |         382      1.09%     96.15% |         221      0.63%     96.79% |         355      1.02%     97.80% |         489      1.40%     99.20% |         280      0.80%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total        34963                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |       19716     96.16%     96.16% |         249      1.21%     97.37% |         164      0.80%     98.17% |           8      0.04%     98.21% |           0      0.00%     98.21% |           1      0.00%     98.21% |           0      0.00%     98.21% |           1      0.00%     98.22% |           3      0.01%     98.23% |          63      0.31%     98.54% |         193      0.94%     99.48% |           2      0.01%     99.49% |          10      0.05%     99.54% |          22      0.11%     99.65% |          72      0.35%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total        20504                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |      119937     51.31%     51.31% |        7586      3.25%     54.56% |        7592      3.25%     57.80% |        7586      3.25%     61.05% |        7590      3.25%     64.30% |        7584      3.24%     67.54% |        7579      3.24%     70.78% |        7593      3.25%     74.03% |        7585      3.24%     77.28% |        7601      3.25%     80.53% |        7591      3.25%     83.78% |        7583      3.24%     87.02% |        7583      3.24%     90.26% |        7582      3.24%     93.51% |        7589      3.25%     96.75% |        7588      3.25%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total       233749                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |         399      9.23%      9.23% |         260      6.01%     15.24% |         261      6.03%     21.27% |         259      5.99%     27.26% |         264      6.10%     33.36% |         262      6.06%     39.42% |         260      6.01%     45.43% |         259      5.99%     51.42% |         263      6.08%     57.50% |         264      6.10%     63.61% |         263      6.08%     69.69% |         263      6.08%     75.77% |         264      6.10%     81.87% |         263      6.08%     87.95% |         260      6.01%     93.97% |         261      6.03%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total         4325                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.OXW.Unblock |         383      9.17%      9.17% |         252      6.03%     15.20% |         252      6.03%     21.23% |         253      6.06%     27.29% |         252      6.03%     33.32% |         254      6.08%     39.40% |         254      6.08%     45.48% |         254      6.08%     51.56% |         254      6.08%     57.64% |         255      6.10%     63.74% |         253      6.06%     69.79% |         253      6.06%     75.85% |         252      6.03%     81.88% |         252      6.03%     87.91% |         253      6.06%     93.97% |         252      6.03%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total         4178                      
system.ruby.L2Cache_Controller.S.L1_GETS |           2     10.00%     10.00% |           6     30.00%     40.00% |           3     15.00%     55.00% |           1      5.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      5.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           0      0.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total           20                      
system.ruby.L2Cache_Controller.S.L2_Replacement |        3044      9.12%      9.12% |        2023      6.06%     15.17% |        2018      6.04%     21.22% |        2024      6.06%     27.28% |        2024      6.06%     33.34% |        2022      6.05%     39.39% |        2019      6.05%     45.44% |        2017      6.04%     51.48% |        2015      6.03%     57.51% |        2024      6.06%     63.57% |        2019      6.05%     69.62% |        2023      6.06%     75.68% |        2038      6.10%     81.78% |        2037      6.10%     87.88% |        2023      6.06%     93.94% |        2025      6.06%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total        33395                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |           0      0.00%      0.00% |          14     24.56%     24.56% |          14     24.56%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |          29     50.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total           57                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     39.71%     39.71% |           0      0.00%     39.71% |           0      0.00%     39.71% |          13     19.12%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |          15     22.06%     80.88% |          13     19.12%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total           68                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |           1      9.09%      9.09% |           2     18.18%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total           11                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |           2     11.11%     11.11% |           5     27.78%     38.89% |           3     16.67%     55.56% |           1      5.56%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           1      5.56%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      5.56%     72.22% |           2     11.11%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           2     11.11%     94.44% |           1      5.56%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total           18                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          38    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SLSS.Unblock |           0      0.00%      0.00% |          14     24.56%     24.56% |          14     24.56%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |          29     50.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total           57                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total            3                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     39.71%     39.71% |           0      0.00%     39.71% |           0      0.00%     39.71% |          13     19.12%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |          15     22.06%     80.88% |          13     19.12%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total           68                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.SS.Unblock |           2     10.00%     10.00% |           6     30.00%     40.00% |           3     15.00%     55.00% |           1      5.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      5.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           0      0.00%     85.00% |           3     15.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total           20                      
system.ruby.L2Cache_Controller.SW.Unblock |           1      9.09%      9.09% |           2     18.18%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total           11                      
system.ruby.L2Cache_Controller.Unblock   |      247203     45.11%     45.11% |       20091      3.67%     48.77% |       20119      3.67%     52.45% |       20070      3.66%     56.11% |       20072      3.66%     59.77% |       20063      3.66%     63.43% |       20100      3.67%     67.10% |       20091      3.67%     70.76% |       19992      3.65%     74.41% |       20096      3.67%     78.08% |       20018      3.65%     81.73% |       20036      3.66%     85.39% |       20002      3.65%     89.04% |       20007      3.65%     92.69% |       20028      3.65%     96.34% |       20037      3.66%    100.00%
system.ruby.L2Cache_Controller.Unblock::total       548025                      
system.ruby.L2Cache_Controller.Writeback_Ack |       19242      6.60%      6.60% |       18145      6.23%     12.83% |       18162      6.23%     19.06% |       18146      6.23%     25.29% |       18161      6.23%     31.52% |       18167      6.23%     37.75% |       18158      6.23%     43.99% |       18173      6.24%     50.22% |       18162      6.23%     56.45% |       18138      6.22%     62.68% |       18136      6.22%     68.90% |       18139      6.22%     75.13% |       18147      6.23%     81.35% |       18110      6.21%     87.57% |       18110      6.21%     93.78% |       18123      6.22%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total       291419                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   1496556494                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.000078                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  1496556485    100.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   1496556494                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   1496869395                      
system.ruby.LD.latency_hist_seqr::mean       1.028730                      
system.ruby.LD.latency_hist_seqr::gmean      1.000907                      
system.ruby.LD.latency_hist_seqr::stdev      4.467086                      
system.ruby.LD.latency_hist_seqr         |  1496821321    100.00%    100.00% |       38401      0.00%    100.00% |         982      0.00%    100.00% |         917      0.00%    100.00% |         491      0.00%    100.00% |         576      0.00%    100.00% |         534      0.00%    100.00% |        6167      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    1496869395                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       312901                      
system.ruby.LD.miss_latency_hist_seqr::mean   138.441149                      
system.ruby.LD.miss_latency_hist_seqr::gmean    76.468347                      
system.ruby.LD.miss_latency_hist_seqr::stdev   276.721915                      
system.ruby.LD.miss_latency_hist_seqr    |      264827     84.64%     84.64% |       38401     12.27%     96.91% |         982      0.31%     97.22% |         917      0.29%     97.52% |         491      0.16%     97.67% |         576      0.18%     97.86% |         534      0.17%     98.03% |        6167      1.97%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       312901                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          154                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         154    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          154                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          204                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    51.401961                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     3.151781                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   144.042944                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         182     89.22%     89.22% |           8      3.92%     93.14% |           3      1.47%     94.61% |           3      1.47%     96.08% |           3      1.47%     97.55% |           5      2.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          204                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           50                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   206.640000                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   108.170468                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   231.047372                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          28     56.00%     56.00% |           8     16.00%     72.00% |           3      6.00%     78.00% |           3      6.00%     84.00% |           3      6.00%     90.00% |           5     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           50                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          204                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          204                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          204                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          204                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         4553                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        4553    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         4553                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         4559                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.463040                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.007456                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    16.739739                      
system.ruby.RMW_Read.latency_hist_seqr   |        4553     99.87%     99.87% |           5      0.11%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         4559                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   352.833333                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   282.722450                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   327.259785                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           5     83.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     16478686                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.000246                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    16478685    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     16478686                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples     16790573                      
system.ruby.ST.latency_hist_seqr::mean       9.461986                      
system.ruby.ST.latency_hist_seqr::gmean      1.109275                      
system.ruby.ST.latency_hist_seqr::stdev     98.435487                      
system.ruby.ST.latency_hist_seqr         |    16624422     99.01%     99.01% |      116131      0.69%     99.70% |        2605      0.02%     99.72% |        2372      0.01%     99.73% |        1288      0.01%     99.74% |        1045      0.01%     99.75% |        1145      0.01%     99.75% |       41553      0.25%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      16790573                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       311887                      
system.ruby.ST.miss_latency_hist_seqr::mean   456.554730                      
system.ruby.ST.miss_latency_hist_seqr::gmean   265.897662                      
system.ruby.ST.miss_latency_hist_seqr::stdev   563.885335                      
system.ruby.ST.miss_latency_hist_seqr    |      145736     46.73%     46.73% |      116131     37.23%     83.96% |        2605      0.84%     84.80% |        2372      0.76%     85.56% |        1288      0.41%     85.97% |        1045      0.34%     86.31% |        1145      0.37%     86.67% |       41553     13.32%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       311887                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  7082.962252                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time  1067.616708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3875.587454                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  6736.940313                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000718                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time  1063.633597                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3548.587237                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  6371.283593                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time  1058.050727                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3309.102325                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  6647.600447                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time  1043.132423                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3620.419720                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  7073.451347                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time  1067.631865                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  3934.029684                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  6703.556551                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time  1058.314939                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3589.894866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  6631.855513                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time  1035.990696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3638.261276                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  6967.874115                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time  1041.537927                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3970.312283                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  6636.801331                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time  1045.186308                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3580.400040                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  6990.207740                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time  1039.039011                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  3911.428720                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  6720.710335                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time  1069.200109                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3654.017034                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  6319.216733                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time  1057.124197                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3320.013283                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  6301.601755                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time  1045.075985                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3337.597078                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  6588.715841                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time  1031.197589                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3683.497834                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  6758.462906                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time  1072.453334                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3620.958938                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  6437.017068                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000721                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time  1071.992252                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3313.610876                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1848687958                      
system.ruby.hit_latency_hist_seqr::mean      1.000000                      
system.ruby.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.hit_latency_hist_seqr::stdev     0.000074                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  1848687948    100.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1848687958                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses     94683480                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits     94624536                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        58944                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses     20976560                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits     20976346                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          214                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles         14645                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.640584                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   341.602534                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.001094                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   432.792362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5276.019050                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000535                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.003852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000653                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  5665.200749                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load      3864281                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          288                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load           21                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses     94723348                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits     94670959                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        52389                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses     20973658                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits     20973609                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          5790                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.641364                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   351.906464                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   431.686052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3999.257273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000457                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.943362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5336.182568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      7483802                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          762                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.941803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses     94599726                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits     94574836                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        24890                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses     20981828                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits     20981780                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles         9384                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.639783                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.844211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   333.918516                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  7289.338361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.844137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4907.488538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load      7347078                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          758                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load          253                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.843580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses     94425413                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits     94400524                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        24889                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses     20982125                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits     20982077                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles         9407                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.638819                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.830655                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   333.995766                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  7986.910833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.830574                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5233.446902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      7347230                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          758                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load          257                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.829996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses     94547946                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits     94523055                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses     20982298                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits     20982250                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles         9222                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.639499                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.820455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   334.054131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  9935.316836                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.820435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  5552.859744                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load      7347299                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          767                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.819789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses     94436173                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits     94411283                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        24890                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses     20981937                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits     20981889                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles         9383                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.638878                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.807924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   333.987279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  9649.323652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.807843                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5230.124261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      7347097                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          760                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load          257                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.807266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses     94567818                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits     94542927                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses     20982186                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits     20982138                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles         9139                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.639608                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.797421                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   333.946399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  9607.610253                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.797348                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  5229.295149                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      7347250                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          769                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load          254                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.796771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses     94389944                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits     94365053                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses     20981933                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits     20981882                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles         9145                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.638622                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.786000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   334.009365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  4992.478537                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.785905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  5550.959364                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      7347167                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          767                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load          246                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.785307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses     94721192                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits     94668789                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        52403                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses     20973576                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits     20973525                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          6315                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.640830                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   340.341508                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   431.027976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3356.885392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000460                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.933268                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5329.158775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load      7478908                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          754                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load          251                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.931209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses     94718142                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits     94665745                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        52397                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses     20973671                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits     20973620                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles          5675                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.640847                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   345.729966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000974                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   432.867971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3479.397784                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.927785                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  5765.878740                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      7479783                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          768                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load          254                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.919696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses     94715090                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits     94662690                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        52400                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     20973702                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     20973652                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles          5815                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.641067                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   346.547066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000964                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   432.521514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3334.811602                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.911647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5353.795347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      7481564                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store          769                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.909147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses     94712086                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits     94659691                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        52395                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses     20973681                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits     20973631                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles          6034                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.641244                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   348.416571                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   431.900064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  4977.974167                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.901946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  5066.864330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      7479840                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          770                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load          250                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.897478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses     94709461                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits     94657059                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        52402                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses     20973670                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits     20973619                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles          5863                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.640489                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   339.109243                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.001009                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   340.205366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4032.119691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.890753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  5050.567324                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load      7478171                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          760                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load          255                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.887793                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses     94705985                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits     94653592                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        52393                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses     20973717                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits     20973666                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles          5535                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.640574                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   342.609933                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000984                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   433.183037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4676.643752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.875349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5341.540540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      7484125                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          770                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load          253                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.874472                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses     94579921                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits     94555029                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        24892                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses     20982113                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits     20982065                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles          9062                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.639675                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.864524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   333.991908                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  7610.053512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.864450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5241.400804                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      7347209                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          775                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load          250                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.863880                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses     94429210                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits     94404323                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        24887                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses     20982166                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits     20982118                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles          9261                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.638841                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.854081                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   333.910752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  7322.191548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.854011                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4881.380748                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      7347230                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          763                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load          248                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.853294                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.018768                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9881.680735                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls       126545                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       192787                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       167214                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        25573                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles          9733                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.019852                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   925.124224                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001965                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4238.249677                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   333.007463                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000753                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9847.972584                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls         3393                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses        28895                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits         6367                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        22528                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   339.569555                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3913.342018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000706                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9458.701158                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls         2615                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses        28825                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits         6349                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        22476                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   338.507054                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3428.779448                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time   333.000096                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.001034                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000777                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10320.988113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls         1923                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses        28854                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits         6350                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        22504                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           36                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   338.879031                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3840.884295                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9740.509855                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         2332                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses        28842                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         6352                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        22490                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   339.453459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  3741.407819                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9513.193076                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls         2227                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses        28799                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits         6343                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        22456                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   339.098082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3513.658926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000753                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  9657.441525                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         2361                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses        28800                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits         6381                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        22419                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles            9                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001091                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   353.967076                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3592.171173                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 10055.897801                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         1825                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses        28820                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits         6348                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        22472                       # Number of cache demand misses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   339.798824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  3994.813561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.016178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000987                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  9930.055604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls         3390                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses        28931                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits         6374                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        22557                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles            41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001091                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   338.911166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3957.208822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.000394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10394.598121                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         2436                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses        28888                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits         6347                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        22541                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles            28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   337.893969                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4366.847035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  9801.492842                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls         2388                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses        28907                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         6363                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        22544                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001090                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   339.934996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3788.302421                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   332.940188                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9691.827154                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         2439                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses        28895                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits         6335                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        22560                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   339.925940                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3576.808206                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000721                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9754.949860                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         2312                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses        28890                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits         6329                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        22561                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles            27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   337.841146                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3631.683019                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time   333.001156                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.001604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000802                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10410.923607                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         2200                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses        28911                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits         6339                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        22572                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            76                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   338.391240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  4045.943804                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000719                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  9541.919904                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         2240                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses        28877                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits         6352                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        22525                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   338.910657                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3609.549382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000690                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9379.601021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         2829                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses        28877                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits         6361                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        22516                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   338.161777                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3383.772338                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples     1849313754                      
system.ruby.latency_hist_seqr::mean          1.100258                      
system.ruby.latency_hist_seqr::gmean         1.001679                      
system.ruby.latency_hist_seqr::stdev        10.247266                      
system.ruby.latency_hist_seqr            |  1849099371     99.99%     99.99% |      154544      0.01%    100.00% |        3597      0.00%    100.00% |        3291      0.00%    100.00% |        1780      0.00%    100.00% |        1623      0.00%    100.00% |        1717      0.00%    100.00% |       47813      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1849313754                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       625796                      
system.ruby.miss_latency_hist_seqr::mean   297.275730                      
system.ruby.miss_latency_hist_seqr::gmean   142.375430                      
system.ruby.miss_latency_hist_seqr::stdev   471.761961                      
system.ruby.miss_latency_hist_seqr       |      411413     65.74%     65.74% |      154544     24.70%     90.44% |        3597      0.57%     91.01% |        3291      0.53%     91.54% |        1780      0.28%     91.82% |        1623      0.26%     92.08% |        1717      0.27%     92.36% |       47813      7.64%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       625796                      
system.ruby.network.average_flit_latency    14.759210                      
system.ruby.network.average_flit_network_latency    11.534153                      
system.ruby.network.average_flit_queueing_latency     3.225057                      
system.ruby.network.average_flit_vnet_latency |   13.833197                       |   15.262316                       |    9.350970                      
system.ruby.network.average_flit_vqueue_latency |    1.186064                       |    1.000076                       |    4.834743                      
system.ruby.network.average_hops             2.415803                      
system.ruby.network.average_packet_latency    13.357134                      
system.ruby.network.average_packet_network_latency    11.105882                      
system.ruby.network.average_packet_queueing_latency     2.251252                      
system.ruby.network.average_packet_vnet_latency |   12.392976                       |   14.545890                       |    9.383419                      
system.ruby.network.average_packet_vqueue_latency |    1.356250                       |    1.000076                       |    3.108442                      
system.ruby.network.avg_link_utilization     0.296538                      
system.ruby.network.avg_vc_load          |    0.051676     17.43%     17.43% |    0.015657      5.28%     22.71% |    0.005208      1.76%     24.46% |    0.004641      1.57%     26.03% |    0.043677     14.73%     40.76% |    0.003587      1.21%     41.97% |    0.002862      0.97%     42.93% |    0.002907      0.98%     43.91% |    0.134917     45.50%     89.41% |    0.012281      4.14%     93.55% |    0.009674      3.26%     96.81% |    0.009451      3.19%    100.00%
system.ruby.network.avg_vc_load::total       0.296538                      
system.ruby.network.ext_in_link_utilization     12131831                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization     12131831                      
system.ruby.network.flit_network_latency |    43811244                       |    31731942                       |    64387209                      
system.ruby.network.flit_queueing_latency |     3756394                       |     2079261                       |    33290196                      
system.ruby.network.flits_injected       |     3167109     26.11%     26.11% |     2079104     17.14%     43.24% |     6885618     56.76%    100.00%
system.ruby.network.flits_injected::total     12131831                      
system.ruby.network.flits_received       |     3167109     26.11%     26.11% |     2079104     17.14%     43.24% |     6885618     56.76%    100.00%
system.ruby.network.flits_received::total     12131831                      
system.ruby.network.int_link_utilization     29308115                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |    20496309                       |    13286623                       |    28714031                      
system.ruby.network.packet_queueing_latency |     2243054                       |      913497                       |     9512088                      
system.ruby.network.packets_injected     |     1653865     29.39%     29.39% |      913428     16.23%     45.62% |     3060082     54.38%    100.00%
system.ruby.network.packets_injected::total      5627375                      
system.ruby.network.packets_received     |     1653865     29.39%     29.39% |      913428     16.23%     45.62% |     3060082     54.38%    100.00%
system.ruby.network.packets_received::total      5627375                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3491345                      
system.ruby.network.routers00.buffer_writes      3491345                      
system.ruby.network.routers00.crossbar_activity      3491345                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      3555947                      
system.ruby.network.routers00.sw_output_arbiter_activity      3491345                      
system.ruby.network.routers01.buffer_reads      3280096                      
system.ruby.network.routers01.buffer_writes      3280096                      
system.ruby.network.routers01.crossbar_activity      3280096                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity      3292858                      
system.ruby.network.routers01.sw_output_arbiter_activity      3280096                      
system.ruby.network.routers02.buffer_reads      2943627                      
system.ruby.network.routers02.buffer_writes      2943627                      
system.ruby.network.routers02.crossbar_activity      2943627                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity      2955788                      
system.ruby.network.routers02.sw_output_arbiter_activity      2943627                      
system.ruby.network.routers03.buffer_reads      1953547                      
system.ruby.network.routers03.buffer_writes      1953547                      
system.ruby.network.routers03.crossbar_activity      1953547                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity      1959243                      
system.ruby.network.routers03.sw_output_arbiter_activity      1953547                      
system.ruby.network.routers04.buffer_reads      2832557                      
system.ruby.network.routers04.buffer_writes      2832557                      
system.ruby.network.routers04.crossbar_activity      2832557                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      2861511                      
system.ruby.network.routers04.sw_output_arbiter_activity      2832557                      
system.ruby.network.routers05.buffer_reads      3381837                      
system.ruby.network.routers05.buffer_writes      3381837                      
system.ruby.network.routers05.crossbar_activity      3381837                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity      3405513                      
system.ruby.network.routers05.sw_output_arbiter_activity      3381837                      
system.ruby.network.routers06.buffer_reads      3391928                      
system.ruby.network.routers06.buffer_writes      3391928                      
system.ruby.network.routers06.crossbar_activity      3391928                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity      3412585                      
system.ruby.network.routers06.sw_output_arbiter_activity      3391928                      
system.ruby.network.routers07.buffer_reads      2495521                      
system.ruby.network.routers07.buffer_writes      2495521                      
system.ruby.network.routers07.crossbar_activity      2495521                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity      2507590                      
system.ruby.network.routers07.sw_output_arbiter_activity      2495521                      
system.ruby.network.routers08.buffer_reads      2227499                      
system.ruby.network.routers08.buffer_writes      2227499                      
system.ruby.network.routers08.crossbar_activity      2227499                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity      2231937                      
system.ruby.network.routers08.sw_output_arbiter_activity      2227499                      
system.ruby.network.routers09.buffer_reads      2841778                      
system.ruby.network.routers09.buffer_writes      2841778                      
system.ruby.network.routers09.crossbar_activity      2841778                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity      2848218                      
system.ruby.network.routers09.sw_output_arbiter_activity      2841778                      
system.ruby.network.routers10.buffer_reads      2855720                      
system.ruby.network.routers10.buffer_writes      2855720                      
system.ruby.network.routers10.crossbar_activity      2855720                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity      2862687                      
system.ruby.network.routers10.sw_output_arbiter_activity      2855720                      
system.ruby.network.routers11.buffer_reads      2206430                      
system.ruby.network.routers11.buffer_writes      2206430                      
system.ruby.network.routers11.crossbar_activity      2206430                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity      2211810                      
system.ruby.network.routers11.sw_output_arbiter_activity      2206430                      
system.ruby.network.routers12.buffer_reads      1572884                      
system.ruby.network.routers12.buffer_writes      1572884                      
system.ruby.network.routers12.crossbar_activity      1572884                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity      1574368                      
system.ruby.network.routers12.sw_output_arbiter_activity      1572884                      
system.ruby.network.routers13.buffer_reads      2198269                      
system.ruby.network.routers13.buffer_writes      2198269                      
system.ruby.network.routers13.crossbar_activity      2198269                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity      2201333                      
system.ruby.network.routers13.sw_output_arbiter_activity      2198269                      
system.ruby.network.routers14.buffer_reads      2201867                      
system.ruby.network.routers14.buffer_writes      2201867                      
system.ruby.network.routers14.crossbar_activity      2201867                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity      2204510                      
system.ruby.network.routers14.sw_output_arbiter_activity      2201867                      
system.ruby.network.routers15.buffer_reads      1565041                      
system.ruby.network.routers15.buffer_writes      1565041                      
system.ruby.network.routers15.crossbar_activity      1565041                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity      1566424                      
system.ruby.network.routers15.sw_output_arbiter_activity      1565041                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1849313762                      
system.ruby.outstanding_req_hist_seqr::mean     1.292782                      
system.ruby.outstanding_req_hist_seqr::gmean     1.216064                      
system.ruby.outstanding_req_hist_seqr::stdev     0.508791                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1354346617     73.24%     73.24% |   449914092     24.33%     97.56% |    43629376      2.36%     99.92% |     1422926      0.08%    100.00% |         425      0.00%    100.00% |         215      0.00%    100.00% |         102      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1849313762                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 170107367688                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               170122336704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170880                       # Simulator instruction rate (inst/s)
host_mem_usage                                1924772                       # Number of bytes of host memory used
host_op_rate                                   290838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52541.18                       # Real time elapsed on the host
host_tick_rate                                1145272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8978226712                       # Number of instructions simulated
sim_ops                                   15280994228                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060174                       # Number of seconds simulated
sim_ticks                                 60173929170                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups           61426803                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect               98                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect            1307                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted        70340344                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits         55877978                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups      61426803                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses        5548825                       # Number of indirect misses.
system.cpu00.branchPred.lookups              70340344                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                   489                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted          624                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads               440286370                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              366725585                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts            1394                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                 70335550                       # Number of branches committed
system.cpu00.commit.bw_lim_events            67331054                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           548                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts         35023                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          536376470                       # Number of instructions committed
system.cpu00.commit.committedOps            907521347                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples    178457058                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     5.085377                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.031830                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     11423667      6.40%      6.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     22399921     12.55%     18.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     28719773     16.09%     35.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      4673528      2.62%     37.67% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4159739      2.33%     40.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      5496163      3.08%     43.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6      8879398      4.98%     48.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7     25373815     14.22%     62.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     67331054     37.73%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total    178457058                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                276826094                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls                271                       # Number of function calls committed.
system.cpu00.commit.int_insts               703795893                       # Number of committed integer instructions.
system.cpu00.commit.loads                    93629297                       # Number of loads committed
system.cpu00.commit.membars                       330                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass      8388897      0.92%      0.92% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu      571665107     62.99%     63.92% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       7340059      0.81%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv             14      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd           33      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     64.73% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu      60817434      6.70%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt            22      0.00%     71.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc     30408947      3.35%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     80.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt     31457283      3.47%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult     51380225      5.66%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      42248814      4.66%     94.22% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      1052404      0.12%     94.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead     51380483      5.66%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         1401      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       907521347                       # Class of committed instruction
system.cpu00.commit.refs                     94683102                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 536376470                       # Number of Instructions Simulated
system.cpu00.committedOps                   907521347                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.332822                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.332822                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles             1378393                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts            907571278                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               20944462                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               155939756                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles                 1425                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles              198232                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                  93632193                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                          92                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                   1054253                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         317                       # TLB misses on write requests
system.cpu00.fetch.Branches                  70340344                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                20977894                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                   157458933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 366                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         3490                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                    536408915                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles               2841                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles          541                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                  2850                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.394025                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles         20995024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches         55878467                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      3.004795                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples        178462268                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            5.085551                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.437225                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               22124297     12.40%     12.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1               40319496     22.59%     34.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                1066897      0.60%     35.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  27395      0.02%     35.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               10802833      6.05%     41.66% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  23661      0.01%     41.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4738455      2.66%     44.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                1590746      0.89%     45.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8               97768488     54.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total          178462268                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads               523245241                       # number of floating regfile reads
system.cpu00.fp_regfile_writes              274728989                       # number of floating regfile writes
system.cpu00.idleCycles                         55386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts               1648                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches               70336333                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   5.109901                       # Inst execution rate
system.cpu00.iew.exec_refs                   99355085                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                  1054250                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles                452402                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts            93634399                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              273                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts              25                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts            1055194                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts         907556413                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts            98300835                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2491                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts           912207560                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                13252                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents               19708                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles                 1425                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles               39340                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked      3864722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads            597                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads         5105                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores         1389                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect          978                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect          670                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              1227692734                       # num instructions consuming a value
system.cpu00.iew.wb_count                   907537243                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.628232                       # average fanout of values written-back
system.cpu00.iew.wb_producers               771275256                       # num instructions producing a value
system.cpu00.iew.wb_rate                     5.083739                       # insts written-back per cycle
system.cpu00.iew.wb_sent                    907537836                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads              963560612                       # number of integer regfile reads
system.cpu00.int_regfile_writes             559018686                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             3.004613                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       3.004613                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass         8389807      0.92%      0.92% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu           571678843     62.67%     63.59% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            7340072      0.80%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                  16      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                51      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     64.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu           60818798      6.67%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                 22      0.00%     71.06% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc          30408960      3.33%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     74.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd      51380238      5.63%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.03% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt      31457327      3.45%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult     51380240      5.63%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     89.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           46596614      5.11%     94.22% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           1052974      0.12%     94.33% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      51704642      5.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         1444      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            912210048                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses             277413186                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         554565000                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses    276827616                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes        276835764                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                   7230934                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007927                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               6770336     93.63%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     93.63% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                66143      0.91%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     94.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult          45317      0.63%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     95.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               198971      2.75%     97.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 215      0.00%     97.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead          149828      2.07%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite            124      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses            633637989                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads       1455548599                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses    630709627                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes       630755758                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded                907555737                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued               912210048                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded               676                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined         35076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued             298                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined        56152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples    178462268                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       5.111501                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.901687                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4467566      2.50%      2.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           5344225      2.99%      5.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           3382994      1.90%      7.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          17822312      9.99%     17.38% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4          33574058     18.81%     36.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          36925935     20.69%     56.88% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          30935257     17.33%     74.22% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          25983918     14.56%     88.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          20026003     11.22%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total     178462268                       # Number of insts issued each cycle
system.cpu00.iq.rate                         5.109915                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                  20977985                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         108                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads            1656                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores           1476                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads           93634399                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           1055194                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads             240030168                       # number of misc regfile reads
system.cpu00.numCycles                      178517654                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean      727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value    727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value    727550721                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON  169394785983                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED    727550721                       # Cumulative time (in ticks) in various power states
system.cpu00.quiesceCycles                    2184836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.rename.BlockCycles                956872                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          1200455586                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents               225046                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles               21026581                       # Number of cycles rename is idle
system.cpu00.rename.ROBFullEvents               96014                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          2153192523                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts            907566390                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        1200509108                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               156047275                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                25154                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles                 1425                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles              410642                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps                  53552                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups       523252448                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups      954265774                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        19473                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                  837221                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 1018682348                       # The number of ROB reads
system.cpu00.rob.rob_writes                1815117975                       # The number of ROB writes
system.cpu00.timesIdled                           291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  52                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups           61745447                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             759                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted        70474714                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits         55946770                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups      61745447                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses        5798677                       # Number of indirect misses.
system.cpu01.branchPred.lookups              70474714                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                    81                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          187                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads               440966567                       # number of cc regfile reads
system.cpu01.cc_regfile_writes              367135771                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             856                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                 70472141                       # Number of branches committed
system.cpu01.commit.bw_lim_events            69412721                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         26677                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts          536848462                       # Number of instructions committed
system.cpu01.commit.committedOps            908327651                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples    178357625                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     5.092732                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.054191                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     10694079      6.00%      6.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     23420155     13.13%     19.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2     30769460     17.25%     36.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      3124008      1.75%     38.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4      3131755      1.76%     39.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5      5058166      2.84%     42.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6      8354033      4.68%     47.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7     24393248     13.68%     61.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8     69412721     38.92%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total    178357625                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts               704532874                       # Number of committed integer instructions.
system.cpu01.commit.loads                    93695396                       # Number of loads committed
system.cpu01.commit.membars                         8                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu      572410342     63.02%     63.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult       7340034      0.81%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu      60817408      6.70%     71.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     71.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     71.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead      42315163      4.66%     94.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total       908327651                       # Class of committed instruction
system.cpu01.commit.refs                     94744559                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                 536848462                       # Number of Instructions Simulated
system.cpu01.committedOps                   908327651                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.332254                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.332254                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles             2169255                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts            908364711                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles               20413218                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles               154576651                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  873                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles             1201484                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                  93697497                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          23                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                   1049218                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu01.fetch.Branches                  70474714                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                20973668                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                   157381657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          510                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                    536873211                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               1859                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          897                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1746                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.395104                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles         20975685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches         55946851                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      3.009884                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples        178361481                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            5.092863                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.434022                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               21888322     12.27%     12.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1               40338539     22.62%     34.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                1060180      0.59%     35.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  25844      0.01%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4               10867039      6.09%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   8784      0.00%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                4737901      2.66%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                1584295      0.89%     45.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8               97850577     54.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total          178361481                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads               523242765                       # number of floating regfile reads
system.cpu01.fp_regfile_writes              274728608                       # number of floating regfile writes
system.cpu01.idleCycles                          8611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                982                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches               70472416                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   5.146578                       # Inst execution rate
system.cpu01.iew.exec_refs                  104402142                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                  1049218                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles                440658                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts            93699076                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts               6                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts            1049530                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts         908354437                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts           103352924                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             871                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts           917995597                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                 6875                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  873                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               13317                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      7484772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         3677                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          367                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          457                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers              1239323846                       # num instructions consuming a value
system.cpu01.iew.wb_count                   908338843                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.624505                       # average fanout of values written-back
system.cpu01.iew.wb_producers               773964424                       # num instructions producing a value
system.cpu01.iew.wb_rate                     5.092439                       # insts written-back per cycle
system.cpu01.iew.wb_sent                    908338986                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads              974314564                       # number of integer regfile reads
system.cpu01.int_regfile_writes             559619858                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             3.009745                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.009745                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass         8389624      0.91%      0.91% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu           572418660     62.36%     63.27% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult            7340040      0.80%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 6      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu           60819023      6.63%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc          30408707      3.31%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead           51727079      5.63%     94.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           1049267      0.11%     94.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead      51626258      5.62%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total            917996475                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses             277316816                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads         554388614                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses    276825749                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes        276836748                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                   6158847                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.006709                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu               5758821     93.50%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     93.50% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                66038      1.07%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     94.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult          45213      0.73%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     95.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               155005      2.52%     97.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   3      0.00%     97.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          133767      2.17%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses            638448882                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads       1466125212                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses    631513094                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes       631544457                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                908354388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued               917996475                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         26753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             555                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        47837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples    178361481                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       5.146831                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.964391                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           3245098      1.82%      1.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           6883902      3.86%      5.68% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           5951619      3.34%      9.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3          16783933      9.41%     18.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4          32520022     18.23%     36.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5          32871300     18.43%     55.09% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6          29395622     16.48%     71.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7          27632664     15.49%     87.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8          23077321     12.94%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total     178361481                       # Number of insts issued each cycle
system.cpu01.iq.rate                         5.146583                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                  20973848                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         189                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads             755                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             21                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads           93699076                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           1049530                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads             245348296                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                      178370092                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    766338228                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  169355998476                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    766338228                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                  332507796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles                811751                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps          1201470416                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents              1217851                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles               21008886                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents               81257                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups          2154969345                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts            908363144                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands        1201515423                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles               155173825                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  873                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             1365693                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  44946                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups       523255790                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups      955036597                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          453                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 2876102                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                 1017299219                       # The number of ROB reads
system.cpu01.rob.rob_writes                1816712564                       # The number of ROB writes
system.cpu01.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups           61523023                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             714                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted        70470307                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits         55944704                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups      61523023                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses        5578319                       # Number of indirect misses.
system.cpu02.branchPred.lookups              70470307                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                    54                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads               440945211                       # number of cc regfile reads
system.cpu02.cc_regfile_writes              367122703                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             772                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                 70467907                       # Number of branches committed
system.cpu02.commit.bw_lim_events            69412826                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts         25489                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts          536833643                       # Number of instructions committed
system.cpu02.commit.committedOps            908302247                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples    178268706                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     5.095130                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.052931                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     10609580      5.95%      5.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     23420033     13.14%     19.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2     30769455     17.26%     36.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      3123964      1.75%     38.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4      3131704      1.76%     39.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5      5056019      2.84%     42.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6      8353982      4.69%     47.38% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7     24391143     13.68%     61.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8     69412826     38.94%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total    178268706                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts               704509587                       # Number of committed integer instructions.
system.cpu02.commit.loads                    93693279                       # Number of loads committed
system.cpu02.commit.membars                         8                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu      572387055     63.02%     63.94% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult       7340034      0.81%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead      42313046      4.66%     94.23% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total       908302247                       # Class of committed instruction
system.cpu02.commit.refs                     94742442                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                 536833643                       # Number of Instructions Simulated
system.cpu02.committedOps                   908302247                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.332097                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.332097                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles             2084997                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts            908337394                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles               20412954                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles               154572083                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                  791                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles             1201517                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                  93695352                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                   1049224                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu02.fetch.Branches                  70470307                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                20973584                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                   157291401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          734                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                    536857374                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               1942                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          559                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  1582                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.395277                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles         20976915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches         55944758                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      3.011299                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples        178272342                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            5.095256                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.433113                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               21803662     12.23%     12.23% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1               40343127     22.63%     34.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                1055628      0.59%     35.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  25811      0.01%     35.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4               10864942      6.09%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   8773      0.00%     41.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                4737900      2.66%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                1579702      0.89%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8               97852797     54.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total          178272342                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads               523242703                       # number of floating regfile reads
system.cpu02.fp_regfile_writes              274728589                       # number of floating regfile writes
system.cpu02.idleCycles                          8649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                863                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches               70468135                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   5.148902                       # Inst execution rate
system.cpu02.iew.exec_refs                  104381818                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                  1049224                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles                357508                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts            93696854                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts            1049482                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts         908327845                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts           103332594                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             767                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts           917951350                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                 2308                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                  791                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               13308                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked      7479859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads            266                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         3572                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          333                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect          530                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers              1239285412                       # num instructions consuming a value
system.cpu02.iew.wb_count                   908312839                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.624501                       # average fanout of values written-back
system.cpu02.iew.wb_producers               773935548                       # num instructions producing a value
system.cpu02.iew.wb_rate                     5.094838                       # insts written-back per cycle
system.cpu02.iew.wb_sent                    908312930                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads              974252312                       # number of integer regfile reads
system.cpu02.int_regfile_writes             559600286                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             3.011166                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.011166                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass         8389567      0.91%      0.91% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu           572394768     62.36%     63.27% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult            7340040      0.80%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 5      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu           60819010      6.63%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc          30408708      3.31%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt      31457324      3.43%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult     51380225      5.60%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead           51722230      5.63%     94.26% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           1049267      0.11%     94.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead      51610739      5.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total            917952124                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses             277292829                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads         554349074                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses    276825720                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes        276836522                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                   6134944                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006683                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu               5758753     93.87%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     93.87% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                66090      1.08%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     94.95% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult          45255      0.74%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     95.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               139603      2.28%     97.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   4      0.00%     97.96% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          125239      2.04%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses            638404672                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads       1465963012                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses    631487119                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes       631516905                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                908327796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued               917952124                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         25565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             559                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        46293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples    178272342                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       5.149156                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.961767                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           3167209      1.78%      1.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           6873145      3.86%      5.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           5949714      3.34%      8.97% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3          16803935      9.43%     18.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4          32513416     18.24%     36.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5          32868100     18.44%     55.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6          29379472     16.48%     71.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7          27642058     15.51%     87.06% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8          23075293     12.94%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total     178272342                       # Number of insts issued each cycle
system.cpu02.iq.rate                         5.148906                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                  20973694                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         119                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads             751                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             13                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads           93696854                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           1049482                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads             245319349                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                      178280991                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    794042829                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  169328293875                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    794042829                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                  332596897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles                716076                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps          1201438661                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents              1231489                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles               21008621                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents               81334                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups          2154908746                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts            908336090                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands        1201481627                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles               155169292                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                  791                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             1374882                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  42905                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups       523255601                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups      955009053                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         2680                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 2899424                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                 1017183603                       # The number of ROB reads
system.cpu02.rob.rob_writes                1816659156                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups           61739913                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             763                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted        70464310                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits         55941539                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups      61739913                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses        5798374                       # Number of indirect misses.
system.cpu03.branchPred.lookups              70464310                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads               440914348                       # number of cc regfile reads
system.cpu03.cc_regfile_writes              367104450                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             779                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                 70461699                       # Number of branches committed
system.cpu03.commit.bw_lim_events            69412778                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts         26779                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts          536811915                       # Number of instructions committed
system.cpu03.commit.committedOps            908264999                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples    178461978                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     5.089403                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.056011                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     10808951      6.06%      6.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1     23420109     13.12%     19.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2     30769452     17.24%     36.42% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      3123992      1.75%     38.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4      3131737      1.75%     39.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      5052930      2.83%     42.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6      8354015      4.68%     47.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7     24388014     13.67%     61.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8     69412778     38.89%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total    178461978                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts               704475443                       # Number of committed integer instructions.
system.cpu03.commit.loads                    93690175                       # Number of loads committed
system.cpu03.commit.membars                         8                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu      572352911     63.02%     63.94% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult       7340034      0.81%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead      42309942      4.66%     94.23% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total       908264999                       # Class of committed instruction
system.cpu03.commit.refs                     94739338                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                 536811915                       # Number of Instructions Simulated
system.cpu03.committedOps                   908264999                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.332469                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.332469                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles             2285037                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts            908302124                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles               20412353                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles               154566076                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                  797                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles             1201520                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                  93692296                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                   1049234                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu03.fetch.Branches                  70464310                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                20973680                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                   157487131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          443                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                    536836783                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               1763                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          439                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  1594                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.394818                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles         20975210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches         55941623                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      3.007942                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples        178465783                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            5.089537                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.435402                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               22003022     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1               40338487     22.60%     34.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                1060223      0.59%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  25849      0.01%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4               10861836      6.09%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   8788      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                4737903      2.65%     44.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                1584329      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8               97845346     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total          178465783                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads               523242747                       # number of floating regfile reads
system.cpu03.fp_regfile_writes              274728599                       # number of floating regfile writes
system.cpu03.idleCycles                          7317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                914                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches               70461989                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   5.143161                       # Inst execution rate
system.cpu03.iew.exec_refs                  104379897                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                  1049234                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles                512845                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts            93693889                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts               4                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts            1049574                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts         908291887                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts           103330663                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             900                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts           917915934                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                 6923                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                  797                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               13316                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      7480769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads         3711                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect          528                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers              1239261948                       # num instructions consuming a value
system.cpu03.iew.wb_count                   908276305                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.624499                       # average fanout of values written-back
system.cpu03.iew.wb_producers               773917827                       # num instructions producing a value
system.cpu03.iew.wb_rate                     5.089150                       # insts written-back per cycle
system.cpu03.iew.wb_sent                    908276370                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads              974217982                       # number of integer regfile reads
system.cpu03.int_regfile_writes             559572957                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             3.007803                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.007803                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass         8389553      0.91%      0.91% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu           572361339     62.35%     63.27% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult            7340040      0.80%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 6      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu           60819014      6.63%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc          30408707      3.31%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead           51710179      5.63%     94.26% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           1049292      0.11%     94.38% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead      51620900      5.62%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total            917916841                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses             277313863                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads         554380294                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses    276825740                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes        276836648                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                   6162926                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.006714                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu               5758813     93.44%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     93.44% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                66064      1.07%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     94.51% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult          45234      0.73%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     95.25% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               156670      2.54%     97.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  11      0.00%     97.79% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          136134      2.21%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses            638376351                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads       1466082641                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses    631450565                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes       631482110                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                908291838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued               917916841                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined         26855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued             551                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined        48012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples    178465783                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       5.143377                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.968152                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           3360562      1.88%      1.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           6883501      3.86%      5.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           5950843      3.33%      9.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3          16789564      9.41%     18.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4          32519784     18.22%     36.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5          32866403     18.42%     55.12% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6          29390867     16.47%     71.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7          27627463     15.48%     87.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8          23076796     12.93%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total     178465783                       # Number of insts issued each cycle
system.cpu03.iq.rate                         5.143166                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                  20973779                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         108                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads           93693889                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           1049574                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads             245305196                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                      178473100                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    727995942                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  169394340762                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    727995942                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                  332404788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles                927159                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps          1201392101                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents              1217681                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles               21008036                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents               81306                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups          2154828676                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts            908300536                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands        1201437101                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles               155163269                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                  797                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             1365638                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                  44939                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups       523255700                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups      954974255                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles          884                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 2876359                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                 1017340965                       # The number of ROB reads
system.cpu03.rob.rob_writes                1816587412                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups           61736514                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             774                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted        70458244                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits         55938478                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups      61736514                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses        5798036                       # Number of indirect misses.
system.cpu04.branchPred.lookups              70458244                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                    91                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          200                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads               440883762                       # number of cc regfile reads
system.cpu04.cc_regfile_writes              367086145                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             868                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                 70455578                       # Number of branches committed
system.cpu04.commit.bw_lim_events            69412786                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts         27167                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts          536790492                       # Number of instructions committed
system.cpu04.commit.committedOps            908228274                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples    178456518                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     5.089353                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.056064                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     10809631      6.06%      6.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1     23420083     13.12%     19.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2     30769459     17.24%     36.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      3123989      1.75%     38.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4      3131742      1.75%     39.93% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5      5049873      2.83%     42.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6      8354000      4.68%     47.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7     24384955     13.66%     61.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8     69412786     38.90%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total    178456518                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts               704441778                       # Number of committed integer instructions.
system.cpu04.commit.loads                    93687114                       # Number of loads committed
system.cpu04.commit.membars                         8                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu      572319247     63.01%     63.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult       7340034      0.81%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead      42306881      4.66%     94.23% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total       908228274                       # Class of committed instruction
system.cpu04.commit.refs                     94736277                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                 536790492                       # Number of Instructions Simulated
system.cpu04.committedOps                   908228274                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.332472                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.332472                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles             2285016                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts            908266011                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles               20412946                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles               154560065                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                  886                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles             1201535                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                  93689252                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                   1049246                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu04.fetch.Branches                  70458244                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                20973708                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                   157481048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          492                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                    536815691                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               1705                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          886                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  1772                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.394795                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles         20975431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches         55938569                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      3.007912                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples        178460448                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            5.089487                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.435454                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               22003718     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1               40339402     22.60%     34.93% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                1059303      0.59%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  25859      0.01%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4               10858771      6.08%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   8800      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                4737905      2.65%     44.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                1583420      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8               97843270     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total          178460448                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads               523242757                       # number of floating regfile reads
system.cpu04.fp_regfile_writes              274728603                       # number of floating regfile writes
system.cpu04.idleCycles                          7436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts               1000                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches               70455871                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   5.143173                       # Inst execution rate
system.cpu04.iew.exec_refs                  104388609                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                  1049246                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles                503981                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts            93690863                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts            1049590                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts         908255547                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts           103339363                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             902                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts           917891190                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                 5994                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                  886                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               13312                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      7482543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads            268                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         3746                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          475                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers              1239220663                       # num instructions consuming a value
system.cpu04.iew.wb_count                   908239726                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.624496                       # average fanout of values written-back
system.cpu04.iew.wb_producers               773887972                       # num instructions producing a value
system.cpu04.iew.wb_rate                     5.089093                       # insts written-back per cycle
system.cpu04.iew.wb_sent                    908239873                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads              974204934                       # number of integer regfile reads
system.cpu04.int_regfile_writes             559545546                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             3.007771                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.007771                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass         8389626      0.91%      0.91% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu           572327807     62.35%     63.27% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult            7340040      0.80%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 8      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu           60819017      6.63%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead           51718162      5.63%     94.26% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           1049296      0.11%     94.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead      51621621      5.62%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total            917892097                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses             277308204                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads         554375363                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses    276825746                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes        276836734                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                   6152815                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.006703                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu               5758831     93.60%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     93.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                66072      1.07%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     94.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult          45239      0.74%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     95.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               152933      2.49%     97.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   6      0.00%     97.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          129734      2.11%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses            638347082                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads       1466022661                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses    631413980                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes       631446072                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                908255498                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued               917892097                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined         27243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             572                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        48564                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples    178460448                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       5.143392                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.968189                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           3362131      1.88%      1.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           6880406      3.86%      5.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           5950924      3.33%      9.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3          16792117      9.41%     18.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4          32517987     18.22%     36.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5          32862850     18.41%     55.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6          29388745     16.47%     71.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7          27627480     15.48%     87.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8          23077808     12.93%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total     178460448                       # Number of insts issued each cycle
system.cpu04.iq.rate                         5.143178                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                  20973889                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         190                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads             763                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads           93690863                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           1049590                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads             245301690                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                      178467884                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    727824447                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  169394512257                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    727824447                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                  332410004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles                925727                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps          1201346192                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents              1220464                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles               21008637                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents               81308                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups          2154747101                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts            908264331                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands        1201391777                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles               155157262                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                  886                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             1367489                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  45525                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups       523255780                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups      954938156                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles          447                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 2879476                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                 1017299160                       # The number of ROB reads
system.cpu04.rob.rob_writes                1816514867                       # The number of ROB writes
system.cpu04.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups           61733303                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             763                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted        70452217                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits         55935496                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups      61733303                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses        5797807                       # Number of indirect misses.
system.cpu05.branchPred.lookups              70452217                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          191                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads               440853831                       # number of cc regfile reads
system.cpu05.cc_regfile_writes              367068147                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             843                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                 70449598                       # Number of branches committed
system.cpu05.commit.bw_lim_events            69412764                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts         26839                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts          536769562                       # Number of instructions committed
system.cpu05.commit.committedOps            908192394                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples    178449731                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     5.089346                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.056092                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     10808777      6.06%      6.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1     23420129     13.12%     19.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2     30769447     17.24%     36.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      3123998      1.75%     38.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4      3131749      1.75%     39.93% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      5046888      2.83%     42.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6      8354024      4.68%     47.44% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7     24381955     13.66%     61.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8     69412764     38.90%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total    178449731                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts               704408888                       # Number of committed integer instructions.
system.cpu05.commit.loads                    93684124                       # Number of loads committed
system.cpu05.commit.membars                         8                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu      572286357     63.01%     63.94% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult       7340034      0.81%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead      42303891      4.66%     94.23% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total       908192394                       # Class of committed instruction
system.cpu05.commit.refs                     94733287                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                 536769562                       # Number of Instructions Simulated
system.cpu05.committedOps                   908192394                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.332472                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.332472                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles             2284484                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts            908229697                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles               20412668                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles               154554074                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                  861                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles             1201509                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                  93686242                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                   1049230                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu05.fetch.Branches                  70452217                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                20973688                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                   157474539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          525                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                    536794430                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               1732                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          793                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  1722                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.394776                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles         20975146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches         55935580                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      3.007907                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples        178453596                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            5.089478                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.435497                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               22002933     12.33%     12.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1               40341266     22.61%     34.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                1057453      0.59%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  25848      0.01%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4               10855779      6.08%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   8779      0.00%     41.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                4737904      2.65%     44.29% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                1581572      0.89%     45.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8               97842062     54.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total          178453596                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads               523242745                       # number of floating regfile reads
system.cpu05.fp_regfile_writes              274728598                       # number of floating regfile writes
system.cpu05.idleCycles                          7501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                969                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches               70449879                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   5.143088                       # Inst execution rate
system.cpu05.iew.exec_refs                  104371524                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                  1049230                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles                510919                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts            93687836                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts            1049561                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts         908219339                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts           103322294                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             902                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts           917841054                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                 4146                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                  861                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               13312                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      7480824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         3709                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          444                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers              1239173592                       # num instructions consuming a value
system.cpu05.iew.wb_count                   908203676                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.624494                       # average fanout of values written-back
system.cpu05.iew.wb_producers               773856172                       # num instructions producing a value
system.cpu05.iew.wb_rate                     5.089085                       # insts written-back per cycle
system.cpu05.iew.wb_sent                    908203804                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads              974140693                       # number of integer regfile reads
system.cpu05.int_regfile_writes             559518496                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             3.007768                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.007768                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass         8389610      0.91%      0.91% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu           572294780     62.35%     63.27% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult            7340039      0.80%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 7      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu           60819015      6.63%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc          30408707      3.31%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead           51709352      5.63%     94.26% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           1049280      0.11%     94.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead      51613360      5.62%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total            917841961                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses             277299066                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads         554357959                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses    276825739                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes        276836706                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                   6142156                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.006692                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu               5758830     93.76%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     93.76% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                66056      1.08%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     94.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult          45228      0.74%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     95.57% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               143147      2.33%     97.90% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   6      0.00%     97.90% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          128889      2.10%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses            638295441                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads       1465922274                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses    631377937                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes       631409564                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                908219284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued               917841961                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined         26915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             564                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        48080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples    178453596                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       5.143309                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.968208                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           3363880      1.89%      1.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           6877834      3.85%      5.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           5949812      3.33%      9.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3          16798318      9.41%     18.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4          32513633     18.22%     36.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5          32864457     18.42%     55.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6          29380266     16.46%     71.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7          27632032     15.48%     87.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8          23073364     12.93%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total     178453596                       # Number of insts issued each cycle
system.cpu05.iq.rate                         5.143093                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                  20973852                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         173                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads             763                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores             19                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads           93687836                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           1049561                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads             245272612                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                      178461097                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    727974963                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  169394361741                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    727974963                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                  332416791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles                921111                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps          1201301342                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents              1225993                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles               21008350                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents               81282                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups          2154665506                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts            908228087                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands        1201346505                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles               155151264                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                  861                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             1371146                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  45103                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups       523255750                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups      954901664                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          864                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 2890092                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                 1017256187                       # The number of ROB reads
system.cpu05.rob.rob_writes                1816442385                       # The number of ROB writes
system.cpu05.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups           61730540                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             757                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted        70446950                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits         55932870                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups      61730540                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses        5797670                       # Number of indirect misses.
system.cpu06.branchPred.lookups              70446950                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          184                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads               440827521                       # number of cc regfile reads
system.cpu06.cc_regfile_writes              367052360                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             808                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                 70444344                       # Number of branches committed
system.cpu06.commit.bw_lim_events            69412750                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts         26701                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts          536751173                       # Number of instructions committed
system.cpu06.commit.committedOps            908160870                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples    178244930                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     5.095017                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.053088                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     10609272      5.95%      5.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     23420088     13.14%     19.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2     30769471     17.26%     36.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      3123976      1.75%     38.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4      3131723      1.76%     39.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5      5044259      2.83%     42.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6      8354012      4.69%     47.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7     24379379     13.68%     61.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8     69412750     38.94%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total    178244930                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts               704379991                       # Number of committed integer instructions.
system.cpu06.commit.loads                    93681497                       # Number of loads committed
system.cpu06.commit.membars                         8                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu      572257460     63.01%     63.94% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead      42301264      4.66%     94.23% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total       908160870                       # Class of committed instruction
system.cpu06.commit.refs                     94730660                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                 536751173                       # Number of Instructions Simulated
system.cpu06.committedOps                   908160870                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.332104                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.332104                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles             2084824                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts            908197858                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles               20412842                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles               154548711                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                  826                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles             1201537                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                  93683620                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                   1049235                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu06.fetch.Branches                  70446950                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                20973678                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                   157267834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          607                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                    536775961                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               1944                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          585                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  1652                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.395198                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles         20976944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches         55932954                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      3.011241                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples        178248740                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            5.095150                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.433197                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               21803341     12.23%     12.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1               40338483     22.63%     34.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                1060230      0.59%     35.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  25850      0.01%     35.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4               10853155      6.09%     41.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   8793      0.00%     41.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                4737901      2.66%     44.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                1584344      0.89%     45.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8               97836643     54.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total          178248740                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads               523242749                       # number of floating regfile reads
system.cpu06.fp_regfile_writes              274728601                       # number of floating regfile writes
system.cpu06.idleCycles                          8666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                931                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches               70444615                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   5.148797                       # Inst execution rate
system.cpu06.iew.exec_refs                  104370745                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                  1049235                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles                352353                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts            93685205                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts            1049551                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts         908187677                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts           103321510                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             876                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts           917811268                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                 6920                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                  826                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               13313                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked      7479135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads         3705                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          388                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          406                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect          525                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers              1239157983                       # num instructions consuming a value
system.cpu06.iew.wb_count                   908172079                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.624488                       # average fanout of values written-back
system.cpu06.iew.wb_producers               773839797                       # num instructions producing a value
system.cpu06.iew.wb_rate                     5.094723                       # insts written-back per cycle
system.cpu06.iew.wb_sent                    908172176                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads              974112818                       # number of integer regfile reads
system.cpu06.int_regfile_writes             559494792                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             3.011102                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.011102                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass         8389576      0.91%      0.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu           572265794     62.35%     63.27% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult            7340039      0.80%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 5      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu           60819015      6.63%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt      31457346      3.43%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead           51701236      5.63%     94.26% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           1049281      0.11%     94.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead      51620687      5.62%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total            917812149                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses             277311965                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads         554378181                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses    276825741                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes        276836686                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                   6159538                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006711                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu               5758780     93.49%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     93.49% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                66068      1.07%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     94.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult          45236      0.73%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     95.30% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               155004      2.52%     97.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   5      0.00%     97.82% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          134445      2.18%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses            638270146                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads       1465654955                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses    631346338                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes       631377784                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                908187625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued               917812149                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined         26777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             565                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined        48036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples    178248740                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       5.149053                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.961769                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           3161675      1.77%      1.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           6882310      3.86%      5.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           5951516      3.34%      8.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3          16789358      9.42%     18.39% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4          32519631     18.24%     36.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5          32857765     18.43%     55.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6          29390833     16.49%     71.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7          27618830     15.49%     87.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8          23076822     12.95%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total     178248740                       # Number of insts issued each cycle
system.cpu06.iq.rate                         5.148802                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                  20973809                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         140                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads             752                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads           93685205                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           1049551                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads             245261297                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                      178257406                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    794053485                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  169328283219                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    794053485                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                  332620482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles                725323                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps          1201261937                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents              1217725                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles               21008526                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents               81312                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups          2154594023                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts            908196279                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands        1201306813                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles               155145925                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                  826                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             1365682                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                  44816                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups       523255715                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups      954869847                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2458                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 2876377                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                 1017019738                       # The number of ROB reads
system.cpu06.rob.rob_writes                1816379005                       # The number of ROB writes
system.cpu06.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups           61726907                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             780                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted        70440068                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits         55929381                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups      61726907                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses        5797526                       # Number of indirect misses.
system.cpu07.branchPred.lookups              70440068                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          206                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads               440792881                       # number of cc regfile reads
system.cpu07.cc_regfile_writes              367031603                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             795                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                 70437381                       # Number of branches committed
system.cpu07.commit.bw_lim_events            69412747                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts         27228                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts          536726802                       # Number of instructions committed
system.cpu07.commit.committedOps            908119091                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples    178321996                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     5.092580                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.054418                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     10693239      6.00%      6.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     23420145     13.13%     19.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2     30769450     17.25%     36.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      3124002      1.75%     38.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4      3131735      1.76%     39.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5      5040796      2.83%     42.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6      8354030      4.68%     47.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7     24375852     13.67%     61.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8     69412747     38.93%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total    178321996                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                276824082                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts               704341694                       # Number of committed integer instructions.
system.cpu07.commit.loads                    93678016                       # Number of loads committed
system.cpu07.commit.membars                         8                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass      8388868      0.92%      0.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu      572219162     63.01%     63.94% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult       7340034      0.81%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu      60817408      6.70%     71.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     71.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     71.44% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc     30408705      3.35%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd     51380224      5.66%     80.45% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     80.45% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt     31457280      3.46%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.91% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult     51380224      5.66%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead      42297783      4.66%     94.23% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      1049155      0.12%     94.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead     51380233      5.66%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total       908119091                       # Class of committed instruction
system.cpu07.commit.refs                     94727179                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                 536726802                       # Number of Instructions Simulated
system.cpu07.committedOps                   908119091                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.332261                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.332261                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles             2169252                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts            908156955                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles               20412435                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles               154541839                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                  813                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles             1201542                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                  93680143                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          24                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                   1049245                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu07.fetch.Branches                  70440068                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                20973725                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                   157347146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          479                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                    536752197                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               1723                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          420                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  1626                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.394991                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles         20975300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches         55929470                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      3.009825                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples        178325881                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            5.092717                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.434207                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               21887309     12.27%     12.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1               40338489     22.62%     34.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                1060230      0.59%     35.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  25853      0.01%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4               10849670      6.08%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   8800      0.00%     41.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                4737900      2.66%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                1584345      0.89%     45.14% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8               97833285     54.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total          178325881                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads               523242773                       # number of floating regfile reads
system.cpu07.fp_regfile_writes              274728611                       # number of floating regfile writes
system.cpu07.idleCycles                          7466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts                928                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches               70437683                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   5.146499                       # Inst execution rate
system.cpu07.iew.exec_refs                  104389836                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                  1049245                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles                459657                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts            93681765                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts            1049583                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts         908146428                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts           103340591                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             918                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts           917792341                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                 6915                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                  813                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               13318                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      7485113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         3746                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          401                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect          527                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers              1239116970                       # num instructions consuming a value
system.cpu07.iew.wb_count                   908130623                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.624484                       # average fanout of values written-back
system.cpu07.iew.wb_producers               773808939                       # num instructions producing a value
system.cpu07.iew.wb_rate                     5.092321                       # insts written-back per cycle
system.cpu07.iew.wb_sent                    908130691                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads              974116507                       # number of integer regfile reads
system.cpu07.int_regfile_writes             559463716                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             3.009683                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.009683                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass         8389558      0.91%      0.91% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu           572227801     62.35%     63.26% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult            7340044      0.80%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 8      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu           60819026      6.63%     70.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     70.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     70.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc          30408707      3.31%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd      51380224      5.60%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.60% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt      31457348      3.43%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult     51380224      5.60%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     88.63% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead           51711397      5.63%     94.26% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           1049297      0.11%     94.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead      51629615      5.63%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total            917793266                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses             277327108                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads         554402270                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses    276825754                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes        276836814                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                   6171936                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.006725                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu               5758789     93.31%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     93.31% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                66044      1.07%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     94.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult          45219      0.73%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     95.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               161196      2.61%     97.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      0.00%     97.72% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          140683      2.28%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses            638248536                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads       1465682632                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses    631304869                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes       631336934                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                908146379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued               917793266                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined         27304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             560                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        48691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples    178325881                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       5.146719                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.964373                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           3247098      1.82%      1.82% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           6875868      3.86%      5.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           5946559      3.33%      9.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3          16794542      9.42%     18.43% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4          32521474     18.24%     36.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5          32856496     18.42%     55.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6          29391601     16.48%     71.57% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7          27615272     15.49%     87.06% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8          23076971     12.94%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total     178325881                       # Number of insts issued each cycle
system.cpu07.iq.rate                         5.146504                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                  20973828                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         112                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads           93681765                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           1049583                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads             245266542                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                      178333347                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    766363536                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  169355973168                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    766363536                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                  332544541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles                811395                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps          1201209716                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents              1217721                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles               21008114                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents               81280                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups          2154501974                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts            908155283                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands        1201255571                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles               155139038                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                  813                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             1365653                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  45794                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups       523255874                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups      954829195                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles          868                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 2876492                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                 1017055555                       # The number of ROB reads
system.cpu07.rob.rob_writes                1816296577                       # The number of ROB writes
system.cpu07.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups           56749999                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect            2900                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted        70180010                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits         55799165                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups      56749999                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         950834                       # Number of indirect misses.
system.cpu08.branchPred.lookups              70180010                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads               439472749                       # number of cc regfile reads
system.cpu08.cc_regfile_writes              366242715                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts            3008                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                 70168765                       # Number of branches committed
system.cpu08.commit.bw_lim_events            69266621                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts        117806                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts          535784607                       # Number of instructions committed
system.cpu08.commit.committedOps            906503319                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples    180605264                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     5.019252                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.090342                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     13033385      7.22%      7.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1     23494761     13.01%     20.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2     30928930     17.13%     37.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      3136561      1.74%     39.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4      3138485      1.74%     40.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5      4919500      2.72%     43.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6      8352540      4.62%     48.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7     24334481     13.47%     61.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8     69266621     38.35%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total    180605264                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                276820012                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts               702862265                       # Number of committed integer instructions.
system.cpu08.commit.loads                    93543708                       # Number of loads committed
system.cpu08.commit.membars                         8                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu      570741768     62.96%     63.89% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult       7340034      0.81%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc     30406670      3.35%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt     31455245      3.47%     83.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead      42163475      4.65%     94.22% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total       906503319                       # Class of committed instruction
system.cpu08.commit.refs                     94592871                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                 535784607                       # Number of Instructions Simulated
system.cpu08.committedOps                   906503319                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.337130                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.337130                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles             4570447                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts            906661574                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles               20451087                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles               154487030                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 3027                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles             1110285                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                  93556166                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                   1051289                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu08.fetch.Branches                  70180010                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                20982119                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                   159632093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          490                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                    535898355                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               1652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          904                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  6054                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.388531                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles         20983710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches         55799247                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      2.966846                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples        180621876                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            5.019795                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.464242                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               24433159     13.53%     13.53% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1               40372772     22.35%     35.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                1051159      0.58%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    354      0.00%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4               10721645      5.94%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    370      0.00%     42.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                4722952      2.61%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                1573206      0.87%     45.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8               97746259     54.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total          180621876                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads               523259215                       # number of floating regfile reads
system.cpu08.fp_regfile_writes              274736827                       # number of floating regfile writes
system.cpu08.idleCycles                          7120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               3185                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches               70173270                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   5.068421                       # Inst execution rate
system.cpu08.iew.exec_refs                  103532425                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                  1051289                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles                 72414                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts            93557979                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts            1051729                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts         906621310                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts           102481136                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1198                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts           915503801                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  246                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 3027                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles                 491                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked      7348198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads        14268                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores         2566                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect         2646                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect          539                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers              1237312100                       # num instructions consuming a value
system.cpu08.iew.wb_count                   906573307                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.624469                       # average fanout of values written-back
system.cpu08.iew.wb_producers               772663487                       # num instructions producing a value
system.cpu08.iew.wb_rate                     5.018980                       # insts written-back per cycle
system.cpu08.iew.wb_sent                    906573483                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads              971100397                       # number of integer regfile reads
system.cpu08.int_regfile_writes             558292751                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             2.966216                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.966216                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass         8391754      0.92%      0.92% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu           570786432     62.35%     63.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult            7340044      0.80%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                11      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu           60827256      6.64%     70.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     70.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     70.71% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc          30408707      3.32%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt      31457361      3.44%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead           51099315      5.58%     94.27% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           1051358      0.11%     94.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead      51382303      5.61%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total            915505006                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses             276894100                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads         553730196                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses    276833976                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes        276857768                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                   5816315                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.006353                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu               5757356     98.99%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  948      0.02%     99.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   7      0.00%     99.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead             659      0.01%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses            636035467                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads       1463720629                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses    629739331                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes       629881516                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                906621260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued               915505006                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined        117958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued            2629                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined       162984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples    180621876                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       5.068627                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.047468                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           6001058      3.32%      3.32% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           6846616      3.79%      7.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           5840175      3.23%     10.35% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3          16760848      9.28%     19.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4          32536417     18.01%     37.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5          32770831     18.14%     55.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6          29345955     16.25%     72.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7          27539865     15.25%     87.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8          22980111     12.72%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total     180621876                       # Number of insts issued each cycle
system.cpu08.iq.rate                         5.068428                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                  20982301                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         191                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads           93557979                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           1051729                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads             243882439                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                      180628996                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                  330248892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles               3436018                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps          1199191019                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents              1067455                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles               21003469                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents               41028                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups          2151136694                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts            906647139                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands        1199369658                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles               155044885                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 3027                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             1133840                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                 178578                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups       523278902                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups      953367105                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          637                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 2353363                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                 1017959742                       # The number of ROB reads
system.cpu08.rob.rob_writes                1813258924                       # The number of ROB writes
system.cpu08.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups           56586791                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect            2909                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted        69878396                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits         55648421                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups      56586791                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         938370                       # Number of indirect misses.
system.cpu09.branchPred.lookups              69878396                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                    75                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          230                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads               437964863                       # number of cc regfile reads
system.cpu09.cc_regfile_writes              365337936                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts            2977                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                 69867137                       # Number of branches committed
system.cpu09.commit.bw_lim_events            69266556                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts        118406                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts          534728886                       # Number of instructions committed
system.cpu09.commit.committedOps            904693505                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples    180599387                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     5.009394                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.096514                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     13329074      7.38%      7.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1     23494732     13.01%     20.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2     30929007     17.13%     37.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      3136626      1.74%     39.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4      3138469      1.74%     40.99% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5      4768657      2.64%     43.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6      8352590      4.62%     48.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7     24183676     13.39%     61.65% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8     69266556     38.35%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total    180599387                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                276819966                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts               701203288                       # Number of committed integer instructions.
system.cpu09.commit.loads                    93392894                       # Number of loads committed
system.cpu09.commit.membars                         8                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu      569082814     62.90%     63.83% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult       7340034      0.81%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu      60817408      6.72%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     71.36% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc     30406647      3.36%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt     31455222      3.48%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead      42012661      4.64%     94.20% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total       904693505                       # Class of committed instruction
system.cpu09.commit.refs                     94442057                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                 534728886                       # Number of Instructions Simulated
system.cpu09.committedOps                   904693505                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.337785                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.337785                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles             4866010                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts            904852386                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles               20451292                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles               154185430                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 2996                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles             1110304                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                  93405485                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                   1051313                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu09.fetch.Branches                  69878396                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                20982172                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                   159626132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          801                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                    534843186                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               1740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          684                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  5992                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.386874                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles         20983679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches         55648496                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      2.961097                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples        180616032                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            5.009941                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.469039                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               24728820     13.69%     13.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1               40372799     22.35%     36.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                1051193      0.58%     36.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    342      0.00%     36.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4               10570820      5.85%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    365      0.00%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                4723006      2.61%     45.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                1573194      0.87%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8               97595493     54.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total          180616032                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads               523259407                       # number of floating regfile reads
system.cpu09.fp_regfile_writes              274736923                       # number of floating regfile writes
system.cpu09.idleCycles                          7299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               3145                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches               69871673                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   5.058562                       # Inst execution rate
system.cpu09.iew.exec_refs                  103381618                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                  1051313                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles                 67092                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts            93407280                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts               4                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts            1051697                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts         904812096                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts           102330305                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1177                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts           913694300                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  249                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 2996                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles                 493                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      7348212                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads        14383                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores         2534                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect         2600                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect          545                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers              1235502763                       # num instructions consuming a value
system.cpu09.iew.wb_count                   904763941                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.624285                       # average fanout of values written-back
system.cpu09.iew.wb_producers               771306342                       # num instructions producing a value
system.cpu09.iew.wb_rate                     5.009120                       # insts written-back per cycle
system.cpu09.iew.wb_sent                    904764085                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads              969290911                       # number of integer regfile reads
system.cpu09.int_regfile_writes             556935666                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             2.960464                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.960464                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass         8391732      0.92%      0.92% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu           569127637     62.29%     63.21% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult            7340042      0.80%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                10      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     64.01% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu           60827365      6.66%     70.67% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     70.67% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     70.67% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc          30408707      3.33%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd      51380224      5.62%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.62% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult     51380224      5.62%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead           50948521      5.58%     94.26% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           1051375      0.12%     94.38% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead      51382271      5.62%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total            913695484                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses             276894164                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads         553730334                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses    276834070                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes        276857954                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                   5816286                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.006366                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu               5757357     98.99%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                32769      0.56%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  928      0.02%     99.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   7      0.00%     99.99% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead             648      0.01%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses            634225874                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads       1460095588                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses    627929871                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes       628072717                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                904812052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued               913695484                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded                44                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined        118558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued            2643                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined       163786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples    180616032                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       5.058773                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.056968                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           6296937      3.49%      3.49% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           6846500      3.79%      7.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           5840165      3.23%     10.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3          16760785      9.28%     19.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4          32536420     18.01%     37.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5          32620033     18.06%     55.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6          29345991     16.25%     72.11% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7          27389100     15.16%     87.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8          22980101     12.72%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total     180616032                       # Number of insts issued each cycle
system.cpu09.iq.rate                         5.058568                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                  20982312                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         149                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads             751                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             12                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads           93407280                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           1051697                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads             243128438                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                      180623331                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                  330254557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles               3731302                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps          1196928763                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents              1067463                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles               21003680                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents               41013                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups          2147066550                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts            904837957                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands        1197108311                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles               154743288                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 2996                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             1133847                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                 179487                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups       523279106                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups      951558270                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          919                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 2353371                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                 1016144716                       # The number of ROB reads
system.cpu09.rob.rob_writes                1809640530                       # The number of ROB writes
system.cpu09.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups           56786072                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect            2823                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted        70219766                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits         55819114                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups      56786072                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         966958                       # Number of indirect misses.
system.cpu10.branchPred.lookups              70219766                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                    94                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          224                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads               439672557                       # number of cc regfile reads
system.cpu10.cc_regfile_writes              366362421                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts            2963                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                 70208842                       # Number of branches committed
system.cpu10.commit.bw_lim_events            69266767                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts        115017                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts          535924932                       # Number of instructions committed
system.cpu10.commit.committedOps            906743892                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples    180594906                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     5.020872                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.089367                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     12983182      7.19%      7.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1     23494735     13.01%     20.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2     30928787     17.13%     37.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      3136391      1.74%     39.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4      3138470      1.74%     40.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5      4939593      2.74%     43.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6      8352438      4.62%     48.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7     24354543     13.49%     61.65% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8     69266767     38.35%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total    180594906                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                276820122                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts               703082744                       # Number of committed integer instructions.
system.cpu10.commit.loads                    93563746                       # Number of loads committed
system.cpu10.commit.membars                         8                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu      570962193     62.97%     63.89% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult       7340034      0.81%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     64.70% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu      60817408      6.71%     71.41% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     71.41% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     71.41% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc     30406725      3.35%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt     31455300      3.47%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     89.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead      42183513      4.65%     94.22% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total       906743892                       # Class of committed instruction
system.cpu10.commit.refs                     94612909                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                 535924932                       # Number of Instructions Simulated
system.cpu10.committedOps                   906743892                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.337021                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.337021                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles             4519874                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts            906898108                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles               20451324                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles               154526741                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 2982                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles             1110209                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                  93575922                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                         272                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                   1051227                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu10.fetch.Branches                  70219766                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                20981834                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                   159620121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          676                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                    536035681                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               1781                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         2203                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  5964                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.388775                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles         20983367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches         55819208                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      2.967787                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples        180611130                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            5.021399                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.463490                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               24383043     13.50%     13.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1               40372730     22.35%     35.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                1051110      0.58%     36.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    356      0.00%     36.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4               10741662      5.95%     42.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    367      0.00%     42.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                4722842      2.61%     45.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                1573186      0.87%     45.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8               97765834     54.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total          180611130                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads               523258785                       # number of floating regfile reads
system.cpu10.fp_regfile_writes              274736611                       # number of floating regfile writes
system.cpu10.idleCycles                          6846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts               3136                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches               70213221                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   5.070051                       # Inst execution rate
system.cpu10.iew.exec_refs                  103551923                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                  1051227                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles                 72445                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts            93577716                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts            1051630                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts         906859091                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts           102500696                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1162                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts           915742325                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  256                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 2982                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles                 500                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked      7348054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads            263                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads        13967                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores         2467                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect         2593                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect          543                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers              1237551272                       # num instructions consuming a value
system.cpu10.iew.wb_count                   906812112                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.624494                       # average fanout of values written-back
system.cpu10.iew.wb_producers               772842914                       # num instructions producing a value
system.cpu10.iew.wb_rate                     5.020608                       # insts written-back per cycle
system.cpu10.iew.wb_sent                    906812319                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads              971338516                       # number of integer regfile reads
system.cpu10.int_regfile_writes             558471905                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             2.967174                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.967174                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass         8391722      0.92%      0.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu           571005656     62.35%     63.27% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult            7340045      0.80%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                13      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     64.07% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu           60827052      6.64%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     70.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc          30408707      3.32%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead           51118905      5.58%     94.27% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           1051290      0.11%     94.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead      51382277      5.61%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total            915743492                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses             276893867                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads         553729734                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses    276833760                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes        276857170                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                   5816282                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.006351                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu               5757341     98.99%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                32766      0.56%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult          24575      0.42%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  935      0.02%     99.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead             658      0.01%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses            636274185                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads       1464187223                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses    629978352                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes       630117106                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                906859038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued               915743492                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined        115169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued            2566                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined       159297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples    180611130                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       5.070250                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.045877                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           5950636      3.29%      3.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           6846667      3.79%      7.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           5840068      3.23%     10.32% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3          16760885      9.28%     19.60% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4          32536279     18.01%     37.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5          32790742     18.16%     55.77% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6          29345874     16.25%     72.02% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          27559868     15.26%     87.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8          22980111     12.72%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total     180611130                       # Number of insts issued each cycle
system.cpu10.iq.rate                         5.070057                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                  20982062                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         237                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads             758                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             15                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads           93577716                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           1051630                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads             243981754                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                      180617976                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                  330259912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles               3385245                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps          1199491705                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents              1067453                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles               21003621                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents               41018                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups          2151669355                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts            906884183                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands        1199666011                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles               155084602                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 2982                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             1133823                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                 174246                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups       523278201                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups      953602650                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          857                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 2353263                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                 1018187022                       # The number of ROB reads
system.cpu10.rob.rob_writes                1813734104                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups           56567916                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect            2890                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted        69870746                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits         55644632                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups      56567916                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         923284                       # Number of indirect misses.
system.cpu11.branchPred.lookups              69870746                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                    75                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          213                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads               437926947                       # number of cc regfile reads
system.cpu11.cc_regfile_writes              365315131                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            2964                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                 69859562                       # Number of branches committed
system.cpu11.commit.bw_lim_events            69266566                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts        117968                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts          534702367                       # Number of instructions committed
system.cpu11.commit.committedOps            904648042                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples    180586774                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     5.009492                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.096496                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     13324055      7.38%      7.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1     23494702     13.01%     20.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2     30929022     17.13%     37.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      3136641      1.74%     39.25% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4      3138454      1.74%     40.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5      4764853      2.64%     43.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6      8352603      4.63%     48.25% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7     24179878     13.39%     61.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8     69266566     38.36%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total    180586774                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                276819952                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts               701161619                       # Number of committed integer instructions.
system.cpu11.commit.loads                    93389106                       # Number of loads committed
system.cpu11.commit.membars                         8                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu      569041153     62.90%     63.83% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult       7340034      0.81%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu      60817408      6.72%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     71.36% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc     30406640      3.36%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt     31455215      3.48%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead      42008873      4.64%     94.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total       904648042                       # Class of committed instruction
system.cpu11.commit.refs                     94438269                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                 534702367                       # Number of Instructions Simulated
system.cpu11.committedOps                   904648042                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.337778                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.337778                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles             4861088                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts            904806199                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles               20451175                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles               154177801                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 2983                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles             1110288                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                  93401684                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                   1051319                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu11.fetch.Branches                  69870746                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                20982131                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                   159613550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          717                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                    534816193                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               1742                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          711                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  5966                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.386858                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles         20983632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches         55644707                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      2.961156                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples        180603335                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            5.010036                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.469030                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               24723836     13.69%     13.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1               40372791     22.35%     36.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                1051194      0.58%     36.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    339      0.00%     36.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4               10567016      5.85%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    367      0.00%     42.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                4723007      2.62%     45.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                1573183      0.87%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8               97591602     54.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total          180603335                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads               523259425                       # number of floating regfile reads
system.cpu11.fp_regfile_writes              274736931                       # number of floating regfile writes
system.cpu11.idleCycles                          7287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               3132                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches               69864099                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   5.058665                       # Inst execution rate
system.cpu11.iew.exec_refs                  103377705                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                  1051319                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles                 72340                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts            93403423                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts               7                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts            1051704                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts         904766192                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts           102326386                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1109                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts           913648600                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  251                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 2983                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles                 496                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      7348204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads        14314                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores         2541                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         2591                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect          541                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers              1235457275                       # num instructions consuming a value
system.cpu11.iew.wb_count                   904718380                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.624281                       # average fanout of values written-back
system.cpu11.iew.wb_producers               771272158                       # num instructions producing a value
system.cpu11.iew.wb_rate                     5.009220                       # insts written-back per cycle
system.cpu11.iew.wb_sent                    904718510                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads              969245143                       # number of integer regfile reads
system.cpu11.int_regfile_writes             556901435                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             2.960526                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       2.960526                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass         8391732      0.92%      0.92% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu           569085796     62.29%     63.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult            7340043      0.80%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                11      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     64.01% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu           60827365      6.66%     70.67% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     70.67% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     70.67% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc          30408707      3.33%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd      51380224      5.62%     79.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.62% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult     51380224      5.62%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead           50944654      5.58%     94.26% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           1051381      0.12%     94.38% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead      51382200      5.62%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total            913649714                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses             276894068                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads         553730169                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses    276834080                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes        276857842                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                   5816226                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.006366                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu               5757352     98.99%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  901      0.02%     99.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead             622      0.01%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses            634180140                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads       1459991461                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses    627884300                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes       628026486                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                904766145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued               913649714                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded                47                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined        118120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued            2646                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined       162836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples    180603335                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       5.058875                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.056849                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           6291935      3.48%      3.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           6846474      3.79%      7.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           5840147      3.23%     10.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3          16760783      9.28%     19.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4          32536380     18.02%     37.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5          32616187     18.06%     55.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          29346011     16.25%     72.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          27385268     15.16%     87.28% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8          22980150     12.72%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total     180603335                       # Number of insts issued each cycle
system.cpu11.iq.rate                         5.058671                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                  20982275                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         153                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads             750                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             13                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads           93403423                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           1051704                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads             243109349                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                      180610622                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                  330267266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles               3726406                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps          1196871935                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents              1067467                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles               21003553                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents               41016                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups          2146962845                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts            904791887                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands        1197050640                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles               154735668                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 2983                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             1133839                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                 178645                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups       523278944                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups      951512026                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          886                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 2353289                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                 1016086192                       # The number of ROB reads
system.cpu11.rob.rob_writes                1809548642                       # The number of ROB writes
system.cpu11.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups           56729999                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect            2944                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted        70115863                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits         55767121                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups      56729999                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         962878                       # Number of indirect misses.
system.cpu12.branchPred.lookups              70115863                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                    76                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          241                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads               439151840                       # number of cc regfile reads
system.cpu12.cc_regfile_writes              366050176                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            3055                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                 70104451                       # Number of branches committed
system.cpu12.commit.bw_lim_events            69266471                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts        119892                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts          535559459                       # Number of instructions committed
system.cpu12.commit.committedOps            906117337                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples    180581084                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     5.017787                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.091338                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     13073335      7.24%      7.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     23494749     13.01%     20.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2     30929082     17.13%     37.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      3136701      1.74%     39.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4      3138481      1.74%     40.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5      4887293      2.71%     43.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6      8352640      4.63%     48.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7     24302332     13.46%     61.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8     69266471     38.36%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total    180581084                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                276819914                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts               702508489                       # Number of committed integer instructions.
system.cpu12.commit.loads                    93511551                       # Number of loads committed
system.cpu12.commit.membars                         8                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu      570388041     62.95%     63.87% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult       7340034      0.81%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc     30406621      3.36%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt     31455196      3.47%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead      42131318      4.65%     94.21% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total       906117337                       # Class of committed instruction
system.cpu12.commit.refs                     94560714                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                 535559459                       # Number of Instructions Simulated
system.cpu12.committedOps                   906117337                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.337227                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.337227                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles             4610402                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts            906278189                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles               20451180                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles               154423004                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 3074                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles             1110322                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                  93524235                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                   1051343                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu12.fetch.Branches                  70115863                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                20982305                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                   159607995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          493                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                    535675173                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               1572                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          926                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  6148                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.388228                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles         20983922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches         55767197                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      2.966003                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples        180597982                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            5.018338                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.465023                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               24473118     13.55%     13.55% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1               40372826     22.36%     35.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                1051210      0.58%     36.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    352      0.00%     36.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4               10689491      5.92%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    371      0.00%     42.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                4723051      2.62%     45.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                1573194      0.87%     45.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8               97714369     54.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total          180597982                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads               523259629                       # number of floating regfile reads
system.cpu12.fp_regfile_writes              274737034                       # number of floating regfile writes
system.cpu12.idleCycles                          7106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               3227                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches               70109057                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   5.066963                       # Inst execution rate
system.cpu12.iew.exec_refs                  103500546                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                  1051343                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles                 65198                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts            93526054                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts            1051755                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts         906237414                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts           102449203                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1171                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts           915119290                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  254                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 3074                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles                 499                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked      7348280                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads        14500                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores         2592                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         2686                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect          541                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers              1236927394                       # num instructions consuming a value
system.cpu12.iew.wb_count                   906188715                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.624430                       # average fanout of values written-back
system.cpu12.iew.wb_producers               772374759                       # num instructions producing a value
system.cpu12.iew.wb_rate                     5.017515                       # insts written-back per cycle
system.cpu12.iew.wb_sent                    906188891                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads              970716153                       # number of integer regfile reads
system.cpu12.int_regfile_writes             558004215                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             2.965362                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       2.965362                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass         8391809      0.92%      0.92% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu           570433505     62.33%     63.25% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult            7340048      0.80%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                13      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     64.05% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu           60827466      6.65%     70.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     70.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     70.70% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc          30408707      3.32%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead           51067412      5.58%     94.27% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           1051408      0.11%     94.39% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead      51382275      5.61%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total            915120468                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses             276894270                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads         553730551                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses    276834183                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes        276858344                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                   5816302                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.006356                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu               5757369     98.99%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                32769      0.56%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  938      0.02%     99.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   4      0.00%     99.99% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead             645      0.01%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses            635650691                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads       1462927336                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses    629354532                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes       629499130                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                906237364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued               915120468                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined        120044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued            2674                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined       165489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples    180597982                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       5.067169                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.048837                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           6041303      3.35%      3.35% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           6846539      3.79%      7.14% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           5840199      3.23%     10.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3          16760788      9.28%     19.65% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4          32536503     18.02%     37.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5          32738740     18.13%     55.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          29346030     16.25%     72.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          27507765     15.23%     87.28% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8          22980115     12.72%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total     180597982                       # Number of insts issued each cycle
system.cpu12.iq.rate                         5.066969                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                  20982488                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         192                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             18                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads           93526054                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           1051755                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads             243722168                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                      180605088                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                  330272800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles               3475966                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps          1198708566                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents              1067461                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles               21003599                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents               41022                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups          2150274343                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts            906263541                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands        1198890158                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles               154980856                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 3074                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             1133843                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                 181531                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups       523279505                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups      952984502                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          644                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 2353375                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                 1017551816                       # The number of ROB reads
system.cpu12.rob.rob_writes                1812491422                       # The number of ROB writes
system.cpu12.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups           56609008                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect            2850                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted        69892670                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits         55655532                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups      56609008                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         953476                       # Number of indirect misses.
system.cpu13.branchPred.lookups              69892670                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                    77                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          239                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads               438036618                       # number of cc regfile reads
system.cpu13.cc_regfile_writes              365380920                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts            2929                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                 69881623                       # Number of branches committed
system.cpu13.commit.bw_lim_events            69266752                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts        115934                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts          534779661                       # Number of instructions committed
system.cpu13.commit.committedOps            904780569                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples    180574378                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     5.010570                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.095873                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     13289823      7.36%      7.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     23494765     13.01%     20.37% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2     30928804     17.13%     37.50% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      3136412      1.74%     39.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4      3138467      1.74%     40.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      4775977      2.64%     43.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6      8352455      4.63%     48.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7     24190923     13.40%     61.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8     69266752     38.36%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total    180574378                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                276820114                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts               701283035                       # Number of committed integer instructions.
system.cpu13.commit.loads                    93400137                       # Number of loads committed
system.cpu13.commit.membars                         8                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu      569162487     62.91%     63.83% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult       7340034      0.81%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu      60817408      6.72%     71.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     71.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     71.37% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc     30406721      3.36%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt     31455296      3.48%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      42019904      4.64%     94.21% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      1049155      0.12%     94.32% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total       904780569                       # Class of committed instruction
system.cpu13.commit.refs                     94449300                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                 534779661                       # Number of Instructions Simulated
system.cpu13.committedOps                   904780569                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.337706                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.337706                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles             4828132                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts            904936189                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles               20449744                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles               154199642                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                 2948                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles             1110218                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                  93412374                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                   1051254                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu13.fetch.Branches                  69892670                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                20981942                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                   159602450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          527                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                    534891457                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                588                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          744                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  5896                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.387006                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles         20983427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches         55655609                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      2.961775                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples        180590684                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            5.011105                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.468550                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               24689556     13.67%     13.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1               40372741     22.36%     36.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                1051122      0.58%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    362      0.00%     36.61% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4               10578068      5.86%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    377      0.00%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                4722868      2.62%     45.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                1573189      0.87%     45.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8               97602401     54.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total          180590684                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads               523258863                       # number of floating regfile reads
system.cpu13.fp_regfile_writes              274736651                       # number of floating regfile writes
system.cpu13.idleCycles                          7606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts               3102                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches               69886038                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   5.059735                       # Inst execution rate
system.cpu13.iew.exec_refs                  103388501                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                  1051254                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles                 73095                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts            93414210                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts            1051664                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts         904896688                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts           102337247                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1228                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts           913779553                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  255                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                 2948                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles                 498                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      7348081                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads            264                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads        14070                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores         2501                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect         2553                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect          549                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers              1235588307                       # num instructions consuming a value
system.cpu13.iew.wb_count                   904849277                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.624294                       # average fanout of values written-back
system.cpu13.iew.wb_producers               771370698                       # num instructions producing a value
system.cpu13.iew.wb_rate                     5.010287                       # insts written-back per cycle
system.cpu13.iew.wb_sent                    904849434                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads              969375966                       # number of integer regfile reads
system.cpu13.int_regfile_writes             556999788                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             2.961156                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       2.961156                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass         8391686      0.92%      0.92% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu           569206342     62.29%     63.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult            7340045      0.80%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                12      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     64.01% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu           60827101      6.66%     70.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     70.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     70.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc          30408707      3.33%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd      51380224      5.62%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.62% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt      31457360      3.44%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult     51380224      5.62%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           50955391      5.58%     94.26% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           1051322      0.12%     94.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead      51382359      5.62%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total            913780788                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses             276894018                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads         553730013                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses    276833798                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes        276857394                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                   5816347                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.006365                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu               5757362     98.99%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  960      0.02%     99.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   2      0.00%     99.99% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead             678      0.01%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses            634311431                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads       1460241147                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses    628015479                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes       628155396                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                904896632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued               913780788                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined        116086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued            2560                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined       160796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples    180590684                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       5.059955                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.055786                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           6257331      3.46%      3.46% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           6846621      3.79%      7.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           5840080      3.23%     10.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3          16760872      9.28%     19.77% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4          32536295     18.02%     37.79% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5          32627186     18.07%     55.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          29345914     16.25%     72.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          27396283     15.17%     87.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8          22980102     12.72%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total     180590684                       # Number of insts issued each cycle
system.cpu13.iq.rate                         5.059742                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                  20982094                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         161                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads             758                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             20                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads           93414210                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           1051664                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads             243163987                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                      180598290                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                  330279598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles               3693751                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps          1197037556                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents              1067444                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles               21002066                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents               41029                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups          2147254855                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts            904922059                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands        1197213386                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles               154757481                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                 2948                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             1133831                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                 175769                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups       523278486                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups      951641091                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles          607                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 2353313                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                 1016204103                       # The number of ROB reads
system.cpu13.rob.rob_writes                1809809377                       # The number of ROB writes
system.cpu13.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups           56736786                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect            2914                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted        70155685                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits         55787042                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups      56736786                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         949744                       # Number of indirect misses.
system.cpu14.branchPred.lookups              70155685                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                    79                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          240                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads               439351124                       # number of cc regfile reads
system.cpu14.cc_regfile_writes              366169734                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            3003                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                 70144391                       # Number of branches committed
system.cpu14.commit.bw_lim_events            69266547                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts        118527                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts          535699280                       # Number of instructions committed
system.cpu14.commit.committedOps            906357039                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples    180568717                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     5.019458                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.090336                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     13021126      7.21%      7.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     23494759     13.01%     20.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2     30929002     17.13%     37.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      3136620      1.74%     39.09% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4      3138474      1.74%     40.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5      4907298      2.72%     43.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6      8352583      4.63%     48.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7     24322308     13.47%     61.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8     69266547     38.36%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total    180568717                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                276819976                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts               702728190                       # Number of committed integer instructions.
system.cpu14.commit.loads                    93531521                       # Number of loads committed
system.cpu14.commit.membars                         8                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass      8388868      0.93%      0.93% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu      570607711     62.96%     63.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult       7340034      0.81%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     64.69% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu      60817408      6.71%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     71.40% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc     30406652      3.35%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd     51380224      5.67%     80.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt     31455227      3.47%     83.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult     51380224      5.67%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      42151288      4.65%     94.22% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1049155      0.12%     94.33% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead     51380233      5.67%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total       906357039                       # Class of committed instruction
system.cpu14.commit.refs                     94580684                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                 535699280                       # Number of Instructions Simulated
system.cpu14.committedOps                   906357039                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.337116                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.337116                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles             4558409                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts            906516071                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles               20450942                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles               154462734                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 3022                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles             1110302                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                  93544092                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                   1051306                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu14.fetch.Branches                  70155685                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                20982191                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                   159595811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          491                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                    535813709                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               1612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          796                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  6044                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.388475                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles         20983677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches         55787121                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      2.966975                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples        180585409                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            5.020004                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.464249                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               24420895     13.52%     13.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1               40372795     22.36%     35.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                1051188      0.58%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    356      0.00%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4               10709460      5.93%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    371      0.00%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                4722999      2.62%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                1573196      0.87%     45.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8               97734149     54.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total          180585409                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads               523259373                       # number of floating regfile reads
system.cpu14.fp_regfile_writes              274736906                       # number of floating regfile writes
system.cpu14.idleCycles                          7183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               3165                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches               70148919                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   5.068635                       # Inst execution rate
system.cpu14.iew.exec_refs                  103520321                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                  1051306                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles                 66622                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts            93545915                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts            1051706                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts         906475751                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts           102469015                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1227                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts           915357939                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  250                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 3022                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles                 495                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      7348232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads        14391                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores         2543                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         2619                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect          546                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers              1237166262                       # num instructions consuming a value
system.cpu14.iew.wb_count                   906427463                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.624454                       # average fanout of values written-back
system.cpu14.iew.wb_producers               772554013                       # num instructions producing a value
system.cpu14.iew.wb_rate                     5.019184                       # insts written-back per cycle
system.cpu14.iew.wb_sent                    906427626                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads              970954619                       # number of integer regfile reads
system.cpu14.int_regfile_writes             558183346                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             2.966341                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       2.966341                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass         8391751      0.92%      0.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu           570652599     62.34%     63.26% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult            7340044      0.80%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                11      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     64.06% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu           60827352      6.65%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc          30408707      3.32%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.03% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd      51380224      5.61%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.64% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt      31457361      3.44%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult     51380224      5.61%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     88.69% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead           51087235      5.58%     94.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           1051370      0.11%     94.39% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead      51382280      5.61%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total            915359173                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses             276894160                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads         553730327                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses    276834053                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes        276857948                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                   5816288                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006354                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu               5757346     98.99%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                32768      0.56%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult          24577      0.42%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  940      0.02%     99.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   9      0.00%     99.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead             648      0.01%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses            635889550                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads       1463392354                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses    629593410                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes       629736498                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                906475699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued               915359173                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined        118679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued            2645                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined       164003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples    180585409                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       5.068843                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.047191                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           5988940      3.32%      3.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           6846558      3.79%      7.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           5840174      3.23%     10.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3          16760826      9.28%     19.62% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4          32536455     18.02%     37.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5          32758671     18.14%     55.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          29345972     16.25%     72.03% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          27527722     15.24%     87.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8          22980091     12.73%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total     180585409                       # Number of insts issued each cycle
system.cpu14.iq.rate                         5.068642                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                  20982352                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         170                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads             760                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             19                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads           93545915                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           1051706                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads             243821643                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                      180592592                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                  330285296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles               3423761                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps          1199008178                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents              1067470                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles               21003337                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents               41034                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups          2150809642                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts            906501598                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands        1199187806                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles               155020584                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 3022                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             1133869                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                 179567                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups       523279094                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups      953221900                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles          836                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 2353426                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                 1017777710                       # The number of ROB reads
system.cpu14.rob.rob_writes                1812967885                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups           56694006                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect            2823                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted        69799668                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits         55609246                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups      56694006                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses        1084760                       # Number of indirect misses.
system.cpu15.branchPred.lookups              69799668                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                    48                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads               437572819                       # number of cc regfile reads
system.cpu15.cc_regfile_writes              365102376                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts            2866                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                 69788912                       # Number of branches committed
system.cpu15.commit.bw_lim_events            69266580                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts        115385                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts          534455134                       # Number of instructions committed
system.cpu15.commit.committedOps            904224205                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples    180562987                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     5.007805                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.097627                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     13371024      7.41%      7.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     23494675     13.01%     20.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2     30928951     17.13%     37.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      3136577      1.74%     39.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4      3138405      1.74%     41.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5      4729623      2.62%     43.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6      8352542      4.63%     48.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7     24144610     13.37%     61.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8     69266580     38.36%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total    180562987                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                276819992                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts               700773085                       # Number of committed integer instructions.
system.cpu15.commit.loads                    93353783                       # Number of loads committed
system.cpu15.commit.membars                         8                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass      8388866      0.93%      0.93% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu      568652595     62.89%     63.82% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult       7340034      0.81%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     64.63% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu      60817408      6.73%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     71.35% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc     30406660      3.36%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd     51380224      5.68%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt     31455235      3.48%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.88% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult     51380224      5.68%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     89.56% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      41973550      4.64%     94.20% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      1049161      0.12%     94.32% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead     51380233      5.68%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total       904224205                       # Class of committed instruction
system.cpu15.commit.refs                     94402952                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                 534455134                       # Number of Instructions Simulated
system.cpu15.committedOps                   904224205                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.337889                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.337889                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles             4909809                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts            904378668                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles               20449512                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles               154106752                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 2883                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles             1110204                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                  93366142                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                         273                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                   1051311                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                         258                       # TLB misses on write requests
system.cpu15.fetch.Branches                  69799668                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                20981941                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                   159589317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          519                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                    534566528                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles                576                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          500                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  5766                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.386517                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles         20985365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches         55609294                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      2.960171                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples        180579160                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            5.008336                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.469921                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               24770945     13.72%     13.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1               40372761     22.36%     36.07% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                1051159      0.58%     36.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    336      0.00%     36.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4               10531629      5.83%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    353      0.00%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                4722973      2.62%     45.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                1573170      0.87%     45.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8               97555834     54.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total          180579160                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads               523259175                       # number of floating regfile reads
system.cpu15.fp_regfile_writes              274736826                       # number of floating regfile writes
system.cpu15.idleCycles                          7232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts               2984                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches               69793292                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   5.056986                       # Inst execution rate
system.cpu15.iew.exec_refs                  103342097                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                  1051311                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles                 71363                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts            93367802                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts            1051651                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts         904339620                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts           102290786                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             998                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts           913222822                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  247                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 2883                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles                 494                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      7348137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads            260                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads        14016                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores         2482                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect         2450                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect          534                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers              1235031921                       # num instructions consuming a value
system.cpu15.iew.wb_count                   904292797                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.624237                       # average fanout of values written-back
system.cpu15.iew.wb_producers               770953154                       # num instructions producing a value
system.cpu15.iew.wb_rate                     5.007536                       # insts written-back per cycle
system.cpu15.iew.wb_sent                    904292905                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads              968819399                       # number of integer regfile reads
system.cpu15.int_regfile_writes             556582200                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             2.959554                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       2.959554                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass         8391668      0.92%      0.92% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu           568695754     62.27%     63.19% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult            7340041      0.80%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                10      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     64.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu           60827278      6.66%     70.66% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     70.66% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     70.66% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc          30408707      3.33%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd      51380224      5.63%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.61% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt      31457320      3.44%     83.06% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult     51380224      5.63%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     88.68% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           50909013      5.57%     94.26% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           1051374      0.12%     94.37% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead      51382195      5.63%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total            913223825                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses             276893933                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads         553729901                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses    276833955                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes        276857454                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                   5816119                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.006369                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu               5757262     98.99%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     98.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                32764      0.56%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     99.55% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult          24575      0.42%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     99.97% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  886      0.02%     99.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   6      0.00%     99.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead             626      0.01%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses            633754343                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads       1459115609                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses    627458842                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes       627597567                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                904339577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued               913223825                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined        115385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued            2586                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined       159758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples    180579160                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       5.057194                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.058419                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           6338856      3.51%      3.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           6846415      3.79%      7.30% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           5840089      3.23%     10.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3          16760756      9.28%     19.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4          32536313     18.02%     37.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5          32580840     18.04%     55.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          29345857     16.25%     72.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          27349902     15.15%     87.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8          22980132     12.73%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total     180579160                       # Number of insts issued each cycle
system.cpu15.iq.rate                         5.056991                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                  20982033                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         101                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads             757                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             17                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads           93367802                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           1051651                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads             242932007                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                      180586392                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateResidencyTicks::ON  170122336704                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                  330291496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles               3769305                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps          1196342121                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents              1067480                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles               21001844                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents               41002                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups          2146001287                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts            904364694                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands        1196516645                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles               154664589                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 2883                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             1133840                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                 174464                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups       523278581                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups      951083809                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         6699                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 2353273                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                 1015635997                       # The number of ROB reads
system.cpu15.rob.rob_writes                1808695419                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                  1553683.56                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             132565.46                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples     38730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  113815.46                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                      19.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.52                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0     21864087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            21864087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0     41192590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           41192590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0     19328503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total           19328503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples        30567                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean    81.070435                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    74.884671                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    42.659596                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-127        24954     81.64%     81.64% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-191         3930     12.86%     94.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-255         1039      3.40%     97.89% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-319          489      1.60%     99.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::320-383          133      0.44%     99.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-447           15      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::448-511            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::576-639            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::704-767            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        30567                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM              1315648                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys               1315648                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               1162560                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys            1163072                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0      1315648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1315648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0      1163072                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       1163072                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0        20557                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    132565.46                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0      1315648                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 21864086.626005511731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0   2725148258                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0        18173                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0  80215745.57                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0      1162560                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 19319994.822269305587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 1457760744232                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds         1008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState             71958                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState            17360                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds         1008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0        20557                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             20557                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0        18173                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total            18173                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  21.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0            1288                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1285                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            1286                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1290                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            1282                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           1301                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           1291                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             770                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             769                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             944                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1205                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            975                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15           1194                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.006103943818                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    20.382937                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    18.939884                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev     8.764387                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-7            13      1.29%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15          230     22.82%     24.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23          525     52.08%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31          161     15.97%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39           42      4.17%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           28      2.78%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55            6      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                 19125                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  1222                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                   160                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                    43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                     7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                   20557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6               20557                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                     20557                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate                0.27                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                     55                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat                102785000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                 60174164268                       # Total gap between requests
system.mem_ctrls00.totMemAccLat            2725148258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                 2339704508                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    18.020833                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    18.009748                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.625955                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             54      5.36%      5.36% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.20%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18            840     83.33%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             96      9.52%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             14      1.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  956                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  999                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 1012                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 1015                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 1013                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 1014                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 1019                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 1016                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 1015                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 1021                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 1036                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 1024                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 1019                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 1017                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 1014                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 1008                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                  18173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6              18173                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                    18173                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              44.57                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                  8099                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy         1756048020                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy              108199560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy   11880723180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          486.872585                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE    460989750                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF   1721200000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF   8199449482                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN  21377961258                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT   2364766511                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN  26050787834                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy          264146880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy               57498045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy    8209186080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy              73370640                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       4068916800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy     2827994160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy          29297036415                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime        55627689633                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy             47319300                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy         1736343690                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy              110077380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy   11820347070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          490.123772                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE    469577250                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF   1749280000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF   7352073433                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN  22391226243                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT   2294186395                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN  25920853040                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy          267597600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy               58503720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy    8599000800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy              73449180                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       4135297920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy     2640735720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy          29492673150                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime        55661451067                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy             47502000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                  1547172.63                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             133213.87                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples     38893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  114463.87                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                      22.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   22.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                      19.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                   19.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.46                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1     22016179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            22016179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1     41365954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           41365954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1     19349775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total           19349775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples        30649                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean    81.173024                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    74.986270                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    42.478205                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127        24979     81.50%     81.50% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255         5068     16.54%     98.04% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383          579      1.89%     99.92% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511           17      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        30649                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM              1324800                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys               1324800                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten               1163840                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys            1164352                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1      1324800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1324800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1      1164352                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total       1164352                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1        20700                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    133213.87                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1      1324800                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 22016179.070794090629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1   2757527077                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1        18193                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1  79955897.27                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1      1163840                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 19341266.492869108915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 1454637639055                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState             72218                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState            17408                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1        20700                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             20700                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1        18193                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total            18193                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  21.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0            1289                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1286                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1285                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1282                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1293                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           1300                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           1305                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           1323                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             770                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             943                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1202                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            976                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12           1547                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15           1212                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.006103665430                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    20.554121                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    19.247820                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev     8.457049                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-7             7      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15          233     23.14%     23.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23          520     51.64%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31          166     16.48%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           46      4.57%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           31      3.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                 19339                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  1164                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                   145                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                    49                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                   20700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6               20700                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                     20700                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate                0.50                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                    104                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat                103500000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                 60174184914                       # Total gap between requests
system.mem_ctrls01.totMemAccLat            2757527077                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                 2369402077                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    18.058590                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    18.044059                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.726893                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16             57      5.66%      5.66% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              3      0.30%      5.96% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18            812     80.64%     86.59% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19            110     10.92%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20             13      1.29%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21             10      0.99%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  947                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  955                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                 1012                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                 1014                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                 1016                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                 1015                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                 1013                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                 1016                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                 1017                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                 1014                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                 1046                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                 1016                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                 1020                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                 1011                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                 1008                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                   13                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                  18193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6              18193                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                    18193                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              44.67                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                  8127                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy         1849786800                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy              107585520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy   11759087460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          487.028584                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE    466389451                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF   1721720000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF   8172244390                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN  21457205564                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT   2568860119                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN  25787590887                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy          265441920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy               57164085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy    8239575360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy              73370640                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       4070146080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy     2832786960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy          29306423505                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime        55416788202                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy             47303640                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy         1849670520                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy              111298320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy   11820242760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          490.865572                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE    472518000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF   1751620000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF   7278831037                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN  22212276292                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT   2541164647                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN  25920434071                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy          268114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy               59148870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy    8530735200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy              74441640                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       4140829680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy     2630341500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy          29537310180                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime        55406735954                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy             47622060                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                  1538431.43                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             129449.16                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples     39114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  110699.16                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                      22.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   22.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                      19.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                   19.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.54                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2     22150191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            22150191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2     41601006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           41601006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2     19450816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total           19450816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples        30618                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean    81.758965                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    75.353971                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    43.349359                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-127        24783     80.94%     80.94% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-191         4051     13.23%     94.17% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-255         1143      3.73%     97.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-319          466      1.52%     99.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::320-383          146      0.48%     99.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-447           20      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::448-511            4      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::832-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        30618                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM              1332864                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys               1332864                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten               1170368                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys            1170432                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2      1332864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1332864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2      1170432                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total       1170432                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2        20826                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    129449.16                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2      1332864                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 22150190.595572836697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2   2695908259                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2        18288                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2  80004845.15                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2      1170368                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 19449752.012928090990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 1463128608046                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds         1016                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState             72988                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState            17437                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds         1016                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2        20826                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             20826                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2        18288                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total            18288                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  21.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0            1318                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1318                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            1315                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            1315                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1316                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1322                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1313                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            1281                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           1304                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           1297                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           1295                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             802                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             801                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             802                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             961                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            1218                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            778                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            973                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15           1193                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.006098336764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples         1016                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    20.493110                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    19.205103                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev     8.519578                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-7             6      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-15          235     23.13%     23.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-23          530     52.17%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-31          162     15.94%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-39           47      4.63%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-47           30      2.95%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1016                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                 19641                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  1081                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                    94                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                    10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                   20826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6               20826                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                     20826                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate                1.05                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                    219                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat                104130000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                 60174206892                       # Total gap between requests
system.mem_ctrls02.totMemAccLat            2695908259                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                 2305420759                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples         1016                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.999016                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.984472                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.715073                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             75      7.38%      7.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              9      0.89%      8.27% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18            797     78.44%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19            115     11.32%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20             17      1.67%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              3      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1016                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  932                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                 1007                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                 1020                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                 1023                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                 1020                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                 1021                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                 1024                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1024                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1029                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1034                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1043                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1046                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1029                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1025                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1019                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1016                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                  18288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6              18288                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                    18288                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              45.25                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                  8276                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy         1821856230                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy              110191620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy   12193955280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          495.344106                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE    460282759                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF   1788540000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF   6186043373                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN  22552379687                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT   2446020618                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN  26741002521                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy          265544160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy               58556850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy    8661423840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy              75191340                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       4228108560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy     2340359040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy          29806801140                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime        55478366052                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy             47982240                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy         1730265210                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy              108449460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy   11998735980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          492.105923                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE    459600528                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF   1766960000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF   6836618850                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN  22537065260                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT   2264776399                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN  26311165002                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy          263451840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy               57638460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy    8654325600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy              73542000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       4177093440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy     2496068160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy          29611946940                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime        55684746861                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy             47475900                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                  1538621.93                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             131647.56                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples     39109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  112897.56                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                      22.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   22.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                      19.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                   19.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.63                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3     22142746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            22142746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3     41595688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           41595688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3     19452943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total           19452943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples        30599                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean    81.797183                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    75.510042                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    42.735162                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::0-127        24615     80.44%     80.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-255         5415     17.70%     98.14% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-383          548      1.79%     99.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-511           16      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-1023            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        30599                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM              1332416                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys               1332416                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten               1170816                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys            1170560                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3      1332416                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1332416                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3      1170560                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total       1170560                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3        20819                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    131647.56                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3      1332416                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 22142745.510862905532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3   2740770453                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3        18290                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3  80001657.33                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3      1170816                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 19457197.097638022155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 1463230312543                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds         1015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState             72950                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState            17442                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds         1015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3        20819                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             20819                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3        18290                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total            18290                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  21.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0            1287                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1284                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            1281                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            1284                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1291                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            1313                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           1341                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           1326                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           1323                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             770                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             769                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             941                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            1202                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11           1003                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12           1540                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15           1209                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.006085071376                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples         1015                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    20.512315                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    19.203291                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev     8.676045                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-7             4      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-15          252     24.83%     25.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-23          517     50.94%     76.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-31          155     15.27%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-39           52      5.12%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-47           26      2.56%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-55            5      0.49%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-63            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-151            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1015                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                 19617                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  1081                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                   105                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                    11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                   20819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6               20819                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                     20819                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate                0.97                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                    202                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat                104095000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                 60173965134                       # Total gap between requests
system.mem_ctrls03.totMemAccLat            2740770453                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                 2350414203                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples         1015                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    18.023645                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    18.009646                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.706013                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16             64      6.31%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              9      0.89%      7.19% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18            812     80.00%     87.19% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19            108     10.64%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20             13      1.28%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              9      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1015                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  938                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                 1014                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                 1017                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                 1017                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                 1019                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                 1021                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                 1022                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                 1026                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1031                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1036                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1036                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1048                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1027                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1022                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1017                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1015                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                   14                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                  18290                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6              18290                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                    18290                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              45.43                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                  8310                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy         1793923380                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy              108363780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy   12014711370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          493.130690                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE    470743801                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF   1770860000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF   6702566943                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN  22482994407                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT   2400107097                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN  26348109790                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy          268714080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy               57589125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy    8633494560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy              73313520                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       4186313040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy     2486361540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy          29673611205                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime        55529354320                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy             47282760                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy         1727749800                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy              110134500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy   12071035350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          493.243342                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE    465625174                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF   1773720000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF   6628630919                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN  22583557372                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT   2253474208                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN  26471541336                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy          266873280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy               58534080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy    8673135360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy              75341280                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       4193074080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy     2452299240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy          29680389930                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime        55681325250                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy             48211920                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                  1539092.27                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             133719.30                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples     39097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  114969.30                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                      22.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   22.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                      19.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                   19.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.64                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4     22124665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            22124665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4     41582925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           41582925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4     19458261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total           19458261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples        30688                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean    81.545360                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    75.274037                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    42.591427                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::0-127        24847     80.97%     80.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-255         5234     17.06%     98.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-383          583      1.90%     99.92% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-511           19      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        30688                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM              1331328                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys               1331328                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten               1171008                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys            1170880                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4      1331328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1331328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4      1170880                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total       1170880                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4        20802                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    133719.30                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4      1331328                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 22124664.590853076428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4   2781628933                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4        18295                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4  77830127.41                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4      1171008                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 19460387.848227992654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 1423902180907                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState             72434                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState            17478                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4        20802                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             20802                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4        18295                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total            18295                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  21.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0            1320                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1316                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            1315                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1315                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1323                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            1313                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           1296                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           1290                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           1288                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             805                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             801                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             808                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             963                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1210                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            779                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            980                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15           1196                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.001505574396                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    20.515779                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    19.057561                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev     8.877873                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-7            21      2.07%      2.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-15          225     22.19%     24.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-23          516     50.89%     75.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-31          168     16.57%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-39           45      4.44%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-47           29      2.86%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-55            7      0.69%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                 19479                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  1151                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                   133                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                    35                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                   20802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6               20802                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                     20802                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate                0.81                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                    168                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat                104010000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                 60173890542                       # Total gap between requests
system.mem_ctrls04.totMemAccLat            2781628933                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                 2391591433                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    18.044379                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    18.031332                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.684768                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             54      5.33%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              6      0.59%      5.92% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18            832     82.05%     87.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19             95      9.37%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20             18      1.78%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              8      0.79%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  953                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                 1005                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                 1015                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                 1019                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                 1022                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                 1022                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                 1021                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                 1022                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                 1032                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                 1046                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                 1038                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                 1029                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                 1025                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                 1018                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                   13                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                  18295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6              18295                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                    18295                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              45.07                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                  8245                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy         1768423290                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy              110348700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy   11893642800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          488.666237                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE    471129500                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF   1732588326                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF   7854652118                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN  21657087058                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT   2382326483                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN  26080631232                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy          268265760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy               58651725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy    8316342240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy              75191340                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       4095960960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy     2765580900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy          29404967535                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime        55591821278                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy             48076200                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy         1712418510                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy              108777900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy   11544030450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          483.724308                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE    480782390                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF   1695200000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF   8956493758                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN  21434167565                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT   2294027870                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN  25315816510                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy          271304160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy               57813030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy    8230737600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy              73356360                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       4007452800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy     3050549520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy          29107592220                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime        55699728953                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy             47512440                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                  1537594.98                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             130996.51                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples     39135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  112246.51                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                      22.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   22.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                      19.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                   19.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.33                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5     22164017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            22164017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5     41623341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           41623341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5     19459324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total           19459324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples        30734                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean    81.529511                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    75.200332                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    43.013873                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-127        24971     81.25%     81.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-191         3926     12.77%     94.02% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-255         1219      3.97%     97.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-319          481      1.57%     99.55% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::320-383          116      0.38%     99.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-447           11      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::448-511            3      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::512-575            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::576-639            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::704-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-831            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::832-895            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        30734                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM              1333696                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys               1333696                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten               1171968                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys            1170944                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5      1333696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1333696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5      1170944                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total       1170944                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5        20839                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    130996.51                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5      1333696                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 22164017.181462708861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5   2729836217                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5        18296                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5  79907036.19                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5      1171968                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 19476341.601177845150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 1461979134105                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds         1015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState             72575                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState            17497                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds         1015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5        20839                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             20839                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5        18296                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total            18296                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  21.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0            1290                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1290                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1283                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            1293                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            1282                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            1313                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           1337                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           1331                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           1328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             772                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             773                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             943                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1206                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11           1000                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15           1215                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.006083672110                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples         1015                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    20.541872                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    19.114905                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev     8.790683                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-7            14      1.38%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15          230     22.66%     24.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23          512     50.44%     74.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31          177     17.44%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           50      4.93%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           22      2.17%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55            7      0.69%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-79            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total         1015                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                 19576                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  1102                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                   124                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                    33                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                   20839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6               20839                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                     20839                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate                1.05                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                    218                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat                104195000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                 60173779653                       # Total gap between requests
system.mem_ctrls05.totMemAccLat            2729836217                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                 2339104967                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples         1015                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    18.041379                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    18.026320                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.737995                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16             61      6.01%      6.01% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              8      0.79%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18            820     80.79%     87.59% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19             96      9.46%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20             17      1.67%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21             10      0.99%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              3      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total         1015                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  943                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  962                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                 1004                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                 1022                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                 1019                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                 1017                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                 1017                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                 1018                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                 1018                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                 1027                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                 1027                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                 1033                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                 1044                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                 1035                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                 1032                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                 1023                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                 1020                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                   12                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                  18296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6              18296                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                    18296                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              44.81                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                  8198                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy         1824140220                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy              109256280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy   12021489240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          489.737681                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE    451279000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF   1744860000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF   7505726355                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN  21625218114                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT   2490810559                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN  26362822906                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy          258850560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy               58063500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy    8304044160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy              73427760                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       4124849040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy     2642198580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy          29469440550                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime        55493123327                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy             47345400                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy         1766408910                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy              110205900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy   11765177340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          485.802956                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE    474454250                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF   1708720000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF   8559677746                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN  21231714150                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT   2400308778                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN  25799108084                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy          269648160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy               58572030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy    8153566080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy              75398400                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       4039414080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy     2942532600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy          29232672660                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime        55590139110                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy             48243240                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                  1539533.68                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             127938.72                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples     39086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  109188.72                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                      22.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   22.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                      19.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                   19.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6     22120410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            22120410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6     41571226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           41571226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6     19450816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total           19450816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples        30730                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean    81.388090                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    75.178462                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    42.458934                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127        24917     81.08%     81.08% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255         5225     17.00%     98.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383          561      1.83%     99.91% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511           22      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        30730                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM              1331072                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys               1331072                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1170304                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys            1170432                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6      1331072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1331072                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6      1170432                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1170432                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6        20798                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    127938.72                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6      1331072                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 22120410.256733115762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6   2660869405                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6        18288                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6  77387161.07                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6      1170304                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 19448688.429398104548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 1415256401568                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState             72803                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState            17453                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6        20798                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             20798                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6        18288                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total            18288                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  21.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0            1319                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            1319                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1314                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            1321                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1314                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            1281                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           1298                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           1288                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             801                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             800                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             802                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1204                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            986                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12           1541                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15           1196                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.001403908399                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    20.499014                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    19.013185                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev     8.843350                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-7            28      2.76%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15          183     18.05%     20.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23          558     55.03%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31          160     15.78%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           53      5.23%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           27      2.66%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-87            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-159            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                 19603                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  1091                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                    97                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                     7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                   20798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6               20798                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                     20798                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate                1.00                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                    207                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat                103990000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                 60174213552                       # Total gap between requests
system.mem_ctrls06.totMemAccLat            2660869405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                 2270906905                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    18.033531                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    18.019075                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.718436                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             64      6.31%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              7      0.69%      7.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18            811     79.98%     86.98% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19            104     10.26%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             19      1.87%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              9      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1002                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1015                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1019                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1020                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1022                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1027                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1033                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1043                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1049                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1029                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1023                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1022                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1020                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                  18288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6              18288                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                    18288                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              44.53                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                  8144                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy         1805243010                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy              110084520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy   12065245860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          489.035574                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE    443541000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF   1740440000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF   7641312819                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN  21436063137                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT   2455180217                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN  26458865511                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy          258238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy               58503720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy    8231472000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy              75148500                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       4114400160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy     2657503320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy          29427191970                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime        55532674133                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy             47893500                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy         1736937630                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy              109349100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy   12319154070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          494.191559                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE    454380000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF   1779440000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF   6470017984                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN  22187368894                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT   2268019814                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN  27015642379                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy          262063680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy               58116630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy    8522826240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy              73349220                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       4206596160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy     2396887560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy          29737447860                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime        55669561278                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy             47559420                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                  1538935.10                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             126512.91                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples     39101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  107762.91                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                      22.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   22.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                      19.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                   19.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7     22125728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            22125728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7     41587180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           41587180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7     19461451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total           19461451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples        30710                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean    81.480690                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    75.168807                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    42.913685                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::0-127        24955     81.26%     81.26% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-255         5126     16.69%     97.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-383          604      1.97%     99.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-511           21      0.07%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        30710                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM              1331392                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys               1331392                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1170944                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys            1171072                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7      1331392                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1331392                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7      1171072                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       1171072                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7        20803                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    126512.91                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7      1331392                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 22125728.174383066595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7   2631848169                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7        18298                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7  79875887.33                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7      1170944                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 19459324.264698002487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 1461568986289                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState             72737                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState            17471                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7        20803                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             20803                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7        18298                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total            18298                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  21.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            1288                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1283                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1288                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            1313                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           1333                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           1322                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           1318                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           1312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           1312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             772                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             771                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             942                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1202                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            812                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            994                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12           1542                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15           1211                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.006090318124                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    20.510848                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    18.891027                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev     9.004846                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-7            26      2.56%      2.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-15          214     21.10%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-23          535     52.76%     76.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-31          145     14.30%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-39           56      5.52%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-47           26      2.56%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-55            8      0.79%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-63            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                 19610                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  1088                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                    88                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                    13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                     4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                   20803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6               20803                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                     20803                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate                0.84                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                    174                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat                104015000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                 60173901198                       # Total gap between requests
system.mem_ctrls07.totMemAccLat            2631848169                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                 2241791919                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    18.043393                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    18.026732                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.776055                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             69      6.80%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              6      0.59%      7.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18            801     78.99%     86.39% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19            104     10.26%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             22      2.17%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              9      0.89%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  937                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  948                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 1017                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 1024                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 1018                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 1026                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 1023                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 1027                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 1027                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 1047                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 1045                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 1027                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 1025                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 1022                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                  18298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6              18298                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                    18298                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              44.90                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                  8215                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy         1814905650                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy              108949260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy   12093874110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          488.843480                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE    443906670                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF   1738620000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF   7700288575                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN  21298416463                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT   2477101072                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN  26515829951                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy          258342240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy               57900315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy    8178623520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy              73342080                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       4110097680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy     2669231160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy          29415632955                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime        55511791889                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy             47319300                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy         1830659880                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy              110341560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy   12284564190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          494.417727                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE    444963887                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF   1782820000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF   6368033124                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN  22169105648                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT   2470821626                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN  26939798088                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy          259254720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy               58644135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy    8512956000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy              75212760                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       4214586480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy     2352718560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy          29751057285                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime        55475472306                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy             48185820                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                  1538973.00                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             131503.62                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples     39100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  112753.62                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                      22.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   22.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                      19.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                   19.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8     22137428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            22137428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8     41586116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           41586116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8     19448688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total           19448688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples        30649                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean    81.670006                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    75.345736                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    42.779846                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-127        24785     80.87%     80.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-191         4107     13.40%     94.27% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-255         1122      3.66%     97.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-319          477      1.56%     99.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::320-383          136      0.44%     99.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-447           15      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::448-511            2      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-703            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        30649                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM              1332096                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys               1332096                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten               1170816                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys            1170304                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8      1332096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1332096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8      1170304                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1170304                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8        20814                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    131503.62                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8      1332096                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 22137427.593212954700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8   2737116289                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8        18286                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8  79800906.56                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8      1170816                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 19457197.097638022155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 1459239377356                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds         1014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState             72580                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState            17490                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds         1014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8        20814                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             20814                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8        18286                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total            18286                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  21.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0            1317                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1315                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            1317                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1314                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1314                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            1322                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1313                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            1281                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           1307                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           1293                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           1289                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             803                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             802                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             802                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             960                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            1219                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            975                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12           1542                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15           1195                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.006550289026                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples         1014                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    20.522682                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    19.107623                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev     8.394927                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-7            23      2.27%      2.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-15          230     22.68%     24.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-23          472     46.55%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-31          207     20.41%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-39           62      6.11%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-47           14      1.38%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1014                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                 19441                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  1190                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                   141                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                    36                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                   20814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6               20814                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                     20814                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate                1.13                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                    236                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat                104070000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                 60173844255                       # Total gap between requests
system.mem_ctrls08.totMemAccLat            2737116289                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                 2346853789                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples         1014                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    18.041420                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    18.027432                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.711116                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             59      5.82%      5.82% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              3      0.30%      6.11% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18            825     81.36%     87.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19            105     10.36%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             12      1.18%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              8      0.79%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1014                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  952                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  961                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1012                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1016                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1015                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1022                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1029                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1019                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1046                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1035                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1027                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1020                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1015                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1014                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                   12                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                  18286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6              18286                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                    18286                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              44.98                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                  8225                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy         1828742970                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy              108542280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy   12018923670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          488.387338                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE    455901750                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF   1731340000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF   7906484925                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN  21213155880                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT   2515141971                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN  26357415474                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy          263340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy               57691590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy    8145876000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy              75148500                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       4092887760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy     2746205160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy          29388185070                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime        55474945652                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy             47992680                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy         1831486380                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy              110298720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy   11826006030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          490.019370                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE    470052500                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF   1745640000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF   7462333894                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN  22058162115                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT   2506235867                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN  25932084439                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy          267476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy               58621365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy    8471780160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy              73492020                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       4126692960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy     2668980840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy          29486390865                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime        55446560729                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy             47502000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                  1543989.26                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             131814.28                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples     38973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  113064.28                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                      21.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   21.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                      19.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                   19.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9     21986399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            21986399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9     41451041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           41451041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9     19464642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total           19464642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples        30597                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean    81.530608                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    75.231225                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    42.931121                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127        24796     81.04%     81.04% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255         5168     16.89%     97.93% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383          607      1.98%     99.92% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511           18      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639            4      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        30597                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM              1323008                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys               1323008                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1171648                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys            1171264                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9      1323008                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1323008                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9      1171264                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       1171264                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9        20672                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    131814.28                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9      1323008                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 21986398.731954369694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9   2724864737                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9        18301                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9  77450835.65                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9      1171648                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 19471023.683527894318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 1417427743227                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds         1015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState             72296                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState            17532                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds         1015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9        20672                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             20672                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9        18301                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total            18301                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  21.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0            1285                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1282                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            1287                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1282                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            1290                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            1312                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            1313                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           1334                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           1316                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           1291                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             774                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             776                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             942                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1192                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            815                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11           1008                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12           1546                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15           1204                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.001398025114                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples         1015                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    20.367488                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    19.001034                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev     8.346415                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-7            15      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15          226     22.27%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23          509     50.15%     73.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31          187     18.42%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39           53      5.22%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           21      2.07%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         1015                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                 19391                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  1098                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                   157                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                    25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                   20672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6               20672                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                     20672                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate                0.69                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                    143                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat                103360000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                 60173893539                       # Total gap between requests
system.mem_ctrls09.totMemAccLat            2724864737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                 2337264737                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples         1015                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    18.036453                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    18.022026                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.719996                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             62      6.11%      6.11% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              6      0.59%      6.70% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18            818     80.59%     87.29% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19            104     10.25%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             14      1.38%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              9      0.89%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         1015                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  959                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 1002                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 1018                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 1021                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 1018                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 1024                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 1020                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 1023                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 1022                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 1051                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 1035                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 1026                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 1026                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 1015                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 1015                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                   23                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                  18301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6              18301                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                    18301                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              45.02                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                  8240                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy         1850792850                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy              107892540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy   11840058810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          487.721397                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE    457824000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF   1729000000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF   7969401421                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN  21488872565                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT   2564783533                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN  25965077415                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy          263845920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy               57342450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy    8252026560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy              73306380                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       4087356000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy     2765598180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy          29348112810                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime        55420354163                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy             47303640                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy         1786334400                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy              110584320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy   11814912120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          490.187949                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE    476658661                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF   1745900000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF   7445563340                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN  22192715036                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT   2406085409                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN  25907195760                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy          269258400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy               58773165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy    8523742080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy              74327400                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       4127307600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy     2678476200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy          29496534915                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime        55545216932                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy             48258900                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                  1554216.47                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             131887.39                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples     38717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  113137.39                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                      19.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                   19.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.55                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10     21854514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            21854514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10     41177700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           41177700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10     19323186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total           19323186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples        30452                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean    81.389203                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    75.167430                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    42.356782                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-127        24692     81.08%     81.08% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-191         4074     13.38%     94.46% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-255         1069      3.51%     97.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-319          451      1.48%     99.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::320-383          141      0.46%     99.92% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-447           18      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::448-511            3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-831            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        30452                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM              1315136                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys               1315136                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1163328                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys            1162752                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10      1315072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1315072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10      1162752                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1162752                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10        20549                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    131887.39                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10      1315136                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 21855577.957765590400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10   2710153990                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10        18168                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10  80357249.13                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10      1163328                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 19332757.824629187584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 1459930502190                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds         1009                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState             72254                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState            17320                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds         1009                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10        20548                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             20548                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10        18168                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total            18168                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  21.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1287                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1289                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1282                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            1281                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           1304                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           1289                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             772                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             771                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             776                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             943                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1213                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            970                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15           1197                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.006130453282                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples         1009                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    20.371655                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    19.180292                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev     7.929227                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-7             6      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-15          229     22.70%     23.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-23          506     50.15%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-31          192     19.03%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-39           57      5.65%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-47           15      1.49%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-55            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-63            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1009                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                 19404                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  1043                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                    85                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                    17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                   20549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6               20549                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                     20549                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate                0.25                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                     52                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat                102745000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                 60174599166                       # Total gap between requests
system.mem_ctrls10.totMemAccLat            2710153990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                 2324860240                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples         1009                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    18.014866                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    18.001108                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.697769                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16             66      6.54%      6.54% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              7      0.69%      7.23% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18            811     80.38%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19            100      9.91%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             21      2.08%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              4      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1009                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  936                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  945                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1010                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1013                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1013                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1013                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1013                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1011                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1019                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1018                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1023                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1026                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1038                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1027                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1016                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1013                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1009                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                   11                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                  18168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6              18168                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                    18168                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              45.26                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                  8222                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy         1828844430                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy              109013520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy   12054145680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          492.883944                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE    469067418                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF   1767220000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF   6814693645                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN  22209534835                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT   2480442970                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN  26434524735                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy          267743520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy               57938265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy    8528462400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy              73320660                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       4177708080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy     2510189700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy          29658763515                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime        55456601023                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy             47413260                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy         1773426750                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy              108428040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy   12097600770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          491.601777                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE    447888000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF   1762800000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF   6969094927                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN  22105983515                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT   2362630730                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN  26526187567                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy          259268640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy               57627075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy    8488856640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy              73434900                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       4167259200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy     2504207880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy          29581610535                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime        55600852403                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy             47470680                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                  1553642.44                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             132698.73                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples     38731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  113948.73                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                      19.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.57                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11     21861959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            21861959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11     41193654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           41193654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11     19331694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total           19331694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples        30375                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean    81.589202                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    75.315393                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    42.619473                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127        24563     80.87%     80.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255         5194     17.10%     97.97% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383          597      1.97%     99.93% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511           18      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        30375                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM              1315520                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys               1315520                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten               1163072                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys            1163264                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11      1315520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1315520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11      1163264                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total       1163264                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11        20555                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    132698.73                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11      1315520                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 21861959.458945531398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11   2727622352                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11        18176                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11  80585186.23                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11      1163072                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 19328503.490509226918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 1464716344892                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState             72282                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState            17333                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11        20555                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             20555                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11        18176                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total            18176                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  21.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1288                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            1283                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1289                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            1281                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           1306                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           1286                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             772                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             775                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             940                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1208                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             769                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            781                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            969                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12           1539                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15           1204                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.006101813950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    20.405164                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    19.177381                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev     8.204196                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-7             8      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15          232     23.04%     23.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23          501     49.75%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31          188     18.67%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39           57      5.66%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           16      1.59%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55            2      0.20%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                 19360                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  1076                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                   102                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                    15                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                   20555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6               20555                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                     20555                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate                0.29                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                     59                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat                102775000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                 60174125307                       # Total gap between requests
system.mem_ctrls11.totMemAccLat            2727622352                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                 2342216102                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    18.046673                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    18.033971                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.675330                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16             52      5.16%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              7      0.70%      5.86% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18            824     81.83%     87.69% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19             99      9.83%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20             17      1.69%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              7      0.70%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  945                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  963                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  998                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                 1013                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                 1013                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                 1014                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                 1017                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                 1017                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                 1019                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                 1039                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                 1034                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                 1020                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                 1022                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                 1008                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                 1007                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                 1008                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                    9                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                  18176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6              18176                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                    18176                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              45.62                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                  8292                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy         1796946090                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy              108135300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy   12175626930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          493.925278                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE    475325344                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF   1772940000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF   6636705421                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN  22184984143                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT   2404253845                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN  26701101024                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy          269580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy               57467685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy    8519044800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy              73327800                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       4191230160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy     2478229860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy          29721424665                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime        55521918677                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy             47350620                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy         1806139050                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy              108763620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy   12100325370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          491.880979                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE    453195750                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF   1762540000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF   6973062807                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN  22015820832                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT   2434358213                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN  26535824156                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy          260743680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy               57805440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy    8455877280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy              73442040                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       4166644560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy     2516519580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy          29598411180                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime        55522439040                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy             47512440                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                  1553713.52                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             134007.54                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples     38729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  115257.54                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                      21.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   21.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                      19.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.65                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12     21866214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            21866214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12     41191527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           41191527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12     19325313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total           19325313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples        30493                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean    81.260880                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    75.060110                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    42.565763                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127        24780     81.26%     81.26% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255         5075     16.64%     97.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383          616      2.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511           17      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        30493                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM              1315776                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys               1315776                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten               1162304                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys            1162880                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12      1315776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1315776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12      1162880                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total       1162880                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12        20559                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    134007.54                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12      1315776                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 21866213.793065492064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12   2755061009                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12        18170                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12  80500386.37                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12      1162304                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 19315740.488149344921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 1462692020316                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState             71839                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState            17354                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12        20559                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             20559                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12        18170                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total            18170                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  21.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0            1288                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1283                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            1291                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1288                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            1281                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           1306                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           1292                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           1289                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             771                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             771                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             941                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1206                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            781                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            970                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12           1540                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15           1195                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.006106396696                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    20.413108                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    18.989692                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev     8.512542                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-7            18      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-15          244     24.23%     26.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-23          477     47.37%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-31          178     17.68%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-39           66      6.55%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-47           18      1.79%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-71            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                 19267                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  1120                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                   131                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                    36                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                     5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                   20559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6               20559                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                     20559                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate                0.30                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                     62                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat                102795000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                 60173770995                       # Total gap between requests
system.mem_ctrls12.totMemAccLat            2755061009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                 2369579759                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    18.034757                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    18.022151                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.670141                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             57      5.66%      5.66% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              5      0.50%      6.16% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18            816     81.03%     87.19% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19            109     10.82%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20             17      1.69%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                 1004                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                 1013                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                 1012                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                 1045                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                 1021                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                 1014                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                 1011                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                 1007                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                   15                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                  18170                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6              18170                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                    18170                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              44.93                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                  8164                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy         1777494270                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy              108378060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy   11828669640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          488.811935                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE    485932517                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF   1734980000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF   7772496771                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN  21842990403                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT   2397475780                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN  25940086128                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy          272413440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy               57600510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy    8387786400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy              73342080                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       4101492720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy     2754358800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy          29413734750                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime        55554817705                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy             47329740                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy         1796731200                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy              109363380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy   11621598330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          484.548111                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE    477529250                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF   1699620000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF   8826910183                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN  21208854771                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT   2475183270                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN  25486045610                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy          270468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy               58120425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy    8145172800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy              73463460                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       4017901680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy     3013325280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy          29157163725                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime        55516240863                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy             47470680                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                  1552792.61                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             135562.87                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples     38752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  116812.87                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                      21.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   21.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.07                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                      19.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                   19.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.59                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13     21877913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            21877913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13     41215989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           41215989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13     19338076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total           19338076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples        30453                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean    81.426460                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    75.133630                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    42.871030                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-127        24749     81.27%     81.27% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-191         3982     13.08%     94.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-255         1053      3.46%     97.80% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-319          523      1.72%     99.52% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::320-383          126      0.41%     99.93% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-447           13      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::448-511            1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-575            2      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::576-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::832-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-959            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        30453                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM              1316480                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys               1316480                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1163456                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys            1163648                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13      1316480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1316480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13      1163648                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       1163648                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13        20570                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    135562.87                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13      1316480                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 21877913.211895383894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13   2788528240                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13        18182                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13  78166639.38                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13      1163456                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 19334884.991689167917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 1421225837188                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds         1007                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState             71758                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState            17380                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds         1007                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13        20570                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             20570                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13        18182                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total            18182                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  21.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0            1287                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1285                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            1289                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1287                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            1282                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           1310                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           1298                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           1292                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             773                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             771                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             944                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1193                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            783                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            985                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15           1201                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.001404606526                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples         1007                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    20.425025                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    19.029160                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev     8.353883                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-7            19      1.89%      1.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-15          210     20.85%     22.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-23          528     52.43%     75.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-31          168     16.68%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-39           62      6.16%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-47           14      1.39%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-55            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-63            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1007                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                 19261                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  1100                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                   161                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                    40                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                     6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                   20570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6               20570                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                     20570                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate                0.34                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                     70                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat                102850000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                 60173819280                       # Total gap between requests
system.mem_ctrls13.totMemAccLat            2788528240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                 2402840740                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples         1007                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    18.052632                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    18.037003                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.751546                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             63      6.26%      6.26% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              8      0.79%      7.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18            791     78.55%     85.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19            117     11.62%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             19      1.89%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              5      0.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              3      0.30%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1007                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  935                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  951                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  995                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1011                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1015                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1019                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1018                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1015                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1013                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1015                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1026                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1019                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1039                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1023                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1026                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1016                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1017                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1008                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                   16                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                  18182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6              18182                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                    18182                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              45.23                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                  8223                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy         1855907460                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy              109299120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy   11875863930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          488.394603                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE    468381750                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF   1730040000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF   7921958640                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN  21437209405                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT   2574117169                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN  26043601814                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy          266738400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy               58078680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy    8231871360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy              73313520                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       4089814560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy     2776838580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy          29388622260                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime        55402109628                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy             47287980                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy         1778054580                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy              108171000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy   11555453820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          484.166537                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE    478683250                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF   1698060000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF   8877637621                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN  21348260195                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT   2433908231                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN  25337602875                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy          270346560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy               57490455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy    8197757760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy              73577700                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       4014213840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy     3028167180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy          29134202895                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime        55562717761                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy             47606400                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                  1553988.63                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             130068.57                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples     38722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  111318.57                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                      19.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.67                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14     21855578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            21855578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14     41184081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           41184081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14     19328503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total           19328503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples        30481                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean    81.303369                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    75.027796                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    43.286191                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127        24822     81.43%     81.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255         5042     16.54%     97.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383          582      1.91%     99.89% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511           30      0.10%     99.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151            2      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        30481                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM              1315136                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys               1315136                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten               1162176                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys            1163072                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14      1315136                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1315136                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14      1163072                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1163072                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14        20549                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    130068.57                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14      1315136                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 21855577.957765590400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14   2672779032                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14        18173                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14  78264912.14                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14      1162176                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 19313613.321089364588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 1422308248243                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds         1008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState             72074                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState            17311                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds         1008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14        20549                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             20549                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14        18173                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total            18173                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  21.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0            1287                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            1285                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1288                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            1287                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           1304                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           1289                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           1287                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             769                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             940                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1190                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            778                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            988                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15           1199                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.001569023278                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    20.366071                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    18.897475                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev     8.700918                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-7            22      2.18%      2.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-15          219     21.73%     23.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-23          509     50.50%     74.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-31          174     17.26%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-39           56      5.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-47           23      2.28%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-55            3      0.30%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-79            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-159            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                 19418                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  1024                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                    88                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                    16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                     3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                   20549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6               20549                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                     20549                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate                0.23                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                     47                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat                102745000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                 60173547552                       # Total gap between requests
system.mem_ctrls14.totMemAccLat            2672779032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                 2287485282                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    18.014881                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    18.002364                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.666086                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16             61      6.05%      6.05% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              3      0.30%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18            826     81.94%     88.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19            103     10.22%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              9      0.89%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              5      0.50%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  943                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  953                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1002                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1017                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1010                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1016                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1016                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1019                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 1017                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 1020                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 1022                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 1027                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 1035                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 1018                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 1010                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 1008                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 1009                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                  18173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6              18173                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                    18173                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              45.01                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                  8179                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy         1777747350                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy              108735060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy   12009483900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          486.363825                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE    445692000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF   1718080000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF   8306957866                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN  20953389678                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT   2414151133                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN  26336626851                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy          257814240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy               57786465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy    8046233280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy              73320660                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       4061541120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy     2822862420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy          29266422345                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime        55592393286                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy             47282760                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy         1771795410                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy              108920700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy   12211317480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          492.629293                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE    450504500                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF   1768780000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF   6785903513                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN  22036394656                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT   2354034643                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN  26779176597                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy          261607680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy               57888930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy    8461959360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy              73399200                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       4181395920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy     2464624440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy          29643440160                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime        55598438549                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy             47601180                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                  1553901.69                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             130907.45                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples     38725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  112157.45                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                      21.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   21.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.06                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                      19.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                   19.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.50                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.32                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15     21855578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            21855578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15     41187272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           41187272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15     19331694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total           19331694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples        30443                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean    81.417469                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    75.117819                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    42.931493                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-127        24758     81.33%     81.33% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-191         3939     12.94%     94.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-255         1102      3.62%     97.88% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-319          492      1.62%     99.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::320-383          125      0.41%     99.91% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-447           20      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::448-511            2      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::576-639            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-703            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-831            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::832-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        30443                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM              1315136                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys               1315136                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten               1163776                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys            1163264                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15      1315136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1315136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15      1163264                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total       1163264                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15        20549                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    130907.45                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15      1315136                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 21855577.957765590400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15   2690017151                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15        18176                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15  80145603.02                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15      1163776                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 19340202.909339118749                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 1456726480543                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds         1008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState             72064                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState            17352                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds         1008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15        20549                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             20549                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15        18176                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total            18176                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  21.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0            1286                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            1286                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1284                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            1281                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1282                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            1286                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1281                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           1306                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           1290                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           1287                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           1280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           1280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             771                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             770                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             773                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             943                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1204                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            780                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            980                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12           1543                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13           1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14           1536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15           1204                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.006096451318                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    20.395833                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    18.883646                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev     8.490140                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-7            26      2.58%      2.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15          227     22.52%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23          491     48.71%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31          173     17.16%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           66      6.55%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           21      2.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55            2      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-143            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                 19377                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  1064                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                    89                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                    16                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                   20549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6               20549                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                     20549                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate                0.23                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                     47                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat                102745000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                 60174842922                       # Total gap between requests
system.mem_ctrls15.totMemAccLat            2690017151                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                 2304723401                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    18.039683                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    18.026051                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.703525                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             56      5.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              3      0.30%      5.85% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18            831     82.44%     88.29% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19             96      9.52%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20             11      1.09%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              9      0.89%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  947                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  957                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  999                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                 1010                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                 1013                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                 1018                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                 1013                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                 1018                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                 1020                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                 1020                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                 1029                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                 1034                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                 1025                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                 1020                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                 1013                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                 1010                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                 1008                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                  18176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6              18176                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                    18176                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              45.33                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                  8240                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy         1791555600                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy              108063900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy   12071080950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          487.395341                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE    450139500                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF   1724320000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF   8114918620                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN  20974713083                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT   2438984852                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN  26471616340                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy          259583040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy               57429735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy    8054299680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy              73299240                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       4076292480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy     2785716360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy          29328492735                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime        55560872527                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy             47340180                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy         1786936890                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy              109320540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy   12157136700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          492.115011                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE    451918500                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF   1764360000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF   6914256399                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN  21993256477                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT   2391527094                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN  26660432405                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy          261589440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy               58101450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy    8445425280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy              73420620                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       4170947040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy     2498505840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy          29612493810                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime        55564282158                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy             47580300                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |       18173      6.23%      6.23% |       18193      6.24%     12.46% |       18288      6.27%     18.73% |       18290      6.27%     25.00% |       18295      6.27%     31.27% |       18296      6.27%     37.54% |       18288      6.27%     43.81% |       18298      6.27%     50.08% |       18286      6.27%     56.35% |       18301      6.27%     62.62% |       18168      6.23%     68.85% |       18176      6.23%     75.08% |       18170      6.23%     81.31% |       18182      6.23%     87.54% |       18173      6.23%     93.77% |       18176      6.23%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total       291753                      
system.ruby.Directory_Controller.Exclusive_Unblock |       16415      6.25%      6.25% |       16421      6.25%     12.50% |       16422      6.25%     18.75% |       16416      6.25%     25.00% |       16410      6.25%     31.25% |       16421      6.25%     37.50% |       16412      6.25%     43.75% |       16413      6.25%     50.00% |       16416      6.25%     56.25% |       16424      6.25%     62.50% |       16415      6.25%     68.75% |       16418      6.25%     75.00% |       16417      6.25%     81.25% |       16426      6.25%     87.50% |       16412      6.25%     93.75% |       16417      6.25%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total       262675                      
system.ruby.Directory_Controller.GETS    |        4142      6.07%      6.07% |        4279      6.27%     12.33% |        4404      6.45%     18.78% |        4403      6.45%     25.23% |        4392      6.43%     31.66% |        4418      6.47%     38.13% |        4386      6.42%     44.55% |        4390      6.43%     50.98% |        4398      6.44%     57.42% |        4248      6.22%     63.64% |        4134      6.05%     69.70% |        4137      6.06%     75.76% |        4142      6.07%     81.82% |        4144      6.07%     87.89% |        4137      6.06%     93.95% |        4132      6.05%    100.00%
system.ruby.Directory_Controller.GETS::total        68286                      
system.ruby.Directory_Controller.GETX    |       16415      6.25%      6.25% |       16421      6.25%     12.50% |       16422      6.25%     18.75% |       16416      6.25%     25.00% |       16410      6.25%     31.25% |       16421      6.25%     37.50% |       16412      6.25%     43.75% |       16413      6.25%     50.00% |       16416      6.25%     56.25% |       16424      6.25%     62.50% |       16415      6.25%     68.75% |       16418      6.25%     75.00% |       16417      6.25%     81.25% |       16426      6.25%     87.50% |       16412      6.25%     93.75% |       16417      6.25%    100.00%
system.ruby.Directory_Controller.GETX::total       262675                      
system.ruby.Directory_Controller.I.GETS  |        4136      6.07%      6.07% |        4271      6.27%     12.33% |        4392      6.44%     18.78% |        4397      6.45%     25.23% |        4385      6.43%     31.66% |        4401      6.46%     38.12% |        4382      6.43%     44.55% |        4379      6.42%     50.97% |        4388      6.44%     57.41% |        4245      6.23%     63.64% |        4128      6.06%     69.69% |        4133      6.06%     75.76% |        4134      6.06%     81.82% |        4141      6.08%     87.90% |        4128      6.06%     93.95% |        4123      6.05%    100.00%
system.ruby.Directory_Controller.I.GETS::total        68163                      
system.ruby.Directory_Controller.I.GETX  |       16413      6.25%      6.25% |       16420      6.25%     12.50% |       16411      6.25%     18.75% |       16413      6.25%     25.00% |       16410      6.25%     31.25% |       16419      6.25%     37.50% |       16411      6.25%     43.75% |       16411      6.25%     50.00% |       16413      6.25%     56.25% |       16423      6.25%     62.50% |       16410      6.25%     68.75% |       16412      6.25%     75.00% |       16413      6.25%     81.25% |       16424      6.25%     87.50% |       16412      6.25%     93.75% |       16414      6.25%    100.00%
system.ruby.Directory_Controller.I.GETX::total       262629                      
system.ruby.Directory_Controller.I.Memory_Ack |       18167      6.23%      6.23% |       18184      6.23%     12.46% |       18282      6.27%     18.73% |       18285      6.27%     25.00% |       18291      6.27%     31.27% |       18290      6.27%     37.54% |       18283      6.27%     43.81% |       18293      6.27%     50.08% |       18281      6.27%     56.35% |       18295      6.27%     62.62% |       18163      6.23%     68.85% |       18171      6.23%     75.08% |       18165      6.23%     81.31% |       18177      6.23%     87.54% |       18167      6.23%     93.77% |       18170      6.23%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total       291664                      
system.ruby.Directory_Controller.IS.Memory_Data |        4136      6.07%      6.07% |        4271      6.27%     12.33% |        4392      6.44%     18.78% |        4397      6.45%     25.23% |        4385      6.43%     31.66% |        4401      6.46%     38.12% |        4382      6.43%     44.55% |        4379      6.42%     50.97% |        4388      6.44%     57.41% |        4245      6.23%     63.64% |        4127      6.05%     69.69% |        4133      6.06%     75.75% |        4134      6.06%     81.82% |        4141      6.08%     87.90% |        4128      6.06%     93.95% |        4123      6.05%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total        68162                      
system.ruby.Directory_Controller.IS.Unblock |        4136      6.07%      6.07% |        4271      6.27%     12.33% |        4392      6.44%     18.78% |        4397      6.45%     25.23% |        4385      6.43%     31.66% |        4401      6.46%     38.12% |        4382      6.43%     44.55% |        4379      6.42%     50.97% |        4388      6.44%     57.41% |        4245      6.23%     63.64% |        4127      6.05%     69.69% |        4133      6.06%     75.75% |        4135      6.07%     81.82% |        4141      6.08%     87.90% |        4128      6.06%     93.95% |        4123      6.05%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total        68163                      
system.ruby.Directory_Controller.Last_Unblock |           6      4.88%      4.88% |           8      6.50%     11.38% |          12      9.76%     21.14% |           6      4.88%     26.02% |           7      5.69%     31.71% |          17     13.82%     45.53% |           4      3.25%     48.78% |          11      8.94%     57.72% |          10      8.13%     65.85% |           3      2.44%     68.29% |           6      4.88%     73.17% |           4      3.25%     76.42% |           8      6.50%     82.93% |           3      2.44%     85.37% |           9      7.32%     92.68% |           9      7.32%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total          123                      
system.ruby.Directory_Controller.M.PUTO_SHARERS |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.M.PUTO_SHARERS::total           89                      
system.ruby.Directory_Controller.M.PUTX  |       18167      6.23%      6.23% |       18184      6.23%     12.46% |       18282      6.27%     18.73% |       18285      6.27%     25.00% |       18291      6.27%     31.27% |       18290      6.27%     37.54% |       18283      6.27%     43.81% |       18293      6.27%     50.08% |       18281      6.27%     56.35% |       18295      6.27%     62.62% |       18163      6.23%     68.85% |       18171      6.23%     75.08% |       18165      6.23%     81.31% |       18177      6.23%     87.54% |       18167      6.23%     93.77% |       18170      6.23%    100.00%
system.ruby.Directory_Controller.M.PUTX::total       291664                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |       18167      6.23%      6.23% |       18184      6.23%     12.46% |       18282      6.27%     18.73% |       18285      6.27%     25.00% |       18291      6.27%     31.27% |       18290      6.27%     37.54% |       18283      6.27%     43.81% |       18293      6.27%     50.08% |       18281      6.27%     56.35% |       18295      6.27%     62.62% |       18163      6.23%     68.85% |       18171      6.23%     75.08% |       18165      6.23%     81.31% |       18177      6.23%     87.54% |       18167      6.23%     93.77% |       18170      6.23%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total       291664                      
system.ruby.Directory_Controller.MIS.Dirty_Writeback |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.MIS.Dirty_Writeback::total           89                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |       16415      6.25%      6.25% |       16421      6.25%     12.50% |       16422      6.25%     18.75% |       16416      6.25%     25.00% |       16410      6.25%     31.25% |       16421      6.25%     37.50% |       16412      6.25%     43.75% |       16413      6.25%     50.00% |       16416      6.25%     56.25% |       16424      6.25%     62.50% |       16415      6.25%     68.75% |       16418      6.25%     75.00% |       16417      6.25%     81.25% |       16426      6.25%     87.50% |       16412      6.25%     93.75% |       16417      6.25%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total       262675                      
system.ruby.Directory_Controller.MM.Memory_Data |       16415      6.25%      6.25% |       16421      6.25%     12.50% |       16422      6.25%     18.75% |       16416      6.25%     25.00% |       16410      6.25%     31.25% |       16421      6.25%     37.50% |       16412      6.25%     43.75% |       16413      6.25%     50.00% |       16416      6.25%     56.25% |       16424      6.25%     62.50% |       16415      6.25%     68.75% |       16418      6.25%     75.00% |       16417      6.25%     81.25% |       16426      6.25%     87.50% |       16412      6.25%     93.75% |       16417      6.25%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total       262675                      
system.ruby.Directory_Controller.Memory_Ack |       18173      6.23%      6.23% |       18193      6.24%     12.46% |       18288      6.27%     18.73% |       18290      6.27%     25.00% |       18295      6.27%     31.27% |       18296      6.27%     37.54% |       18288      6.27%     43.81% |       18298      6.27%     50.08% |       18286      6.27%     56.35% |       18301      6.27%     62.62% |       18168      6.23%     68.85% |       18176      6.23%     75.08% |       18170      6.23%     81.31% |       18182      6.23%     87.54% |       18173      6.23%     93.77% |       18176      6.23%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total       291753                      
system.ruby.Directory_Controller.Memory_Data |       20557      6.21%      6.21% |       20700      6.25%     12.47% |       20826      6.29%     18.76% |       20819      6.29%     25.05% |       20802      6.29%     31.33% |       20839      6.30%     37.63% |       20798      6.28%     43.91% |       20803      6.29%     50.20% |       20814      6.29%     56.49% |       20672      6.25%     62.74% |       20548      6.21%     68.94% |       20555      6.21%     75.16% |       20559      6.21%     81.37% |       20570      6.22%     87.58% |       20549      6.21%     93.79% |       20549      6.21%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       330960                      
system.ruby.Directory_Controller.PUTO_SHARERS |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.PUTO_SHARERS::total           89                      
system.ruby.Directory_Controller.PUTX    |       18167      6.23%      6.23% |       18184      6.23%     12.46% |       18282      6.27%     18.73% |       18285      6.27%     25.00% |       18291      6.27%     31.27% |       18290      6.27%     37.54% |       18283      6.27%     43.81% |       18293      6.27%     50.08% |       18281      6.27%     56.35% |       18295      6.27%     62.62% |       18163      6.23%     68.85% |       18171      6.23%     75.08% |       18165      6.23%     81.31% |       18177      6.23%     87.54% |       18167      6.23%     93.77% |       18170      6.23%    100.00%
system.ruby.Directory_Controller.PUTX::total       291664                      
system.ruby.Directory_Controller.S.GETS  |           6      4.88%      4.88% |           8      6.50%     11.38% |          12      9.76%     21.14% |           6      4.88%     26.02% |           7      5.69%     31.71% |          17     13.82%     45.53% |           4      3.25%     48.78% |          11      8.94%     57.72% |          10      8.13%     65.85% |           3      2.44%     68.29% |           6      4.88%     73.17% |           4      3.25%     76.42% |           8      6.50%     82.93% |           3      2.44%     85.37% |           9      7.32%     92.68% |           9      7.32%    100.00%
system.ruby.Directory_Controller.S.GETS::total          123                      
system.ruby.Directory_Controller.S.GETX  |           2      4.35%      4.35% |           1      2.17%      6.52% |          11     23.91%     30.43% |           3      6.52%     36.96% |           0      0.00%     36.96% |           2      4.35%     41.30% |           1      2.17%     43.48% |           2      4.35%     47.83% |           3      6.52%     54.35% |           1      2.17%     56.52% |           5     10.87%     67.39% |           6     13.04%     80.43% |           4      8.70%     89.13% |           2      4.35%     93.48% |           0      0.00%     93.48% |           3      6.52%    100.00%
system.ruby.Directory_Controller.S.GETX::total           46                      
system.ruby.Directory_Controller.S.Memory_Ack |           6      6.74%      6.74% |           9     10.11%     16.85% |           6      6.74%     23.60% |           5      5.62%     29.21% |           4      4.49%     33.71% |           6      6.74%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           5      5.62%     57.30% |           6      6.74%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.Directory_Controller.S.Memory_Ack::total           89                      
system.ruby.Directory_Controller.SS.Last_Unblock |           6      4.88%      4.88% |           8      6.50%     11.38% |          12      9.76%     21.14% |           6      4.88%     26.02% |           7      5.69%     31.71% |          17     13.82%     45.53% |           4      3.25%     48.78% |          11      8.94%     57.72% |          10      8.13%     65.85% |           3      2.44%     68.29% |           6      4.88%     73.17% |           4      3.25%     76.42% |           8      6.50%     82.93% |           3      2.44%     85.37% |           9      7.32%     92.68% |           9      7.32%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total          123                      
system.ruby.Directory_Controller.SS.Memory_Data |           6      4.88%      4.88% |           8      6.50%     11.38% |          12      9.76%     21.14% |           6      4.88%     26.02% |           7      5.69%     31.71% |          17     13.82%     45.53% |           4      3.25%     48.78% |          11      8.94%     57.72% |          10      8.13%     65.85% |           3      2.44%     68.29% |           6      4.88%     73.17% |           4      3.25%     76.42% |           8      6.50%     82.93% |           3      2.44%     85.37% |           9      7.32%     92.68% |           9      7.32%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total          123                      
system.ruby.Directory_Controller.Unblock |        4136      6.07%      6.07% |        4271      6.27%     12.33% |        4392      6.44%     18.78% |        4397      6.45%     25.23% |        4385      6.43%     31.66% |        4401      6.46%     38.12% |        4382      6.43%     44.55% |        4379      6.42%     50.97% |        4388      6.44%     57.41% |        4245      6.23%     63.64% |        4127      6.05%     69.69% |        4133      6.06%     75.75% |        4135      6.07%     81.82% |        4141      6.08%     87.90% |        4128      6.06%     93.95% |        4123      6.05%    100.00%
system.ruby.Directory_Controller.Unblock::total        68163                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    671296753                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   671296753    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    671296753                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    671298937                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.001007                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000015                      
system.ruby.IFETCH.latency_hist_seqr::stdev     1.152346                      
system.ruby.IFETCH.latency_hist_seqr     |   671298635    100.00%    100.00% |          24      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |          76      0.00%    100.00% |         188      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    671298937                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         2184                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   310.435440                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   110.660785                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   559.063577                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1882     86.17%     86.17% |          24      1.10%     87.27% |           4      0.18%     87.45% |           4      0.18%     87.64% |           2      0.09%     87.73% |           4      0.18%     87.91% |          76      3.48%     91.39% |         188      8.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         2184                      
system.ruby.L1Cache_Controller.Ack       |          41     19.07%     19.07% |          11      5.12%     24.19% |          10      4.65%     28.84% |          10      4.65%     33.49% |          10      4.65%     38.14% |          10      4.65%     42.79% |           7      3.26%     46.05% |           9      4.19%     50.23% |          10      4.65%     54.88% |          10      4.65%     59.53% |           9      4.19%     63.72% |           9      4.19%     67.91% |          10      4.65%     72.56% |          10      4.65%     77.21% |           9      4.19%     81.40% |          40     18.60%    100.00%
system.ruby.L1Cache_Controller.Ack::total          215                      
system.ruby.L1Cache_Controller.All_acks  |       22950      7.36%      7.36% |       22546      7.23%     14.58% |       22546      7.23%     21.81% |       22545      7.23%     29.04% |       22547      7.23%     36.26% |       22545      7.23%     43.49% |       22545      7.23%     50.72% |       22545      7.23%     57.94% |       16402      5.26%     63.20% |       16401      5.26%     68.46% |       16401      5.26%     73.71% |       16400      5.26%     78.97% |       16402      5.26%     84.23% |       16401      5.26%     89.48% |       16401      5.26%     94.74% |       16404      5.26%    100.00%
system.ruby.L1Cache_Controller.All_acks::total       311981                      
system.ruby.L1Cache_Controller.Data      |       36503     11.79%     11.79% |       29881      9.65%     21.44% |       29774      9.61%     31.05% |       29895      9.65%     40.70% |       29896      9.65%     50.36% |       29893      9.65%     60.01% |       25718      8.30%     68.31% |       29892      9.65%     77.97% |        8530      2.75%     80.72% |        8528      2.75%     83.47% |        8529      2.75%     86.23% |        8528      2.75%     88.98% |        8531      2.75%     91.74% |        8530      2.75%     94.49% |        8531      2.75%     97.25% |        8531      2.75%    100.00%
system.ruby.L1Cache_Controller.Data::total       309690                      
system.ruby.L1Cache_Controller.Exclusive_Data |       23049      7.28%      7.28% |       22557      7.13%     14.41% |       22680      7.17%     21.58% |       22553      7.13%     28.70% |       22554      7.13%     35.83% |       22552      7.13%     42.95% |       26735      8.45%     51.40% |       22552      7.13%     58.52% |       16410      5.18%     63.71% |       16407      5.18%     68.89% |       16409      5.18%     74.08% |       16409      5.18%     79.26% |       16408      5.18%     84.45% |       16408      5.18%     89.63% |       16408      5.18%     94.81% |       16411      5.19%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       316502                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1598      4.65%      4.65% |         436      1.27%      5.92% |        1170      3.40%      9.32% |          51      0.15%      9.47% |          40      0.12%      9.58% |           3      0.01%      9.59% |       31042     90.29%     99.88% |           2      0.01%     99.88% |           2      0.01%     99.89% |           1      0.00%     99.89% |           1      0.00%     99.90% |          19      0.06%     99.95% |           1      0.00%     99.95% |           1      0.00%     99.96% |           1      0.00%     99.96% |          14      0.04%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        34382                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          81     40.50%     40.50% |          10      5.00%     45.50% |          10      5.00%     50.50% |           9      4.50%     55.00% |          10      5.00%     60.00% |           8      4.00%     64.00% |          11      5.50%     69.50% |           7      3.50%     73.00% |           8      4.00%     77.00% |           9      4.50%     81.50% |           8      4.00%     85.50% |           7      3.50%     89.00% |           4      2.00%     91.00% |           7      3.50%     94.50% |           7      3.50%     98.00% |           4      2.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total          200                      
system.ruby.L1Cache_Controller.I.Ifetch  |         493     39.98%     39.98% |          49      3.97%     43.96% |          51      4.14%     48.09% |          51      4.14%     52.23% |          50      4.06%     56.29% |          50      4.06%     60.34% |          51      4.14%     64.48% |          51      4.14%     68.61% |          48      3.89%     72.51% |          48      3.89%     76.40% |          48      3.89%     80.29% |          48      3.89%     84.18% |          48      3.89%     88.08% |          48      3.89%     91.97% |          48      3.89%     95.86% |          51      4.14%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         1233                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         179     81.00%     81.00% |           4      1.81%     82.81% |           3      1.36%     84.16% |           3      1.36%     85.52% |           3      1.36%     86.88% |           3      1.36%     88.24% |           3      1.36%     89.59% |           3      1.36%     90.95% |           3      1.36%     92.31% |           3      1.36%     93.67% |           3      1.36%     95.02% |           2      0.90%     95.93% |           3      1.36%     97.29% |           2      0.90%     98.19% |           3      1.36%     99.55% |           1      0.45%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          221                      
system.ruby.L1Cache_Controller.I.Load    |       36110     11.54%     11.54% |       29843      9.54%     21.07% |       29857      9.54%     30.61% |       29852      9.54%     40.15% |       29853      9.54%     49.69% |       29850      9.54%     59.23% |       29857      9.54%     68.77% |       29848      9.54%     78.30% |        8490      2.71%     81.02% |        8486      2.71%     83.73% |        8489      2.71%     86.44% |        8489      2.71%     89.15% |        8489      2.71%     91.86% |        8489      2.71%     94.58% |        8490      2.71%     97.29% |        8487      2.71%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       312979                      
system.ruby.L1Cache_Controller.I.Store   |       22911      7.34%      7.34% |       22546      7.23%     14.57% |       22545      7.23%     21.80% |       22545      7.23%     29.03% |       22546      7.23%     36.26% |       22545      7.23%     43.48% |       22544      7.23%     50.71% |       22545      7.23%     57.94% |       16401      5.26%     63.20% |       16401      5.26%     68.45% |       16400      5.26%     73.71% |       16400      5.26%     78.97% |       16401      5.26%     84.23% |       16401      5.26%     89.48% |       16400      5.26%     94.74% |       16402      5.26%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       311933                      
system.ruby.L1Cache_Controller.IM.Ack    |           3      2.04%      2.04% |          11      7.48%      9.52% |          10      6.80%     16.33% |          10      6.80%     23.13% |          10      6.80%     29.93% |          10      6.80%     36.73% |           7      4.76%     41.50% |           9      6.12%     47.62% |          10      6.80%     54.42% |          10      6.80%     61.22% |           9      6.12%     67.35% |           9      6.12%     73.47% |          10      6.80%     80.27% |          10      6.80%     87.07% |           9      6.12%     93.20% |          10      6.80%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total          147                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       22911      7.34%      7.34% |       22546      7.23%     14.57% |       22545      7.23%     21.80% |       22545      7.23%     29.03% |       22546      7.23%     36.26% |       22545      7.23%     43.48% |       22544      7.23%     50.71% |       22545      7.23%     57.94% |       16401      5.26%     63.20% |       16401      5.26%     68.45% |       16400      5.26%     73.71% |       16400      5.26%     78.97% |       16401      5.26%     84.23% |       16401      5.26%     89.48% |       16400      5.26%     94.74% |       16402      5.26%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       311933                      
system.ruby.L1Cache_Controller.IS.Data   |       36503     11.79%     11.79% |       29881      9.65%     21.44% |       29774      9.61%     31.05% |       29895      9.65%     40.70% |       29896      9.65%     50.36% |       29893      9.65%     60.01% |       25718      8.30%     68.31% |       29892      9.65%     77.97% |        8530      2.75%     80.72% |        8528      2.75%     83.47% |        8529      2.75%     86.23% |        8528      2.75%     88.98% |        8531      2.75%     91.74% |        8530      2.75%     94.49% |        8531      2.75%     97.25% |        8531      2.75%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total       309690                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |          99      2.19%      2.19% |          11      0.24%      2.43% |         134      2.96%      5.40% |           8      0.18%      5.57% |           7      0.15%      5.73% |           7      0.15%      5.88% |        4190     92.68%     98.56% |           7      0.15%     98.72% |           8      0.18%     98.89% |           6      0.13%     99.03% |           8      0.18%     99.20% |           9      0.20%     99.40% |           6      0.13%     99.54% |           7      0.15%     99.69% |           7      0.15%     99.85% |           7      0.15%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total         4521                      
system.ruby.L1Cache_Controller.Ifetch    |    20977858      6.25%      6.25% |    20973658      6.25%     12.50% |    20973576      6.25%     18.75% |    20973671      6.25%     25.00% |    20973702      6.25%     31.24% |    20973681      6.25%     37.49% |    20973670      6.25%     43.74% |    20973717      6.25%     49.99% |    20982113      6.25%     56.24% |    20982166      6.25%     62.49% |    20981828      6.25%     68.74% |    20982125      6.25%     75.00% |    20982298      6.25%     81.25% |    20981937      6.25%     87.50% |    20982186      6.25%     93.75% |    20981933      6.25%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    335650119                      
system.ruby.L1Cache_Controller.Inv       |           2      3.17%      3.17% |           3      4.76%      7.94% |           3      4.76%     12.70% |           4      6.35%     19.05% |           4      6.35%     25.40% |           4      6.35%     31.75% |           5      7.94%     39.68% |           4      6.35%     46.03% |           5      7.94%     53.97% |           4      6.35%     60.32% |           5      7.94%     68.25% |           4      6.35%     74.60% |           5      7.94%     82.54% |           4      6.35%     88.89% |           5      7.94%     96.83% |           2      3.17%    100.00%
system.ruby.L1Cache_Controller.Inv::total           63                      
system.ruby.L1Cache_Controller.L1_Replacement |       59418      9.62%      9.62% |       51875      8.40%     18.02% |       51888      8.40%     26.42% |       51883      8.40%     34.82% |       51885      8.40%     43.22% |       51881      8.40%     51.62% |       51887      8.40%     60.03% |       51879      8.40%     68.43% |       24377      3.95%     72.37% |       24373      3.95%     76.32% |       24375      3.95%     80.27% |       24375      3.95%     84.21% |       24376      3.95%     88.16% |       24376      3.95%     92.11% |       24376      3.95%     96.05% |       24377      3.95%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       617601                      
system.ruby.L1Cache_Controller.Load      |    93637415      6.25%      6.25% |    93713409      6.26%     12.51% |    93701824      6.26%     18.77% |    93699365      6.26%     25.03% |    93700602      6.26%     31.29% |    93701093      6.26%     37.54% |    93685089      6.26%     43.80% |    93683494      6.26%     50.06% |    93552937      6.25%     56.31% |    93402230      6.24%     62.55% |    93572749      6.25%     68.79% |    93398440      6.24%     75.03% |    93520969      6.25%     81.28% |    93409195      6.24%     87.52% |    93540836      6.25%     93.76% |    93362963      6.24%    100.00%
system.ruby.L1Cache_Controller.Load::total   1497282610                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          96      2.17%      2.17% |           7      0.16%      2.33% |         128      2.89%      5.22% |           2      0.05%      5.26% |           3      0.07%      5.33% |           1      0.02%      5.35% |        4182     94.47%     99.82% |           1      0.02%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.89% |           1      0.02%     99.91% |           2      0.05%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         4427                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           0      0.00%      0.00% |           3      5.77%      5.77% |           3      5.77%     11.54% |           4      7.69%     19.23% |           2      3.85%     23.08% |           4      7.69%     30.77% |           4      7.69%     38.46% |           4      7.69%     46.15% |           4      7.69%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           4      7.69%     73.08% |           2      3.85%     76.92% |           4      7.69%     84.62% |           3      5.77%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           52                      
system.ruby.L1Cache_Controller.M.Load    |          26      0.07%      0.07% |        1946      5.09%      5.16% |          15      0.04%      5.20% |           5      0.01%      5.21% |           5      0.01%      5.23% |           9      0.02%      5.25% |       35705     93.44%     98.69% |           7      0.02%     98.70% |         449      1.17%     99.88% |           5      0.01%     99.89% |           8      0.02%     99.91% |           6      0.02%     99.93% |           5      0.01%     99.94% |           8      0.02%     99.96% |           7      0.02%     99.98% |           7      0.02%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        38213                      
system.ruby.L1Cache_Controller.M.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total            2                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total            3                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |       22905      7.46%      7.46% |       22282      7.25%     14.71% |       22283      7.25%     21.96% |       22284      7.25%     29.22% |       22282      7.25%     36.47% |       22283      7.25%     43.73% |       22284      7.25%     50.98% |       22283      7.25%     58.23% |       16040      5.22%     63.46% |       16034      5.22%     68.67% |       16039      5.22%     73.90% |       16036      5.22%     79.12% |       16038      5.22%     84.34% |       16036      5.22%     89.56% |       16039      5.22%     94.78% |       16039      5.22%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       307187                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         190     97.44%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      0.51%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           0      0.00%     97.95% |           1      0.51%     98.46% |           3      1.54%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          195                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          81     55.10%     55.10% |           5      3.40%     58.50% |           5      3.40%     61.90% |           5      3.40%     65.31% |           5      3.40%     68.71% |           5      3.40%     72.11% |           5      3.40%     75.51% |           5      3.40%     78.91% |           4      2.72%     81.63% |           5      3.40%     85.03% |           5      3.40%     88.44% |           4      2.72%     91.16% |           4      2.72%     93.88% |           4      2.72%     96.60% |           4      2.72%     99.32% |           1      0.68%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total          147                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |       22905      7.46%      7.46% |       22279      7.25%     14.71% |       22280      7.25%     21.97% |       22280      7.25%     29.22% |       22280      7.25%     36.47% |       22279      7.25%     43.73% |       22280      7.25%     50.98% |       22279      7.25%     58.24% |       16036      5.22%     63.46% |       16031      5.22%     68.68% |       16036      5.22%     73.90% |       16032      5.22%     79.12% |       16036      5.22%     84.34% |       16032      5.22%     89.56% |       16036      5.22%     94.78% |       16034      5.22%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total       307135                      
system.ruby.L1Cache_Controller.MM.Load   |    12588133      6.25%      6.25% |    12584884      6.25%     12.50% |    12584840      6.25%     18.75% |    12584888      6.25%     24.99% |    12584890      6.25%     31.24% |    12584886      6.25%     37.49% |    12584884      6.25%     43.74% |    12584891      6.25%     49.98% |    12593092      6.25%     56.24% |    12593209      6.25%     62.49% |    12592878      6.25%     68.74% |    12593210      6.25%     74.99% |    12593284      6.25%     81.24% |    12592934      6.25%     87.50% |    12593182      6.25%     93.75% |    12593099      6.25%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total    201427184                      
system.ruby.L1Cache_Controller.MM.Store  |      971515      6.20%      6.20% |      967656      6.17%     12.37% |      974602      6.22%     18.59% |      981137      6.26%     24.85% |      970415      6.19%     31.04% |      985785      6.29%     37.33% |      969117      6.18%     43.52% |      967069      6.17%     49.69% |      992480      6.33%     56.02% |      978458      6.24%     62.26% |      990033      6.32%     68.58% |      988620      6.31%     74.89% |      980558      6.26%     81.15% |      987818      6.30%     87.45% |      984696      6.28%     93.73% |      982212      6.27%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total     15672171                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           0      0.00%      0.00% |           3      6.25%      6.25% |           3      6.25%     12.50% |           4      8.33%     20.83% |           4      8.33%     29.17% |           3      6.25%     35.42% |           6     12.50%     47.92% |           2      4.17%     52.08% |           4      8.33%     60.42% |           4      8.33%     68.75% |           3      6.25%     75.00% |           3      6.25%     81.25% |           0      0.00%     81.25% |           3      6.25%     87.50% |           3      6.25%     93.75% |           3      6.25%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total           48                      
system.ruby.L1Cache_Controller.MM_W.Load |          15     23.44%     23.44% |           1      1.56%     25.00% |           2      3.12%     28.12% |           4      6.25%     34.38% |           5      7.81%     42.19% |           4      6.25%     48.44% |           2      3.12%     51.56% |           4      6.25%     57.81% |           6      9.38%     67.19% |           3      4.69%     71.88% |           1      1.56%     73.44% |           1      1.56%     75.00% |           6      9.38%     84.38% |           3      4.69%     89.06% |           3      4.69%     93.75% |           4      6.25%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total           64                      
system.ruby.L1Cache_Controller.MM_W.Store |       59827      7.37%      7.37% |       59244      7.30%     14.67% |       52290      6.44%     21.11% |       45764      5.64%     26.74% |       56488      6.96%     33.70% |       41116      5.06%     38.77% |       57782      7.12%     45.88% |       59834      7.37%     53.25% |       40576      5.00%     58.25% |       54595      6.72%     64.97% |       43016      5.30%     70.27% |       44426      5.47%     75.75% |       52491      6.47%     82.21% |       45233      5.57%     87.78% |       48358      5.96%     93.74% |       50839      6.26%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total       811879                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |       22952      7.36%      7.36% |       22547      7.23%     14.58% |       22548      7.23%     21.81% |       22547      7.23%     29.04% |       22548      7.23%     36.26% |       22547      7.23%     43.49% |       22548      7.23%     50.71% |       22547      7.23%     57.94% |       16403      5.26%     63.20% |       16403      5.26%     68.46% |       16404      5.26%     73.71% |       16403      5.26%     78.97% |       16403      5.26%     84.23% |       16403      5.26%     89.48% |       16404      5.26%     94.74% |       16406      5.26%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total       312013                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |          14      0.77%      0.77% |           0      0.00%      0.77% |          88      4.83%      5.60% |           4      0.22%      5.82% |           0      0.00%      5.82% |           0      0.00%      5.82% |        1711     93.96%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           4      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total         1821                      
system.ruby.L1Cache_Controller.M_W.Load  |          46     15.97%     15.97% |           9      3.12%     19.10% |          47     16.32%     35.42% |          19      6.60%     42.01% |          10      3.47%     45.49% |           9      3.12%     48.61% |          34     11.81%     60.42% |          14      4.86%     65.28% |          16      5.56%     70.83% |          11      3.82%     74.65% |          11      3.82%     78.47% |          18      6.25%     84.72% |          10      3.47%     88.19% |          11      3.82%     92.01% |           9      3.12%     95.14% |          14      4.86%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total          288                      
system.ruby.L1Cache_Controller.M_W.Store |           2      6.25%      6.25% |           1      3.12%      9.38% |           2      6.25%     15.62% |           2      6.25%     21.88% |           1      3.12%     25.00% |           2      6.25%     31.25% |           3      9.38%     40.62% |           2      6.25%     46.88% |           1      3.12%     50.00% |           2      6.25%     56.25% |           3      9.38%     65.62% |           3      9.38%     75.00% |           1      3.12%     78.12% |           2      6.25%     84.38% |           3      9.38%     93.75% |           2      6.25%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           32                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |          97      2.16%      2.16% |          10      0.22%      2.38% |         132      2.94%      5.32% |           6      0.13%      5.46% |           6      0.13%      5.59% |           5      0.11%      5.70% |        4187     93.27%     98.98% |           5      0.11%     99.09% |           7      0.16%     99.24% |           4      0.09%     99.33% |           5      0.11%     99.44% |           6      0.13%     99.58% |           5      0.11%     99.69% |           5      0.11%     99.80% |           4      0.09%     99.89% |           5      0.11%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total         4489                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |        1001      3.69%      3.69% |          68      0.25%      3.94% |         861      3.17%      7.12% |          13      0.05%      7.16% |          29      0.11%      7.27% |           0      0.00%      7.27% |       25139     92.68%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |          13      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total        27124                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           0      0.00%      0.00% |           2     40.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total            5                      
system.ruby.L1Cache_Controller.O.L1_Replacement |          67      1.55%      1.55% |           5      0.12%      1.67% |          87      2.02%      3.69% |           2      0.05%      3.73% |           2      0.05%      3.78% |           1      0.02%      3.80% |        4141     96.03%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.88% |           1      0.02%     99.91% |           1      0.02%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total         4312                      
system.ruby.L1Cache_Controller.O.Load    |    16285005     30.54%     30.54% |       39836      0.07%     30.62% |    36281303     68.04%     98.66% |           0      0.00%     98.66% |           8      0.00%     98.66% |           0      0.00%     98.66% |      715822      1.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total     53321974                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.OI.Load   |           1     33.33%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Load::total            3                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |          67      1.55%      1.55% |           5      0.12%      1.67% |          87      2.02%      3.69% |           2      0.05%      3.73% |           2      0.05%      3.78% |           1      0.02%      3.80% |        4141     96.03%     99.84% |           1      0.02%     99.86% |           1      0.02%     99.88% |           1      0.02%     99.91% |           1      0.02%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total         4312                      
system.ruby.L1Cache_Controller.OM.Ack    |           4     23.53%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |           0      0.00%     23.53% |          13     76.47%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total           17                      
system.ruby.L1Cache_Controller.OM.All_acks |       22950      7.36%      7.36% |       22546      7.23%     14.58% |       22546      7.23%     21.81% |       22545      7.23%     29.04% |       22547      7.23%     36.26% |       22545      7.23%     43.49% |       22545      7.23%     50.72% |       22545      7.23%     57.94% |       16402      5.26%     63.20% |       16401      5.26%     68.46% |       16401      5.26%     73.71% |       16400      5.26%     78.97% |       16402      5.26%     84.23% |       16401      5.26%     89.48% |       16401      5.26%     94.74% |       16404      5.26%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total       311981                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |         296     36.77%     36.77% |         361     44.84%     81.61% |          91     11.30%     92.92% |          32      3.98%     96.89% |           8      0.99%     97.89% |           2      0.25%     98.14% |          10      1.24%     99.38% |           1      0.12%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           0      0.00%     99.50% |           4      0.50%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total          805                      
system.ruby.L1Cache_Controller.S.Ifetch  |    20977365      6.25%      6.25% |    20973609      6.25%     12.50% |    20973525      6.25%     18.75% |    20973620      6.25%     25.00% |    20973652      6.25%     31.24% |    20973631      6.25%     37.49% |    20973619      6.25%     43.74% |    20973666      6.25%     49.99% |    20982065      6.25%     56.24% |    20982118      6.25%     62.49% |    20981780      6.25%     68.74% |    20982077      6.25%     75.00% |    20982250      6.25%     81.25% |    20981889      6.25%     87.50% |    20982138      6.25%     93.75% |    20981882      6.25%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    335648886                      
system.ruby.L1Cache_Controller.S.Inv     |           2      3.17%      3.17% |           3      4.76%      7.94% |           3      4.76%     12.70% |           4      6.35%     19.05% |           4      6.35%     25.40% |           4      6.35%     31.75% |           5      7.94%     39.68% |           4      6.35%     46.03% |           5      7.94%     53.97% |           4      6.35%     60.32% |           5      7.94%     68.25% |           4      6.35%     74.60% |           5      7.94%     82.54% |           4      6.35%     88.89% |           5      7.94%     96.83% |           2      3.17%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           63                      
system.ruby.L1Cache_Controller.S.L1_Replacement |       36267     11.86%     11.86% |       29584      9.67%     21.53% |       29515      9.65%     31.18% |       29594      9.68%     40.85% |       29598      9.68%     50.53% |       29594      9.68%     60.20% |       25459      8.32%     68.53% |       29592      9.67%     78.20% |        8333      2.72%     80.93% |        8335      2.72%     83.65% |        8332      2.72%     86.37% |        8336      2.73%     89.10% |        8334      2.72%     91.82% |        8337      2.73%     94.55% |        8334      2.72%     97.27% |        8337      2.73%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total       305881                      
system.ruby.L1Cache_Controller.S.Load    |    64721450      5.21%      5.21% |    81039858      6.52%     11.74% |    44798164      3.61%     15.34% |    81076402      6.53%     21.87% |    81073344      6.53%     28.40% |    81070356      6.53%     34.92% |    80316186      6.47%     41.39% |    81064247      6.53%     47.92% |    80950884      6.52%     54.43% |    80800516      6.51%     60.94% |    80971362      6.52%     67.46% |    80796716      6.50%     73.96% |    80919175      6.51%     80.48% |    80807750      6.51%     86.98% |    80939145      6.52%     93.50% |    80761352      6.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total   1242106907                      
system.ruby.L1Cache_Controller.S.Store   |          39     81.25%     81.25% |           0      0.00%     81.25% |           1      2.08%     83.33% |           0      0.00%     83.33% |           1      2.08%     85.42% |           0      0.00%     85.42% |           1      2.08%     87.50% |           0      0.00%     87.50% |           1      2.08%     89.58% |           0      0.00%     89.58% |           1      2.08%     91.67% |           0      0.00%     91.67% |           1      2.08%     93.75% |           0      0.00%     93.75% |           1      2.08%     95.83% |           2      4.17%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           48                      
system.ruby.L1Cache_Controller.SI.Load   |        6629      8.84%      8.84% |       17032     22.71%     31.55% |        7594     10.13%     41.68% |        8195     10.93%     52.60% |       12487     16.65%     69.25% |       15979     21.31%     90.56% |        2596      3.46%     94.02% |        4483      5.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total        74995                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |       35702     14.96%     14.96% |       29584     12.39%     27.35% |       29513     12.36%     39.71% |       29592     12.40%     52.11% |       29596     12.40%     64.50% |       29592     12.40%     76.90% |       25456     10.66%     87.56% |       29590     12.40%     99.96% |          12      0.01%     99.96% |          13      0.01%     99.97% |          13      0.01%     99.97% |          13      0.01%     99.98% |          12      0.01%     99.98% |          14      0.01%     99.99% |          12      0.01%    100.00% |          11      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total       238725                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |         565      0.84%      0.84% |           0      0.00%      0.84% |           2      0.00%      0.84% |           2      0.00%      0.85% |           2      0.00%      0.85% |           2      0.00%      0.85% |           3      0.00%      0.86% |           2      0.00%      0.86% |        8321     12.39%     13.25% |        8322     12.39%     25.64% |        8319     12.39%     38.03% |        8323     12.39%     50.42% |        8322     12.39%     62.82% |        8323     12.39%     75.21% |        8322     12.39%     87.60% |        8326     12.40%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total        67156                      
system.ruby.L1Cache_Controller.SM.Ack    |          34     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |          17     33.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           51                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          39     81.25%     81.25% |           0      0.00%     81.25% |           1      2.08%     83.33% |           0      0.00%     83.33% |           1      2.08%     85.42% |           0      0.00%     85.42% |           1      2.08%     87.50% |           0      0.00%     87.50% |           1      2.08%     89.58% |           0      0.00%     89.58% |           1      2.08%     91.67% |           0      0.00%     91.67% |           1      2.08%     93.75% |           0      0.00%     93.75% |           1      2.08%     95.83% |           2      4.17%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total           48                      
system.ruby.L1Cache_Controller.Store     |     1054294      6.28%      6.28% |     1049447      6.25%     12.53% |     1049440      6.25%     18.77% |     1049448      6.25%     25.02% |     1049451      6.25%     31.27% |     1049448      6.25%     37.52% |     1049447      6.25%     43.77% |     1049450      6.25%     50.01% |     1049460      6.25%     56.26% |     1049456      6.25%     62.51% |     1049453      6.25%     68.76% |     1049449      6.25%     75.01% |     1049453      6.25%     81.26% |     1049454      6.25%     87.50% |     1049458      6.25%     93.75% |     1049457      6.25%    100.00%
system.ruby.L1Cache_Controller.Store::total     16796065                      
system.ruby.L1Cache_Controller.Use_Timeout |       23049      7.28%      7.28% |       22557      7.13%     14.41% |       22680      7.17%     21.58% |       22553      7.13%     28.70% |       22554      7.13%     35.83% |       22552      7.13%     42.95% |       26735      8.45%     51.40% |       22552      7.13%     58.52% |       16410      5.18%     63.71% |       16407      5.18%     68.89% |       16409      5.18%     74.08% |       16409      5.18%     79.26% |       16408      5.18%     84.45% |       16408      5.18%     89.63% |       16408      5.18%     94.81% |       16411      5.19%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       316502                      
system.ruby.L1Cache_Controller.Writeback_Ack |       35702     14.96%     14.96% |       29584     12.39%     27.35% |       29513     12.36%     39.71% |       29592     12.40%     52.11% |       29596     12.40%     64.50% |       29592     12.40%     76.90% |       25456     10.66%     87.56% |       29590     12.40%     99.96% |          12      0.01%     99.96% |          13      0.01%     99.97% |          13      0.01%     99.97% |          13      0.01%     99.98% |          12      0.01%     99.98% |          14      0.01%     99.99% |          12      0.01%    100.00% |          11      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       238725                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |       23537      6.22%      6.22% |       22287      5.89%     12.10% |       22372      5.91%     18.01% |       22288      5.89%     23.90% |       22286      5.89%     29.78% |       22286      5.89%     35.67% |       26428      6.98%     42.65% |       22286      5.89%     48.53% |       24362      6.43%     54.97% |       24357      6.43%     61.40% |       24359      6.43%     67.83% |       24360      6.43%     74.26% |       24361      6.43%     80.70% |       24360      6.43%     87.13% |       24361      6.43%     93.57% |       24365      6.43%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       378655                      
system.ruby.L2Cache_Controller.All_Acks  |       16428      6.25%      6.25% |       16414      6.25%     12.50% |       16415      6.25%     18.75% |       16421      6.25%     25.00% |       16428      6.25%     31.26% |       16425      6.25%     37.51% |       16428      6.25%     43.76% |       16427      6.25%     50.02% |       16431      6.26%     56.27% |       16415      6.25%     62.52% |       16417      6.25%     68.77% |       16414      6.25%     75.02% |       16417      6.25%     81.27% |       16400      6.24%     87.51% |       16400      6.24%     93.76% |       16395      6.24%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total       262675                      
system.ruby.L2Cache_Controller.Data      |       22622      6.84%      6.84% |       20552      6.21%     13.05% |       20556      6.21%     19.26% |       20565      6.21%     25.47% |       20570      6.22%     31.69% |       20567      6.21%     37.90% |       20559      6.21%     44.11% |       20558      6.21%     50.32% |       20559      6.21%     56.53% |       20564      6.21%     62.75% |       20559      6.21%     68.96% |       20550      6.21%     75.17% |       20570      6.22%     81.38% |       20545      6.21%     87.59% |       20534      6.20%     93.80% |       20530      6.20%    100.00%
system.ruby.L2Cache_Controller.Data::total       330960                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       65991     20.85%     20.85% |       16684      5.27%     26.12% |       16694      5.27%     31.40% |       16698      5.28%     36.67% |       16717      5.28%     41.95% |       16720      5.28%     47.24% |       16702      5.28%     52.51% |       16714      5.28%     57.79% |       16761      5.30%     63.09% |       16702      5.28%     68.37% |       16701      5.28%     73.64% |       16699      5.28%     78.92% |       16717      5.28%     84.20% |       16667      5.27%     89.47% |       16668      5.27%     94.73% |       16667      5.27%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       316502                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |          67      9.29%      9.29% |          87     12.07%     21.36% |          35      4.85%     26.21% |          46      6.38%     32.59% |          20      2.77%     35.37% |          22      3.05%     38.42% |          27      3.74%     42.16% |          96     13.31%     55.48% |          30      4.16%     59.64% |          33      4.58%     64.22% |          23      3.19%     67.41% |         109     15.12%     82.52% |          52      7.21%     89.74% |          22      3.05%     92.79% |          15      2.08%     94.87% |          37      5.13%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          721                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total            5                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |          11     11.34%     11.34% |           6      6.19%     17.53% |           6      6.19%     23.71% |           4      4.12%     27.84% |           7      7.22%     35.05% |           5      5.15%     40.21% |           6      6.19%     46.39% |           3      3.09%     49.48% |           6      6.19%     55.67% |           5      5.15%     60.82% |           6      6.19%     67.01% |           6      6.19%     73.20% |           9      9.28%     82.47% |           7      7.22%     89.69% |           6      6.19%     95.88% |           4      4.12%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total           97                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |        2510      9.25%      9.25% |        1649      6.08%     15.33% |        1649      6.08%     21.41% |        1641      6.05%     27.46% |        1632      6.02%     33.48% |        1664      6.14%     39.62% |        1650      6.08%     45.70% |        1664      6.14%     51.84% |        1624      5.99%     57.82% |        1640      6.05%     63.87% |        1641      6.05%     69.92% |        1643      6.06%     75.98% |        1626      6.00%     81.97% |        1631      6.01%     87.99% |        1625      5.99%     93.98% |        1633      6.02%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total        27122                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total            5                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          10      2.92%      2.92% |           9      2.63%      5.56% |          17      4.97%     10.53% |          17      4.97%     15.50% |          25      7.31%     22.81% |          33      9.65%     32.46% |          14      4.09%     36.55% |          27      7.89%     44.44% |          66     19.30%     63.74% |          23      6.73%     70.47% |          21      6.14%     76.61% |          22      6.43%     83.04% |          36     10.53%     93.57% |           4      1.17%     94.74% |           8      2.34%     97.08% |          10      2.92%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total          342                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |           3      2.48%      2.48% |           5      4.13%      6.61% |           7      5.79%     12.40% |           7      5.79%     18.18% |           6      4.96%     23.14% |           5      4.13%     27.27% |           3      2.48%     29.75% |          27     22.31%     52.07% |           1      0.83%     52.89% |           0      0.00%     52.89% |           1      0.83%     53.72% |          28     23.14%     76.86% |           0      0.00%     76.86% |           8      6.61%     83.47% |           9      7.44%     90.91% |          11      9.09%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          121                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          83     98.81%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           1      1.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total           84                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |         407      9.19%      9.19% |         269      6.08%     15.27% |         268      6.05%     21.32% |         269      6.08%     27.40% |         268      6.05%     33.45% |         269      6.08%     39.53% |         269      6.08%     45.61% |         269      6.08%     51.68% |         268      6.05%     57.74% |         269      6.08%     63.81% |         267      6.03%     69.84% |         269      6.08%     75.92% |         266      6.01%     81.93% |         266      6.01%     87.94% |         267      6.03%     93.97% |         267      6.03%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total         4427                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |          10      1.08%      1.08% |          20      2.15%      3.23% |         141     15.18%     18.41% |         105     11.30%     29.71% |         171     18.41%     48.12% |         105     11.30%     59.42% |         103     11.09%     70.51% |         194     20.88%     91.39% |          11      1.18%     92.57% |          10      1.08%     93.65% |           7      0.75%     94.40% |          47      5.06%     99.46% |           1      0.11%     99.57% |           1      0.11%     99.68% |           0      0.00%     99.68% |           3      0.32%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total          929                      
system.ruby.L2Cache_Controller.IFLS.Unblock |          49      6.09%      6.09% |          72      8.94%     15.03% |          88     10.93%     25.96% |          72      8.94%     34.91% |          71      8.82%     43.73% |          52      6.46%     50.19% |          89     11.06%     61.24% |          73      9.07%     70.31% |          30      3.73%     74.04% |          45      5.59%     79.63% |          15      1.86%     81.49% |          45      5.59%     87.08% |          15      1.86%     88.94% |          30      3.73%     92.67% |           8      0.99%     93.66% |          51      6.34%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total          805                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total            5                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.IGM.Data  |       16427      6.25%      6.25% |       16412      6.25%     12.50% |       16412      6.25%     18.75% |       16410      6.25%     25.00% |       16426      6.25%     31.26% |       16425      6.25%     37.51% |       16426      6.25%     43.76% |       16426      6.25%     50.02% |       16430      6.26%     56.27% |       16413      6.25%     62.52% |       16413      6.25%     68.77% |       16409      6.25%     75.02% |       16415      6.25%     81.27% |       16396      6.24%     87.51% |       16397      6.24%     93.76% |       16395      6.24%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total       262632                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     87.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.IGMLS.Data |           1      2.33%      2.33% |           2      4.65%      6.98% |           3      6.98%     13.95% |          11     25.58%     39.53% |           2      4.65%     44.19% |           0      0.00%     44.19% |           2      4.65%     48.84% |           1      2.33%     51.16% |           1      2.33%     53.49% |           2      4.65%     58.14% |           4      9.30%     67.44% |           5     11.63%     79.07% |           2      4.65%     83.72% |           4      9.30%     93.02% |           3      6.98%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total           43                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |       16428      6.25%      6.25% |       16414      6.25%     12.50% |       16415      6.25%     18.75% |       16421      6.25%     25.00% |       16428      6.25%     31.26% |       16425      6.25%     37.51% |       16428      6.25%     43.76% |       16427      6.25%     50.02% |       16431      6.26%     56.27% |       16415      6.25%     62.52% |       16417      6.25%     68.77% |       16414      6.25%     75.02% |       16417      6.25%     81.27% |       16400      6.24%     87.51% |       16400      6.24%     93.76% |       16395      6.24%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total       262675                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |       16428      6.25%      6.25% |       16414      6.25%     12.50% |       16415      6.25%     18.75% |       16421      6.25%     25.00% |       16428      6.25%     31.26% |       16425      6.25%     37.51% |       16428      6.25%     43.76% |       16427      6.25%     50.02% |       16431      6.26%     56.27% |       16415      6.25%     62.52% |       16417      6.25%     68.77% |       16414      6.25%     75.02% |       16417      6.25%     81.27% |       16400      6.24%     87.51% |       16400      6.24%     93.76% |       16395      6.24%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total       262675                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total            1                      
system.ruby.L2Cache_Controller.IGS.Data  |        6194      9.07%      9.07% |        4138      6.06%     15.13% |        4141      6.06%     21.19% |        4144      6.07%     27.26% |        4142      6.07%     33.33% |        4142      6.07%     39.40% |        4131      6.05%     45.44% |        4131      6.05%     51.49% |        4128      6.05%     57.54% |        4149      6.08%     63.62% |        4142      6.07%     69.68% |        4136      6.06%     75.74% |        4153      6.08%     81.82% |        4145      6.07%     87.89% |        4134      6.05%     93.94% |        4135      6.06%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total        68285                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           0      0.00%      0.00% |           3      2.33%      2.33% |          24     18.60%     20.93% |          15     11.63%     32.56% |          15     11.63%     44.19% |          16     12.40%     56.59% |          15     11.63%     68.22% |          26     20.16%     88.37% |           0      0.00%     88.37% |           1      0.78%     89.15% |           0      0.00%     89.15% |          10      7.75%     96.90% |           1      0.78%     97.67% |           1      0.78%     98.45% |           1      0.78%     99.22% |           1      0.78%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          129                      
system.ruby.L2Cache_Controller.IGS.Unblock |        6194      9.07%      9.07% |        4138      6.06%     15.13% |        4141      6.06%     21.19% |        4144      6.07%     27.26% |        4142      6.07%     33.33% |        4142      6.07%     39.39% |        4131      6.05%     45.44% |        4131      6.05%     51.49% |        4128      6.05%     57.54% |        4149      6.08%     63.61% |        4142      6.07%     69.68% |        4136      6.06%     75.74% |        4154      6.08%     81.82% |        4145      6.07%     87.89% |        4134      6.05%     93.94% |        4135      6.06%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total        68286                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |        2510      9.25%      9.25% |        1649      6.08%     15.33% |        1649      6.08%     21.41% |        1641      6.05%     27.46% |        1632      6.02%     33.48% |        1664      6.14%     39.62% |        1650      6.08%     45.70% |        1664      6.14%     51.84% |        1624      5.99%     57.82% |        1640      6.05%     63.87% |        1641      6.05%     69.92% |        1643      6.06%     75.98% |        1626      6.00%     81.97% |        1631      6.01%     87.99% |        1625      5.99%     93.98% |        1633      6.02%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total        27122                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |         397      9.22%      9.22% |         260      6.04%     15.26% |         259      6.01%     21.27% |         261      6.06%     27.33% |         260      6.04%     33.37% |         260      6.04%     39.41% |         261      6.06%     45.47% |         261      6.06%     51.53% |         262      6.08%     57.62% |         264      6.13%     63.75% |         261      6.06%     69.81% |         260      6.04%     75.85% |         260      6.04%     81.89% |         259      6.01%     87.90% |         261      6.06%     93.96% |         260      6.04%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total         4306                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |          83     11.89%     11.89% |          40      5.73%     17.62% |          35      5.01%     22.64% |          37      5.30%     27.94% |          36      5.16%     33.09% |          51      7.31%     40.40% |          50      7.16%     47.56% |          48      6.88%     54.44% |          37      5.30%     59.74% |          48      6.88%     66.62% |          46      6.59%     73.21% |          43      6.16%     79.37% |          41      5.87%     85.24% |          40      5.73%     90.97% |          35      5.01%     95.99% |          28      4.01%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total          698                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total           11                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |           7     13.73%     13.73% |           1      1.96%     15.69% |           4      7.84%     23.53% |           2      3.92%     27.45% |           3      5.88%     33.33% |           8     15.69%     49.02% |           8     15.69%     64.71% |           3      5.88%     70.59% |           4      7.84%     78.43% |           1      1.96%     80.39% |           3      5.88%     86.27% |           1      1.96%     88.24% |           5      9.80%     98.04% |           1      1.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total           51                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           3     18.75%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total           16                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           2      8.70%      8.70% |           2      8.70%     17.39% |           0      0.00%     17.39% |           0      0.00%     17.39% |           1      4.35%     21.74% |           0      0.00%     21.74% |           2      8.70%     30.43% |           2      8.70%     39.13% |           2      8.70%     47.83% |           3     13.04%     60.87% |           2      8.70%     69.57% |           1      4.35%     73.91% |           3     13.04%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total           23                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total            1                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |         397      9.22%      9.22% |         260      6.04%     15.26% |         259      6.01%     21.27% |         261      6.06%     27.33% |         260      6.04%     33.37% |         260      6.04%     39.41% |         261      6.06%     45.47% |         261      6.06%     51.53% |         262      6.08%     57.62% |         264      6.13%     63.75% |         261      6.06%     69.81% |         260      6.04%     75.85% |         260      6.04%     81.89% |         259      6.01%     87.90% |         261      6.06%     93.96% |         260      6.04%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total         4306                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |          83     11.89%     11.89% |          40      5.73%     17.62% |          35      5.01%     22.64% |          37      5.30%     27.94% |          36      5.16%     33.09% |          51      7.31%     40.40% |          50      7.16%     47.56% |          48      6.88%     54.44% |          37      5.30%     59.74% |          48      6.88%     66.62% |          46      6.59%     73.21% |          43      6.16%     79.37% |          41      5.87%     85.24% |          40      5.73%     90.97% |          35      5.01%     95.99% |          28      4.01%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total          698                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           2     33.33%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            6                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           2     33.33%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            6                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           3     27.27%     27.27% |           2     18.18%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           2     18.18%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total           11                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |          49      6.09%      6.09% |          72      8.94%     15.03% |          88     10.93%     25.96% |          72      8.94%     34.91% |          71      8.82%     43.73% |          52      6.46%     50.19% |          89     11.06%     61.24% |          73      9.07%     70.31% |          30      3.73%     74.04% |          45      5.59%     79.63% |          15      1.86%     81.49% |          45      5.59%     87.08% |          15      1.86%     88.94% |          30      3.73%     92.67% |           8      0.99%     93.66% |          51      6.34%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total          805                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |           1      2.33%      2.33% |           2      4.65%      6.98% |           3      6.98%     13.95% |          11     25.58%     39.53% |           2      4.65%     44.19% |           0      0.00%     44.19% |           2      4.65%     48.84% |           1      2.33%     51.16% |           1      2.33%     53.49% |           2      4.65%     58.14% |           4      9.30%     67.44% |           5     11.63%     79.07% |           2      4.65%     83.72% |           4      9.30%     93.02% |           3      6.98%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total           43                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           2      8.70%      8.70% |           1      4.35%     13.04% |           0      0.00%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           3     13.04%     39.13% |           0      0.00%     39.13% |           1      4.35%     43.48% |           2      8.70%     52.17% |           0      0.00%     52.17% |           1      4.35%     56.52% |           2      8.70%     65.22% |           3     13.04%     78.26% |           2      8.70%     86.96% |           3     13.04%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total           23                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |        6092      9.07%      9.07% |        4072      6.07%     15.14% |        4066      6.06%     21.20% |        4070      6.06%     27.26% |        4069      6.06%     33.32% |        4075      6.07%     39.39% |        4069      6.06%     45.45% |        4071      6.06%     51.52% |        4063      6.05%     57.57% |        4069      6.06%     63.63% |        4067      6.06%     69.69% |        4069      6.06%     75.75% |        4080      6.08%     81.83% |        4075      6.07%     87.90% |        4064      6.05%     93.95% |        4062      6.05%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total        67133                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           2      8.70%      8.70% |           1      4.35%     13.04% |           0      0.00%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           3     13.04%     39.13% |           0      0.00%     39.13% |           1      4.35%     43.48% |           2      8.70%     52.17% |           0      0.00%     52.17% |           1      4.35%     56.52% |           2      8.70%     65.22% |           3     13.04%     78.26% |           2      8.70%     86.96% |           3     13.04%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total           23                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |         417      9.02%      9.02% |         278      6.01%     15.04% |         279      6.04%     21.07% |         279      6.04%     27.11% |         273      5.91%     33.02% |         295      6.38%     39.40% |         279      6.04%     45.43% |         296      6.40%     51.84% |         283      6.12%     57.96% |         283      6.12%     64.08% |         273      5.91%     69.99% |         276      5.97%     75.96% |         289      6.25%     82.22% |         270      5.84%     88.06% |         275      5.95%     94.01% |         277      5.99%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total         4622                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           6      4.08%      4.08% |           7      4.76%      8.84% |          20     13.61%     22.45% |           7      4.76%     27.21% |           4      2.72%     29.93% |           0      0.00%     29.93% |          51     34.69%     64.63% |           9      6.12%     70.75% |          15     10.20%     80.95% |          15     10.20%     91.16% |          13      8.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total          147                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |       65372     21.28%     21.28% |       16124      5.25%     26.53% |       16140      5.25%     31.78% |       16119      5.25%     37.03% |       16140      5.25%     42.29% |       16139      5.25%     47.54% |       16122      5.25%     52.79% |       16138      5.25%     58.04% |       16136      5.25%     63.29% |       16115      5.25%     68.54% |       16113      5.25%     73.79% |       16117      5.25%     79.03% |       16130      5.25%     84.28% |       16091      5.24%     89.52% |       16088      5.24%     94.76% |       16103      5.24%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       307187                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |       65372     21.28%     21.28% |       16124      5.25%     26.53% |       16140      5.25%     31.78% |       16119      5.25%     37.03% |       16140      5.25%     42.29% |       16139      5.25%     47.54% |       16122      5.25%     52.79% |       16138      5.25%     58.04% |       16136      5.25%     63.29% |       16115      5.25%     68.54% |       16113      5.25%     73.79% |       16117      5.25%     79.03% |       16130      5.25%     84.28% |       16091      5.24%     89.52% |       16088      5.24%     94.76% |       16103      5.24%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total       307187                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |        6092      9.07%      9.07% |        4072      6.07%     15.14% |        4066      6.06%     21.20% |        4070      6.06%     27.26% |        4069      6.06%     33.32% |        4075      6.07%     39.39% |        4069      6.06%     45.45% |        4071      6.06%     51.52% |        4063      6.05%     57.57% |        4069      6.06%     63.63% |        4066      6.06%     69.69% |        4069      6.06%     75.75% |        4080      6.08%     81.83% |        4075      6.07%     87.90% |        4064      6.05%     93.95% |        4062      6.05%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total        67132                      
system.ruby.L2Cache_Controller.L1_GETS   |      174046     46.46%     46.46% |       13955      3.73%     50.18% |       13998      3.74%     53.92% |       13744      3.67%     57.59% |       13266      3.54%     61.13% |       13261      3.54%     64.67% |       13279      3.54%     68.22% |       13105      3.50%     71.71% |       13155      3.51%     75.23% |       13755      3.67%     78.90% |       13626      3.64%     82.53% |       13154      3.51%     86.05% |       12937      3.45%     89.50% |       13169      3.52%     93.01% |       13313      3.55%     96.57% |       12856      3.43%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       374619                      
system.ruby.L2Cache_Controller.L1_GETX   |       65581     21.01%     21.01% |       16415      5.26%     26.27% |       16422      5.26%     31.54% |       16429      5.26%     36.80% |       16448      5.27%     42.07% |       16432      5.27%     47.34% |       16432      5.27%     52.60% |       16428      5.26%     57.87% |       16574      5.31%     63.18% |       16424      5.26%     68.44% |       16432      5.27%     73.71% |       16429      5.26%     78.97% |       16432      5.27%     84.24% |       16400      5.26%     89.49% |       16400      5.26%     94.75% |       16396      5.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       312074                      
system.ruby.L2Cache_Controller.L1_PUTO   |         404      9.32%      9.32% |         262      6.05%     15.37% |         260      6.00%     21.37% |         262      6.05%     27.42% |         261      6.02%     33.44% |         263      6.07%     39.51% |         263      6.07%     45.58% |         262      6.05%     51.63% |         263      6.07%     57.70% |         265      6.12%     63.81% |         262      6.05%     69.86% |         262      6.05%     75.91% |         261      6.02%     81.93% |         260      6.00%     87.93% |         262      6.05%     93.98% |         261      6.02%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total         4333                      
system.ruby.L2Cache_Controller.L1_PUTS   |      199724     59.19%     59.19% |        9571      2.84%     62.02% |        9551      2.83%     64.85% |        8800      2.61%     67.46% |        9233      2.74%     70.20% |        9300      2.76%     72.95% |        9168      2.72%     75.67% |        9241      2.74%     78.41% |        9034      2.68%     81.08% |        9218      2.73%     83.82% |        9048      2.68%     86.50% |        8847      2.62%     89.12% |        9457      2.80%     91.92% |        9102      2.70%     94.62% |        9113      2.70%     97.32% |        9045      2.68%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total       337452                      
system.ruby.L2Cache_Controller.L1_PUTS_only |        6508      9.12%      9.12% |        4328      6.06%     15.18% |        4319      6.05%     21.24% |        4323      6.06%     27.29% |        4323      6.06%     33.35% |        4329      6.07%     39.42% |        4327      6.06%     45.48% |        4325      6.06%     51.54% |        4317      6.05%     57.59% |        4325      6.06%     63.65% |        4320      6.05%     69.71% |        4323      6.06%     75.76% |        4333      6.07%     81.84% |        4327      6.06%     87.90% |        4319      6.05%     93.95% |        4317      6.05%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total        71363                      
system.ruby.L2Cache_Controller.L1_PUTX   |       65372     21.28%     21.28% |       16124      5.25%     26.53% |       16140      5.25%     31.78% |       16119      5.25%     37.03% |       16140      5.25%     42.29% |       16139      5.25%     47.54% |       16122      5.25%     52.79% |       16138      5.25%     58.04% |       16136      5.25%     63.29% |       16115      5.25%     68.54% |       16113      5.25%     73.79% |       16117      5.25%     79.03% |       16130      5.25%     84.28% |       16091      5.24%     89.52% |       16088      5.24%     94.76% |       16103      5.24%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       307187                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |        6094      9.07%      9.07% |        4073      6.07%     15.14% |        4066      6.05%     21.19% |        4071      6.06%     27.26% |        4070      6.06%     33.32% |        4076      6.07%     39.39% |        4072      6.06%     45.45% |        4071      6.06%     51.51% |        4064      6.05%     57.56% |        4071      6.06%     63.63% |        4066      6.05%     69.68% |        4070      6.06%     75.74% |        4082      6.08%     81.82% |        4078      6.07%     87.89% |        4066      6.05%     93.95% |        4065      6.05%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total        67155                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |       65771     21.11%     21.11% |       16385      5.26%     26.37% |       16399      5.26%     31.64% |       16380      5.26%     36.90% |       16401      5.27%     42.16% |       16399      5.26%     47.43% |       16384      5.26%     52.69% |       16399      5.26%     57.95% |       16398      5.26%     63.22% |       16379      5.26%     68.47% |       16374      5.26%     73.73% |       16378      5.26%     78.99% |       16390      5.26%     84.25% |       16350      5.25%     89.50% |       16349      5.25%     94.75% |       16363      5.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total       311499                      
system.ruby.L2Cache_Controller.L2_Replacement |       22313      6.86%      6.86% |       20198      6.21%     13.07% |       20204      6.21%     19.29% |       20192      6.21%     25.50% |       20207      6.21%     31.71% |       20213      6.22%     37.93% |       20196      6.21%     44.14% |       20211      6.22%     50.35% |       20198      6.21%     56.56% |       20186      6.21%     62.77% |       20177      6.20%     68.98% |       20185      6.21%     75.18% |       20208      6.21%     81.40% |       20165      6.20%     87.60% |       20155      6.20%     93.80% |       20167      6.20%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total       325175                      
system.ruby.L2Cache_Controller.M.L1_GETS |         400      9.25%      9.25% |         260      6.01%     15.26% |         261      6.03%     21.29% |         259      5.99%     27.28% |         264      6.10%     33.38% |         262      6.06%     39.44% |         260      6.01%     45.45% |         259      5.99%     51.43% |         263      6.08%     57.51% |         264      6.10%     63.62% |         263      6.08%     69.69% |         263      6.08%     75.77% |         264      6.10%     81.88% |         263      6.08%     87.96% |         260      6.01%     93.97% |         261      6.03%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         4326                      
system.ruby.L2Cache_Controller.M.L1_GETX |       49153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        49154                      
system.ruby.L2Cache_Controller.M.L2_Replacement |       19257      6.60%      6.60% |       18164      6.23%     12.83% |       18178      6.23%     19.06% |       18160      6.23%     25.29% |       18176      6.23%     31.52% |       18187      6.24%     37.76% |       18171      6.23%     43.99% |       18189      6.24%     50.22% |       18177      6.23%     56.46% |       18156      6.22%     62.68% |       18152      6.22%     68.90% |       18155      6.22%     75.13% |       18163      6.23%     81.36% |       18122      6.21%     87.57% |       18123      6.21%     93.78% |       18134      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total       291664                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |       19257      6.60%      6.60% |       18164      6.23%     12.83% |       18178      6.23%     19.06% |       18160      6.23%     25.29% |       18176      6.23%     31.52% |       18187      6.24%     37.76% |       18171      6.23%     43.99% |       18189      6.24%     50.22% |       18177      6.23%     56.46% |       18156      6.22%     62.68% |       18152      6.22%     68.90% |       18155      6.22%     75.13% |       18163      6.23%     81.36% |       18122      6.21%     87.57% |       18123      6.21%     93.78% |       18134      6.22%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total       291664                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |       49153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total        49154                      
system.ruby.L2Cache_Controller.NP.L1_GETS |        6194      9.07%      9.07% |        4138      6.06%     15.13% |        4141      6.06%     21.19% |        4144      6.07%     27.26% |        4142      6.07%     33.33% |        4142      6.07%     39.39% |        4131      6.05%     45.44% |        4131      6.05%     51.49% |        4128      6.05%     57.54% |        4149      6.08%     63.61% |        4143      6.07%     69.68% |        4136      6.06%     75.74% |        4153      6.08%     81.82% |        4145      6.07%     87.89% |        4134      6.05%     93.94% |        4135      6.06%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total        68286                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       16427      6.25%      6.25% |       16412      6.25%     12.50% |       16412      6.25%     18.75% |       16410      6.25%     25.00% |       16426      6.25%     31.26% |       16425      6.25%     37.51% |       16426      6.25%     43.76% |       16426      6.25%     50.02% |       16430      6.26%     56.27% |       16413      6.25%     62.52% |       16413      6.25%     68.77% |       16409      6.25%     75.02% |       16415      6.25%     81.27% |       16396      6.24%     87.51% |       16397      6.24%     93.76% |       16395      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       262632                      
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack |           9     10.11%     10.11% |           6      6.74%     16.85% |           5      5.62%     22.47% |           6      6.74%     29.21% |           6      6.74%     35.96% |           4      4.49%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           6      6.74%     58.43% |           5      5.62%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.L2Cache_Controller.OLSI.Writeback_Ack::total           89                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |      117660     56.31%     56.31% |        6087      2.91%     59.22% |        6096      2.92%     62.14% |        6087      2.91%     65.05% |        6099      2.92%     67.97% |        6073      2.91%     70.88% |        6068      2.90%     73.78% |        6080      2.91%     76.69% |        6088      2.91%     79.61% |        6097      2.92%     82.53% |        6085      2.91%     85.44% |        6085      2.91%     88.35% |        6087      2.91%     91.26% |        6080      2.91%     94.17% |        6089      2.91%     97.09% |        6087      2.91%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total       208948                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |      119939     51.31%     51.31% |        7586      3.25%     54.55% |        7593      3.25%     57.80% |        7586      3.25%     61.05% |        7591      3.25%     64.29% |        7584      3.24%     67.54% |        7579      3.24%     70.78% |        7593      3.25%     74.03% |        7585      3.24%     77.27% |        7602      3.25%     80.53% |        7593      3.25%     83.77% |        7584      3.24%     87.02% |        7584      3.24%     90.26% |        7582      3.24%     93.51% |        7590      3.25%     96.75% |        7588      3.25%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total       233759                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |         383      9.17%      9.17% |         252      6.03%     15.20% |         252      6.03%     21.23% |         253      6.06%     27.29% |         252      6.03%     33.32% |         254      6.08%     39.40% |         254      6.08%     45.48% |         254      6.08%     51.56% |         254      6.08%     57.64% |         255      6.10%     63.74% |         253      6.06%     69.79% |         253      6.06%     75.85% |         252      6.03%     81.88% |         252      6.03%     87.91% |         253      6.06%     93.97% |         252      6.03%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total         4178                      
system.ruby.L2Cache_Controller.OLSX.L2_Replacement |           9     10.11%     10.11% |           6      6.74%     16.85% |           5      5.62%     22.47% |           6      6.74%     29.21% |           6      6.74%     35.96% |           4      4.49%     40.45% |           5      5.62%     46.07% |           5      5.62%     51.69% |           6      6.74%     58.43% |           5      5.62%     64.04% |           5      5.62%     69.66% |           5      5.62%     75.28% |           5      5.62%     80.90% |           5      5.62%     86.52% |           6      6.74%     93.26% |           6      6.74%    100.00%
system.ruby.L2Cache_Controller.OLSX.L2_Replacement::total           89                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |       18153     77.50%     77.50% |         750      3.20%     80.70% |         720      3.07%     83.77% |         427      1.82%     85.60% |         121      0.52%     86.11% |         256      1.09%     87.21% |         416      1.78%     88.98% |          23      0.10%     89.08% |         258      1.10%     90.18% |         722      3.08%     93.26% |         466      1.99%     95.25% |         119      0.51%     95.76% |         219      0.93%     96.70% |         360      1.54%     98.23% |         336      1.43%     99.67% |          78      0.33%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total        23424                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |       59971     72.89%     72.89% |        1687      2.05%     74.94% |        1753      2.13%     77.07% |        1164      1.41%     78.48% |        1597      1.94%     80.43% |        1658      2.02%     82.44% |        1499      1.82%     84.26% |        1594      1.94%     86.20% |        1400      1.70%     87.90% |        1482      1.80%     89.70% |        1208      1.47%     91.17% |        1210      1.47%     92.64% |        1808      2.20%     94.84% |        1447      1.76%     96.60% |        1392      1.69%     98.29% |        1407      1.71%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total        82277                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total           29                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |      117660     56.31%     56.31% |        6087      2.91%     59.22% |        6096      2.92%     62.14% |        6087      2.91%     65.05% |        6099      2.92%     67.97% |        6073      2.91%     70.88% |        6068      2.90%     73.78% |        6080      2.91%     76.69% |        6088      2.91%     79.61% |        6097      2.92%     82.53% |        6085      2.91%     85.44% |        6085      2.91%     88.35% |        6087      2.91%     91.26% |        6080      2.91%     94.17% |        6089      2.91%     97.09% |        6087      2.91%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total       208948                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |       28569     81.71%     81.71% |         580      1.66%     83.37% |         535      1.53%     84.90% |         657      1.88%     86.78% |         446      1.28%     88.06% |         360      1.03%     89.09% |         229      0.65%     89.74% |         215      0.61%     90.36% |         432      1.24%     91.59% |         508      1.45%     93.04% |         705      2.02%     95.06% |         382      1.09%     96.15% |         221      0.63%     96.79% |         355      1.02%     97.80% |         489      1.40%     99.20% |         280      0.80%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total        34963                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |       19716     96.16%     96.16% |         249      1.21%     97.37% |         164      0.80%     98.17% |           8      0.04%     98.21% |           0      0.00%     98.21% |           1      0.00%     98.21% |           0      0.00%     98.21% |           1      0.00%     98.22% |           3      0.01%     98.23% |          63      0.31%     98.54% |         193      0.94%     99.48% |           2      0.01%     99.49% |          10      0.05%     99.54% |          22      0.11%     99.65% |          72      0.35%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total        20504                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |      119939     51.31%     51.31% |        7586      3.25%     54.55% |        7593      3.25%     57.80% |        7586      3.25%     61.05% |        7591      3.25%     64.29% |        7584      3.24%     67.54% |        7579      3.24%     70.78% |        7593      3.25%     74.03% |        7585      3.24%     77.27% |        7602      3.25%     80.53% |        7593      3.25%     83.77% |        7584      3.24%     87.02% |        7584      3.24%     90.26% |        7582      3.24%     93.51% |        7590      3.25%     96.75% |        7588      3.25%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total       233759                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |         400      9.25%      9.25% |         260      6.01%     15.26% |         261      6.03%     21.29% |         259      5.99%     27.28% |         264      6.10%     33.38% |         262      6.06%     39.44% |         260      6.01%     45.45% |         259      5.99%     51.43% |         263      6.08%     57.51% |         264      6.10%     63.62% |         263      6.08%     69.69% |         263      6.08%     75.77% |         264      6.10%     81.88% |         263      6.08%     87.96% |         260      6.01%     93.97% |         261      6.03%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total         4326                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.OXW.Unblock |         383      9.17%      9.17% |         252      6.03%     15.20% |         252      6.03%     21.23% |         253      6.06%     27.29% |         252      6.03%     33.32% |         254      6.08%     39.40% |         254      6.08%     45.48% |         254      6.08%     51.56% |         254      6.08%     57.64% |         255      6.10%     63.74% |         253      6.06%     69.79% |         253      6.06%     75.85% |         252      6.03%     81.88% |         252      6.03%     87.91% |         253      6.06%     93.97% |         252      6.03%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total         4178                      
system.ruby.L2Cache_Controller.S.L1_GETS |           4      9.76%      9.76% |           8     19.51%     29.27% |           3      7.32%     36.59% |           3      7.32%     43.90% |           1      2.44%     46.34% |           1      2.44%     48.78% |           1      2.44%     51.22% |           3      7.32%     58.54% |           2      4.88%     63.41% |           2      4.88%     68.29% |           1      2.44%     70.73% |           3      7.32%     78.05% |           4      9.76%     87.80% |           1      2.44%     90.24% |           4      9.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total           41                      
system.ruby.L2Cache_Controller.S.L2_Replacement |        3045      9.12%      9.12% |        2023      6.06%     15.17% |        2018      6.04%     21.21% |        2025      6.06%     27.28% |        2025      6.06%     33.34% |        2022      6.05%     39.39% |        2019      6.04%     45.43% |        2017      6.04%     51.47% |        2015      6.03%     57.51% |        2025      6.06%     63.57% |        2019      6.04%     69.61% |        2023      6.06%     75.67% |        2040      6.11%     81.77% |        2038      6.10%     87.88% |        2024      6.06%     93.93% |        2026      6.07%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total        33404                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |           0      0.00%      0.00% |          14     24.56%     24.56% |          14     24.56%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |          29     50.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total           57                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     39.71%     39.71% |           0      0.00%     39.71% |           0      0.00%     39.71% |          13     19.12%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |          15     22.06%     80.88% |          13     19.12%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total           68                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |           1      9.09%      9.09% |           2     18.18%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total           11                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |           2     11.11%     11.11% |           5     27.78%     38.89% |           3     16.67%     55.56% |           1      5.56%     61.11% |           0      0.00%     61.11% |           0      0.00%     61.11% |           1      5.56%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      5.56%     72.22% |           2     11.11%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           2     11.11%     94.44% |           1      5.56%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total           18                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          38    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SLSS.Unblock |           0      0.00%      0.00% |          14     24.56%     24.56% |          14     24.56%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |           0      0.00%     49.12% |          29     50.88%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total           57                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total            3                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          27     39.71%     39.71% |           0      0.00%     39.71% |           0      0.00%     39.71% |          13     19.12%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |           0      0.00%     58.82% |          15     22.06%     80.88% |          13     19.12%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total           68                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.SS.Unblock |           4      9.76%      9.76% |           8     19.51%     29.27% |           3      7.32%     36.59% |           3      7.32%     43.90% |           1      2.44%     46.34% |           1      2.44%     48.78% |           1      2.44%     51.22% |           3      7.32%     58.54% |           2      4.88%     63.41% |           2      4.88%     68.29% |           1      2.44%     70.73% |           3      7.32%     78.05% |           4      9.76%     87.80% |           1      2.44%     90.24% |           4      9.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total           41                      
system.ruby.L2Cache_Controller.SW.Unblock |           1      9.09%      9.09% |           2     18.18%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           2     18.18%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           0      0.00%     63.64% |           2     18.18%     81.82% |           2     18.18%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total           11                      
system.ruby.L2Cache_Controller.Unblock   |      247234     45.08%     45.08% |       20120      3.67%     48.75% |       20141      3.67%     52.42% |       20092      3.66%     56.09% |       20095      3.66%     59.75% |       20090      3.66%     63.41% |       20121      3.67%     67.08% |       20115      3.67%     70.75% |       20016      3.65%     74.40% |       20121      3.67%     78.07% |       20043      3.65%     81.72% |       20062      3.66%     85.38% |       20030      3.65%     89.03% |       20027      3.65%     92.69% |       20051      3.66%     96.34% |       20058      3.66%    100.00%
system.ruby.L2Cache_Controller.Unblock::total       548416                      
system.ruby.L2Cache_Controller.Writeback_Ack |       19266      6.60%      6.60% |       18170      6.23%     12.83% |       18183      6.23%     19.06% |       18166      6.23%     25.29% |       18182      6.23%     31.52% |       18191      6.24%     37.76% |       18176      6.23%     43.99% |       18194      6.24%     50.22% |       18183      6.23%     56.46% |       18161      6.22%     62.68% |       18157      6.22%     68.90% |       18160      6.22%     75.13% |       18168      6.23%     81.36% |       18127      6.21%     87.57% |       18129      6.21%     93.78% |       18140      6.22%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total       291753                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   2993451124                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.000082                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |  2993451104    100.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   2993451124                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples   2994077004                      
system.ruby.LD.latency_hist_seqr::mean       1.028733                      
system.ruby.LD.latency_hist_seqr::gmean      1.000907                      
system.ruby.LD.latency_hist_seqr::stdev      4.466993                      
system.ruby.LD.latency_hist_seqr         |  2993980853    100.00%    100.00% |       76804      0.00%    100.00% |        1964      0.00%    100.00% |        1835      0.00%    100.00% |         982      0.00%    100.00% |        1152      0.00%    100.00% |        1068      0.00%    100.00% |       12334      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    2994077004                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       625880                      
system.ruby.LD.miss_latency_hist_seqr::mean   138.451283                      
system.ruby.LD.miss_latency_hist_seqr::gmean    76.477993                      
system.ruby.LD.miss_latency_hist_seqr::stdev   276.707494                      
system.ruby.LD.miss_latency_hist_seqr    |      529729     84.64%     84.64% |       76804     12.27%     96.91% |        1964      0.31%     97.22% |        1835      0.29%     97.52% |         982      0.16%     97.67% |        1152      0.18%     97.86% |        1068      0.17%     98.03% |       12334      1.97%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       625880                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          324                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          324                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          429                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    51.228438                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     3.168912                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   141.519769                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         380     88.58%     88.58% |          21      4.90%     93.47% |           6      1.40%     94.87% |           6      1.40%     96.27% |           6      1.40%     97.67% |          10      2.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          429                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples          105                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   206.219048                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   111.320674                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   224.297621                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          56     53.33%     53.33% |          21     20.00%     73.33% |           6      5.71%     79.05% |           6      5.71%     84.76% |           6      5.71%     90.48% |          10      9.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total          105                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          429                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         429    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          429                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          429                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         429    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          429                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         9129                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        9129    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         9129                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         9143                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.504867                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.008602                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    16.966822                      
system.ruby.RMW_Read.latency_hist_seqr   |        9129     99.85%     99.85% |          12      0.13%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         9143                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           14                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   330.714286                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   268.691466                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   292.483380                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |          12     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           2     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           14                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     32957799                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.000246                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    32957797    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     32957799                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples     33581604                      
system.ruby.ST.latency_hist_seqr::mean       9.462139                      
system.ruby.ST.latency_hist_seqr::gmean      1.109279                      
system.ruby.ST.latency_hist_seqr::stdev     98.435680                      
system.ruby.ST.latency_hist_seqr         |    33249299     99.01%     99.01% |      232262      0.69%     99.70% |        5210      0.02%     99.72% |        4746      0.01%     99.73% |        2576      0.01%     99.74% |        2090      0.01%     99.75% |        2290      0.01%     99.75% |       83107      0.25%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      33581604                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       623805                      
system.ruby.ST.miss_latency_hist_seqr::mean   456.546512                      
system.ruby.ST.miss_latency_hist_seqr::gmean   265.895664                      
system.ruby.ST.miss_latency_hist_seqr::stdev   563.876674                      
system.ruby.ST.miss_latency_hist_seqr    |      291500     46.73%     46.73% |      232262     37.23%     83.96% |        5210      0.84%     84.80% |        4746      0.76%     85.56% |        2576      0.41%     85.97% |        2090      0.34%     86.31% |        2290      0.37%     86.67% |       83107     13.32%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       623805                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  7082.400955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time  1067.548272                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3875.150422                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  6736.519438                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000719                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time  1063.619418                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3548.232980                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  6371.268815                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time  1058.077853                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3308.832444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  6647.428834                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time  1043.169682                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000347                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3620.066218                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  7073.321958                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time  1067.693150                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  3933.607488                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  6703.401712                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000718                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time  1058.351720                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3589.561035                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  6631.767783                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time  1036.030883                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3637.884004                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  6967.629776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000717                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time  1041.519018                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  3969.885322                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  6636.516380                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time  1045.143309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3580.059501                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  6990.076866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time  1039.054289                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  3911.005361                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  6720.801684                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time  1069.298993                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3653.624056                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  6318.864533                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time  1057.099521                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3319.718884                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  6301.680363                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time  1045.157891                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3337.284698                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  6588.417329                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000723                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time  1031.219425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3683.121870                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  6758.014172                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time  1072.432824                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000349                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3620.586126                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  6436.897534                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time  1072.026469                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000348                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3313.329030                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3697715558                      
system.ruby.hit_latency_hist_seqr::mean      1.000000                      
system.ruby.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.hit_latency_hist_seqr::stdev     0.000077                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  3697715536    100.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3697715558                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses     94685079                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits     94626019                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        59060                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses     20977858                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits     20977365                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          493                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles         14665                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.640441                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   341.600409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.001102                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   432.780529                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5275.783467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000537                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   333.004196                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  5664.995525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load      3864731                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          294                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load           22                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store            2                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses     94745824                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits     94693435                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        52389                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses     20973658                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits     20973609                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles          5790                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.641329                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   351.901761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   431.661502                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3999.353877                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   332.943376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5336.263371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      7483802                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          762                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   332.941817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses     94622202                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits     94597312                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        24890                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses     20981828                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits     20981780                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles         9384                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.639748                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   332.844250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   333.918288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  7289.319713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   332.844176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4907.344632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load      7347078                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store          758                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load          253                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   332.843619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses     94447889                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits     94423000                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        24889                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses     20982125                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits     20982077                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles         9407                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.638785                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   332.830698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   333.995518                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  7986.856091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   332.830616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5233.221910                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      7347230                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          758                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load          257                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   332.830038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses     94570422                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits     94545531                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses     20982298                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits     20982250                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles         9222                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.639464                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   332.820499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   334.053869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  9935.191638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   332.820479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  5552.720969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load      7347299                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          767                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   332.819834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses     94458649                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits     94433759                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        24890                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses     20981937                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits     20981889                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles         9383                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.638843                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   332.807972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   333.987034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  9649.186752                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   332.807891                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5230.065771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      7347097                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          760                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load          257                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   332.807314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses     94590294                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits     94565403                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses     20982186                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits     20982138                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles         9139                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.639573                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   332.797472                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   333.946164                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  9607.483730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   332.797398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  5229.236865                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      7347250                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          769                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load          254                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   332.796821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses     94412420                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits     94387529                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        24891                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses     20981933                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits     20981882                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles         9145                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.638588                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   332.786054                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   334.009114                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  4993.637535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   332.785958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  5550.821062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      7347167                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          767                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load          246                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   332.785361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses     94743668                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits     94691265                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        52403                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses     20973576                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits     20973525                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles          6315                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.640795                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   340.339681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   431.003590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3357.323869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000460                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   332.933285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  5329.241325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load      7478908                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store          754                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load          251                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   332.931226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses     94740618                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits     94688221                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        52397                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses     20973671                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits     20973620                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles          5675                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.640812                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   345.726799                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000974                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   432.843127                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3479.527279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   332.927802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  5765.852650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      7479783                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store          768                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load          254                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   332.919716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses     94737566                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits     94685166                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        52400                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses     20973702                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits     20973652                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles          5815                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.641032                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   346.543696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000964                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   432.496757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3336.161154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000455                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   332.911669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5353.871768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      7481564                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store          769                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load          249                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   332.909170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses     94734562                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits     94682167                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        52395                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses     20973681                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits     20973631                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles          6034                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.641209                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   348.412736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   431.875461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  4977.896056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   332.901970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  5066.846452                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      7479840                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store          770                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load          250                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   332.897503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses     94731937                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits     94679535                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        52402                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses     20973670                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits     20973619                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles          5863                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.640454                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   339.107724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.001009                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   340.203573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  4032.387474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   332.890780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  5050.387825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load      7478171                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store          760                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load          255                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   332.887821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses     94728461                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits     94676068                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        52393                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses     20973717                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits     20973666                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles          5535                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.640539                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   342.607542                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000984                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   433.158115                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  4676.888623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   332.875380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5341.454334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      7484125                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store          770                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load          253                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   332.874503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses     94602397                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits     94577505                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        24892                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses     20982113                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits     20982065                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles          9062                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.639640                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   332.864557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   333.991661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000639                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  7609.982851                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   332.864484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5241.173833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load      7347209                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store          775                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load          250                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   332.863914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses     94451686                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits     94426799                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        24887                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses     20982166                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits     20982118                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles          9261                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.638806                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   332.854118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   333.910526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  7322.109657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   332.854048                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4881.243337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      7347230                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store          763                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load          248                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   332.853331                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.018763                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9881.100501                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls       126545                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       192816                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       167217                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        25599                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles          9733                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.019847                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   924.998529                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001965                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4237.762154                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   333.007462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000754                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9847.675336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls         3393                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses        28922                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits         6369                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        22553                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001090                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   339.704823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  3913.153248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000707                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9458.893413                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls         2615                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses        28853                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits         6349                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        22504                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   338.505684                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  3429.082770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time   333.000096                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.001034                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000778                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10321.199407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls         1923                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses        28880                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits         6351                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        22529                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           36                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   338.892449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  3841.245419                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000662                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9740.593288                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls         2332                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses        28868                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         6355                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        22513                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   339.612530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  3741.516185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9513.223570                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls         2227                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses        28820                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits         6344                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        22476                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   339.104619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  3513.952284                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000753                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time  9657.816456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         2361                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses        28824                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits         6382                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        22442                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles            9                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001091                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   354.106045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  3592.603274                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000314                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.499912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 10056.345376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls         1825                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses        28841                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits         6348                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        22493                       # Number of cache demand misses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   339.797133                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  3995.293930                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   334.485615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000987                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  9929.998504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls         3390                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses        28954                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits         6374                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        22580                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles            41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001091                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   338.909696                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3957.076961                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.000394                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000849                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10394.414334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         2436                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses        28914                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits         6349                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        22565                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles            28                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001088                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   337.963198                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4366.788255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  9801.179439                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls         2388                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses        28931                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         6364                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        22567                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles            41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001090                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   339.959530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  3788.063085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   332.940203                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9691.705561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         2439                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses        28921                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits         6336                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        22585                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles            29                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   340.096552                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3576.793672                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000721                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9754.802509                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         2312                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses        28910                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits         6329                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        22581                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles            27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   337.839942                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  3631.780090                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000316                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time   333.001155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.001603                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000802                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10410.880712                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         2200                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses        28934                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits         6342                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        22592                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles            76                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001087                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   338.495779                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  4046.089118                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000719                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  9541.876185                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         2240                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses        28901                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits         6354                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        22547                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   339.085619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3609.527287                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000691                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9379.706532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls         2829                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses        28904                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits         6363                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        22541                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001089                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   338.277647                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000418                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  3383.950654                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples     3698967546                      
system.ruby.latency_hist_seqr::mean          1.100272                      
system.ruby.latency_hist_seqr::gmean         1.001680                      
system.ruby.latency_hist_seqr::stdev        10.247185                      
system.ruby.latency_hist_seqr            |  3698538758     99.99%     99.99% |      309102      0.01%    100.00% |        7194      0.00%    100.00% |        6587      0.00%    100.00% |        3560      0.00%    100.00% |        3246      0.00%    100.00% |        3434      0.00%    100.00% |       95629      0.00%    100.00% |          32      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3698967546                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples      1251988                      
system.ruby.miss_latency_hist_seqr::mean   297.250581                      
system.ruby.miss_latency_hist_seqr::gmean   142.389298                      
system.ruby.miss_latency_hist_seqr::stdev   471.698563                      
system.ruby.miss_latency_hist_seqr       |      823200     65.75%     65.75% |      309102     24.69%     90.44% |        7194      0.57%     91.01% |        6587      0.53%     91.54% |        3560      0.28%     91.83% |        3246      0.26%     92.08% |        3434      0.27%     92.36% |       95629      7.64%    100.00% |          32      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1251988                      
system.ruby.network.average_flit_latency    14.757522                      
system.ruby.network.average_flit_network_latency    11.533978                      
system.ruby.network.average_flit_queueing_latency     3.223543                      
system.ruby.network.average_flit_vnet_latency |   13.834682                       |   15.260570                       |    9.350086                      
system.ruby.network.average_flit_vqueue_latency |    1.186126                       |    1.000075                       |    4.832301                      
system.ruby.network.average_hops             2.415509                      
system.ruby.network.average_packet_latency    13.356624                      
system.ruby.network.average_packet_network_latency    11.105885                      
system.ruby.network.average_packet_queueing_latency     2.250739                      
system.ruby.network.average_packet_vnet_latency |   12.394718                       |   14.543439                       |    9.382864                      
system.ruby.network.average_packet_vqueue_latency |    1.356376                       |    1.000075                       |    3.107543                      
system.ruby.network.avg_link_utilization     0.593232                      
system.ruby.network.avg_vc_load          |    0.103385     17.43%     17.43% |    0.031324      5.28%     22.71% |    0.010419      1.76%     24.46% |    0.009285      1.57%     26.03% |    0.087383     14.73%     40.76% |    0.007178      1.21%     41.97% |    0.005726      0.97%     42.93% |    0.005817      0.98%     43.91% |    0.269887     45.49%     89.41% |    0.024570      4.14%     93.55% |    0.019354      3.26%     96.81% |    0.018907      3.19%    100.00%
system.ruby.network.avg_vc_load::total       0.593232                      
system.ruby.network.ext_in_link_utilization     24273913                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization     24273912                      
system.ruby.network.flit_network_latency |    43850617                       |    31764555                       |    64431324                      
system.ruby.network.flit_queueing_latency |     3759564                       |     2081636                       |    33299326                      
system.ruby.network.flits_injected       |     3169617     26.10%     26.10% |     2081479     17.14%     43.25% |     6890986     56.75%    100.00%
system.ruby.network.flits_injected::total     12142082                      
system.ruby.network.flits_received       |     3169615     26.10%     26.10% |     2081479     17.14%     43.25% |     6890987     56.75%    100.00%
system.ruby.network.flits_received::total     12142081                      
system.ruby.network.int_link_utilization     58637425                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |    20513209                       |    13299495                       |    28733885                      
system.ruby.network.packet_queueing_latency |     2244797                       |      914536                       |     9516474                      
system.ruby.network.packets_injected     |     1654997     29.39%     29.39% |      914467     16.24%     45.62% |     3062378     54.38%    100.00%
system.ruby.network.packets_injected::total      5631842                      
system.ruby.network.packets_received     |     1654996     29.39%     29.39% |      914467     16.24%     45.62% |     3062379     54.38%    100.00%
system.ruby.network.packets_received::total      5631842                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      6988516                      
system.ruby.network.routers00.buffer_writes      6988516                      
system.ruby.network.routers00.crossbar_activity      3497171                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity      3561875                      
system.ruby.network.routers00.sw_output_arbiter_activity      3497171                      
system.ruby.network.routers01.buffer_reads      6563425                      
system.ruby.network.routers01.buffer_writes      6563425                      
system.ruby.network.routers01.crossbar_activity      3283329                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity      3296104                      
system.ruby.network.routers01.sw_output_arbiter_activity      3283329                      
system.ruby.network.routers02.buffer_reads      5889492                      
system.ruby.network.routers02.buffer_writes      5889492                      
system.ruby.network.routers02.crossbar_activity      2945865                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity      2958030                      
system.ruby.network.routers02.sw_output_arbiter_activity      2945865                      
system.ruby.network.routers03.buffer_reads      3908451                      
system.ruby.network.routers03.buffer_writes      3908451                      
system.ruby.network.routers03.crossbar_activity      1954904                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity      1960600                      
system.ruby.network.routers03.sw_output_arbiter_activity      1954904                      
system.ruby.network.routers04.buffer_reads      5668177                      
system.ruby.network.routers04.buffer_writes      5668177                      
system.ruby.network.routers04.crossbar_activity      2835620                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity      2864600                      
system.ruby.network.routers04.sw_output_arbiter_activity      2835620                      
system.ruby.network.routers05.buffer_reads      6765492                      
system.ruby.network.routers05.buffer_writes      6765492                      
system.ruby.network.routers05.crossbar_activity      3383655                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity      3407331                      
system.ruby.network.routers05.sw_output_arbiter_activity      3383655                      
system.ruby.network.routers06.buffer_reads      6785314                      
system.ruby.network.routers06.buffer_writes      6785314                      
system.ruby.network.routers06.crossbar_activity      3393386                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity      3414047                      
system.ruby.network.routers06.sw_output_arbiter_activity      3393386                      
system.ruby.network.routers07.buffer_reads      4992428                      
system.ruby.network.routers07.buffer_writes      4992428                      
system.ruby.network.routers07.crossbar_activity      2496907                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity      2508977                      
system.ruby.network.routers07.sw_output_arbiter_activity      2496907                      
system.ruby.network.routers08.buffer_reads      4457329                      
system.ruby.network.routers08.buffer_writes      4457329                      
system.ruby.network.routers08.crossbar_activity      2229830                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity      2234287                      
system.ruby.network.routers08.sw_output_arbiter_activity      2229830                      
system.ruby.network.routers09.buffer_reads      5685269                      
system.ruby.network.routers09.buffer_writes      5685269                      
system.ruby.network.routers09.crossbar_activity      2843491                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity      2849933                      
system.ruby.network.routers09.sw_output_arbiter_activity      2843491                      
system.ruby.network.routers10.buffer_reads      5712939                      
system.ruby.network.routers10.buffer_writes      5712939                      
system.ruby.network.routers10.crossbar_activity      2857219                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity      2864188                      
system.ruby.network.routers10.sw_output_arbiter_activity      2857219                      
system.ruby.network.routers11.buffer_reads      4414179                      
system.ruby.network.routers11.buffer_writes      4414179                      
system.ruby.network.routers11.crossbar_activity      2207749                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity      2213132                      
system.ruby.network.routers11.sw_output_arbiter_activity      2207749                      
system.ruby.network.routers12.buffer_reads      3147083                      
system.ruby.network.routers12.buffer_writes      3147083                      
system.ruby.network.routers12.crossbar_activity      1574199                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity      1575690                      
system.ruby.network.routers12.sw_output_arbiter_activity      1574199                      
system.ruby.network.routers13.buffer_reads      4397684                      
system.ruby.network.routers13.buffer_writes      4397684                      
system.ruby.network.routers13.crossbar_activity      2199415                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity      2202491                      
system.ruby.network.routers13.sw_output_arbiter_activity      2199415                      
system.ruby.network.routers14.buffer_reads      4404700                      
system.ruby.network.routers14.buffer_writes      4404700                      
system.ruby.network.routers14.crossbar_activity      2202833                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity      2205483                      
system.ruby.network.routers14.sw_output_arbiter_activity      2202833                      
system.ruby.network.routers15.buffer_reads      3130860                      
system.ruby.network.routers15.buffer_writes      3130860                      
system.ruby.network.routers15.crossbar_activity      1565819                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity      1567203                      
system.ruby.network.routers15.sw_output_arbiter_activity      1565819                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples   3698967560                      
system.ruby.outstanding_req_hist_seqr::mean     1.292756                      
system.ruby.outstanding_req_hist_seqr::gmean     1.216043                      
system.ruby.outstanding_req_hist_seqr::stdev     0.508778                      
system.ruby.outstanding_req_hist_seqr    |  2709030960     73.24%     73.24% |   987088655     26.69%     99.92% |     2847167      0.08%    100.00% |         733      0.00%    100.00% |          44      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3698967560                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 170122336704                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
