
*** Running vivado
    with args -log axi_mapped_registers.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_mapped_registers.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_mapped_registers.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/utils_1/imports/synth_1/axi_write_logic.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/utils_1/imports/synth_1/axi_write_logic.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top axi_mapped_registers -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16320
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_mapped_registers' [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_write_read_logic' [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_write_read_logic.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_write_read_logic.v:203]
INFO: [Synth 8-6155] done synthesizing module 'axi_write_read_logic' (0#1) [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_write_read_logic.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'axi_rresp' does not match port width (1) of module 'axi_write_read_logic' [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:76]
INFO: [Synth 8-6155] done synthesizing module 'axi_mapped_registers' (0#1) [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:23]
WARNING: [Synth 8-3848] Net axi_wready in module/entity axi_write_read_logic does not have driver. [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_write_read_logic.v:34]
WARNING: [Synth 8-6014] Unused sequential element rfile_reg[3] was removed.  [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:90]
WARNING: [Synth 8-6014] Unused sequential element rfile_reg[2] was removed.  [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:90]
WARNING: [Synth 8-6014] Unused sequential element rfile_reg[1] was removed.  [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:90]
WARNING: [Synth 8-6014] Unused sequential element rfile_reg[0] was removed.  [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:90]
WARNING: [Synth 8-3848] Net write_addr_ready in module/entity axi_mapped_registers does not have driver. [C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.srcs/sources_1/new/axi_mapped_registers.v:34]
WARNING: [Synth 8-3917] design axi_mapped_registers has port axi_read_resp[1] driven by constant 0
WARNING: [Synth 8-7129] Port write_addr_ready in module axi_mapped_registers is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design axi_mapped_registers has port axi_read_resp[1] driven by constant 0
WARNING: [Synth 8-7129] Port write_addr_ready in module axi_mapped_registers is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |     3|
|6     |LUT5  |     4|
|7     |LUT6  |    33|
|8     |FDRE  |   168|
|9     |FDSE  |     1|
|10    |IBUF  |    43|
|11    |OBUF  |    50|
|12    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+-----------------+---------------------+------+
|      |Instance         |Module               |Cells |
+------+-----------------+---------------------+------+
|1     |top              |                     |   307|
|2     |  nolabel_line60 |axi_write_read_logic |   212|
+------+-----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.871 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1629.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8075a6cf
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1629.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/james/source/repos/E_E-324/project_03-2/project_03-2.runs/synth_1/axi_mapped_registers.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_mapped_registers_utilization_synth.rpt -pb axi_mapped_registers_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 23:26:10 2022...
