Analysis & Synthesis report for DE2_D5M
Mon Jul 09 18:31:04 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
 17. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 19. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 20. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 21. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 22. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 23. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 24. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 25. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 26. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 27. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 28. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 29. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 30. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 31. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 32. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 33. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 34. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 35. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 36. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 37. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 38. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 39. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 40. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 41. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 42. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 43. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 44. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 45. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 48. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 49. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 50. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 51. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 52. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 53. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 54. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 55. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 56. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 57. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 58. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 59. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 60. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 61. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 62. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 63. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 64. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 65. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 66. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 67. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 68. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 69. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 70. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 71. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 72. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 73. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 74. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 75. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 76. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 77. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 78. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 79. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 80. Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 81. Source assignments for lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated
 82. Source assignments for lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated
 83. Source assignments for lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated
 84. Parameter Settings for User Entity Instance: DE2_D5M:inst|VGA_Controller:u1
 85. Parameter Settings for User Entity Instance: DE2_D5M:inst|CCD_Capture:u3
 86. Parameter Settings for User Entity Instance: DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 87. Parameter Settings for User Entity Instance: DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component
 88. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7
 89. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1
 90. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1
 91. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1
 92. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: DE2_D5M:inst|I2C_CCD_Config:u8
 97. Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component
 98. Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2|lpm_constant:lpm_constant_component
 99. Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component
100. Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component
101. Parameter Settings for User Entity Instance: lpm_ram_dp0:inst3
102. Parameter Settings for User Entity Instance: lpm_ram_dp0:inst3|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: lpm_decode0:inst9|lpm_decode:lpm_decode_component
104. Parameter Settings for User Entity Instance: lpm_ram_dp1:inst6
105. Parameter Settings for User Entity Instance: lpm_ram_dp1:inst6|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: lpm_ram_dp2:inst8
107. Parameter Settings for User Entity Instance: lpm_ram_dp2:inst8|altsyncram:altsyncram_component
108. altshift_taps Parameter Settings by Entity Instance
109. altpll Parameter Settings by Entity Instance
110. dcfifo Parameter Settings by Entity Instance
111. altsyncram Parameter Settings by Entity Instance
112. Port Connectivity Checks: "DE2_D5M:inst|I2C_CCD_Config:u8"
113. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"
114. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"
115. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"
116. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
117. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
118. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"
119. Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7"
120. Port Connectivity Checks: "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"
121. Port Connectivity Checks: "DE2_D5M:inst|RAW2RGB:u4"
122. Port Connectivity Checks: "DE2_D5M:inst|CCD_Capture:u3"
123. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 09 18:31:04 2018        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2_D5M                                      ;
; Top-level Entity Name              ; MAIN                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,269                                        ;
;     Total combinational functions  ; 1,831                                        ;
;     Dedicated logic registers      ; 1,298                                        ;
; Total registers                    ; 1298                                         ;
; Total pins                         ; 425                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 93,136                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MAIN               ; DE2_D5M            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                                  ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_files/RGB2GRAY/RGB2GRAY.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/RGB2GRAY/RGB2GRAY.bdf                       ;
; my_files/RGB2GRAY/RGB2GRAY_lpm_add_10bit.vhd         ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/RGB2GRAY/RGB2GRAY_lpm_add_10bit.vhd         ;
; my_files/RGB2GRAY/RGB2GRAY_lpm_constant_10bit_D3.vhd ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/RGB2GRAY/RGB2GRAY_lpm_constant_10bit_D3.vhd ;
; my_files/RGB2GRAY/RGB2GRAY_lpm_divide_10bit.vhd      ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/RGB2GRAY/RGB2GRAY_lpm_divide_10bit.vhd      ;
; Sdram_Control_4Port/Sdram_Params.h                   ; yes             ; User File                          ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Params.h                   ;
; Sdram_Control_4Port/command.v                        ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/command.v                        ;
; Sdram_Control_4Port/control_interface.v              ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/control_interface.v              ;
; Sdram_Control_4Port/sdr_data_path.v                  ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/sdr_data_path.v                  ;
; Sdram_Control_4Port/Sdram_Control_4Port.v            ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_Control_4Port.v            ;
; Sdram_Control_4Port/Sdram_FIFO.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/Sdram_Control_4Port/Sdram_FIFO.v                     ;
; V/VGA_Param.h                                        ; yes             ; User File                          ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/VGA_Param.h                                        ;
; V/CCD_Capture.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/CCD_Capture.v                                      ;
; V/I2C_CCD_Config.v                                   ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_CCD_Config.v                                   ;
; V/I2C_Controller.v                                   ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/I2C_Controller.v                                   ;
; V/Line_Buffer.v                                      ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/Line_Buffer.v                                      ;
; V/RAW2RGB.v                                          ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/RAW2RGB.v                                          ;
; V/Reset_Delay.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/Reset_Delay.v                                      ;
; V/sdram_pll.v                                        ; yes             ; User Wizard-Generated File         ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/sdram_pll.v                                        ;
; V/SEG7_LUT.v                                         ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/SEG7_LUT.v                                         ;
; V/SEG7_LUT_8.v                                       ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/SEG7_LUT_8.v                                       ;
; V/VGA_Controller.v                                   ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/V/VGA_Controller.v                                   ;
; DE2_D5M.v                                            ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/DE2_D5M.v                                            ;
; MAIN.bdf                                             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/MAIN.bdf                                             ;
; my_files/SAVE_IMAGE.vhd                              ; yes             ; User VHDL File                     ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SAVE_IMAGE.vhd                              ;
; my_files/GET_MASK.vhd                                ; yes             ; User VHDL File                     ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/GET_MASK.vhd                                ;
; my_files/SOBEL.v                                     ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/SOBEL.v                                     ;
; my_files/MEM123_TO_VGA.vhd                           ; yes             ; User VHDL File                     ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/MEM123_TO_VGA.vhd                           ;
; my_files/change_color.v                              ; yes             ; User Verilog HDL File              ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/my_files/change_color.v                              ;
; altshift_taps.tdf                                    ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                             ;
; db/shift_taps_ikn.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/shift_taps_ikn.tdf                                ;
; db/altsyncram_cm81.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_cm81.tdf                               ;
; db/cntr_3rf.tdf                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/cntr_3rf.tdf                                      ;
; db/cmpr_mdc.tdf                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/cmpr_mdc.tdf                                      ;
; altpll.tdf                                           ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                                                    ;
; dcfifo.tdf                                           ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                    ;
; db/dcfifo_m2o1.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dcfifo_m2o1.tdf                                   ;
; db/a_gray2bin_kdb.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_gray2bin_kdb.tdf                                ;
; db/a_graycounter_o96.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_o96.tdf                             ;
; db/a_graycounter_fgc.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_fgc.tdf                             ;
; db/a_graycounter_egc.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/a_graycounter_egc.tdf                             ;
; db/altsyncram_1l81.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_1l81.tdf                               ;
; db/altsyncram_drg1.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_drg1.tdf                               ;
; db/dffpipe_ngh.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dffpipe_ngh.tdf                                   ;
; db/dffpipe_kec.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dffpipe_kec.tdf                                   ;
; db/alt_synch_pipe_rdb.tdf                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_synch_pipe_rdb.tdf                            ;
; db/dffpipe_pe9.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dffpipe_pe9.tdf                                   ;
; db/dffpipe_oe9.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dffpipe_oe9.tdf                                   ;
; db/alt_synch_pipe_vd8.tdf                            ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_synch_pipe_vd8.tdf                            ;
; db/dffpipe_qe9.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/dffpipe_qe9.tdf                                   ;
; db/cmpr_536.tdf                                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/cmpr_536.tdf                                      ;
; lpm_divide.tdf                                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                ;
; db/lpm_divide_dhr.tdf                                ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/lpm_divide_dhr.tdf                                ;
; db/sign_div_unsign_2nh.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/sign_div_unsign_2nh.tdf                           ;
; db/alt_u_div_55f.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/alt_u_div_55f.tdf                                 ;
; db/add_sub_lkc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_lkc.tdf                                   ;
; db/add_sub_mkc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_mkc.tdf                                   ;
; lpm_constant.tdf                                     ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf                                                                                              ;
; lpm_add_sub.tdf                                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                               ;
; db/add_sub_llh.tdf                                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/add_sub_llh.tdf                                   ;
; lpm_ram_dp0.tdf                                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/lpm_ram_dp0.tdf                                      ;
; altsyncram.inc                                       ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;
; altsyncram.tdf                                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;
; lpm_decode.inc                                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;
; db/altsyncram_a5p1.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/altsyncram_a5p1.tdf                               ;
; lpm_decode0.tdf                                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/lpm_decode0.tdf                                      ;
; lpm_decode.tdf                                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;
; db/decode_n6f.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/db/decode_n6f.tdf                                    ;
; lpm_ram_dp1.tdf                                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/lpm_ram_dp1.tdf                                      ;
; lpm_ram_dp2.tdf                                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/rmcba/Desktop/PROJETO_PDS_VARIAS_VERSOES/3_VERSAO_LIMPA_RUNTIME/PSD_PROJETO_RUN_TIME_V1.1_FIFOS/lpm_ram_dp2.tdf                                      ;
+------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimated Total logic elements              ; 2,269                                                   ;
;                                             ;                                                         ;
; Total combinational functions               ; 1831                                                    ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 706                                                     ;
;     -- 3 input functions                    ; 608                                                     ;
;     -- <=2 input functions                  ; 517                                                     ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 1279                                                    ;
;     -- arithmetic mode                      ; 552                                                     ;
;                                             ;                                                         ;
; Total registers                             ; 1298                                                    ;
;     -- Dedicated logic registers            ; 1298                                                    ;
;     -- I/O registers                        ; 0                                                       ;
;                                             ;                                                         ;
; I/O pins                                    ; 425                                                     ;
; Total memory bits                           ; 93136                                                   ;
; Total PLLs                                  ; 1                                                       ;
; Maximum fan-out node                        ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 555                                                     ;
; Total fan-out                               ; 12748                                                   ;
; Average fan-out                             ; 3.47                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MAIN                                               ; 1831 (5)          ; 1298 (0)     ; 93136       ; 0            ; 0       ; 0         ; 425  ; 0            ; |MAIN                                                                                                                                                                     ; work         ;
;    |DE2_D5M:inst|                                   ; 1275 (1)          ; 1075 (15)    ; 62416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst                                                                                                                                                        ;              ;
;       |CCD_Capture:u3|                              ; 81 (81)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|CCD_Capture:u3                                                                                                                                         ;              ;
;       |I2C_CCD_Config:u8|                           ; 231 (174)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8                                                                                                                                      ;              ;
;          |I2C_Controller:u0|                        ; 57 (57)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                    ;              ;
;       |RAW2RGB:u4|                                  ; 94 (78)           ; 66 (55)      ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4                                                                                                                                             ;              ;
;          |Line_Buffer:u0|                           ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0                                                                                                                              ;              ;
;             |altshift_taps:altshift_taps_component| ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                        ;              ;
;                |shift_taps_ikn:auto_generated|      ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated                                                          ;              ;
;                   |altsyncram_cm81:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2                              ;              ;
;                   |cntr_3rf:cntr1|                  ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1                                           ;              ;
;                      |cmpr_mdc:cmpr5|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                            ;              ;
;       |Reset_Delay:u2|                              ; 48 (48)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Reset_Delay:u2                                                                                                                                         ;              ;
;       |SEG7_LUT_8:u5|                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5                                                                                                                                          ;              ;
;          |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                              ;              ;
;          |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                              ;              ;
;          |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                              ;              ;
;          |SEG7_LUT:u3|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                              ;              ;
;          |SEG7_LUT:u4|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                              ;              ;
;          |SEG7_LUT:u5|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                              ;              ;
;          |SEG7_LUT:u6|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                              ;              ;
;          |SEG7_LUT:u7|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                              ;              ;
;       |Sdram_Control_4Port:u7|                      ; 655 (212)         ; 672 (137)    ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7                                                                                                                                 ;              ;
;          |Sdram_FIFO:read_fifo1|                    ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_m2o1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_FIFO:read_fifo2|                    ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_m2o1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_FIFO:write_fifo1|                   ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_m2o1:auto_generated|         ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |Sdram_FIFO:write_fifo2|                   ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_m2o1:auto_generated|         ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1                                                                                                                ;              ;
;          |control_interface:control1|               ; 65 (65)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1                                                                                                      ;              ;
;       |VGA_Controller:u1|                           ; 109 (109)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|VGA_Controller:u1                                                                                                                                      ;              ;
;       |sdram_pll:u6|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|sdram_pll:u6                                                                                                                                           ;              ;
;          |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component                                                                                                                   ;              ;
;    |GET_MASK:inst4|                                 ; 146 (146)         ; 172 (172)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|GET_MASK:inst4                                                                                                                                                      ;              ;
;    |RGB2GRAY:inst1|                                 ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1                                                                                                                                                      ;              ;
;       |RGB2GRAY_lpm_add_10bit:inst1|                ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1                                                                                                                         ;              ;
;          |lpm_add_sub:lpm_add_sub_component|        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component                                                                                       ;              ;
;             |add_sub_llh:auto_generated|            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated                                                            ;              ;
;       |RGB2GRAY_lpm_add_10bit:inst|                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst                                                                                                                          ;              ;
;          |lpm_add_sub:lpm_add_sub_component|        ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component                                                                                        ;              ;
;             |add_sub_llh:auto_generated|            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated                                                             ;              ;
;       |RGB2GRAY_lpm_divide_10bit:inst3|             ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3                                                                                                                      ;              ;
;          |lpm_divide:lpm_divide_component|          ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component                                                                                      ;              ;
;             |lpm_divide_dhr:auto_generated|         ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated                                                        ;              ;
;                |sign_div_unsign_2nh:divider|        ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider                            ;              ;
;                   |alt_u_div_55f:divider|           ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider      ;              ;
;    |SAVE_IMAGE:inst2|                               ; 61 (61)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|SAVE_IMAGE:inst2                                                                                                                                                    ;              ;
;    |SOBEL:inst5|                                    ; 179 (179)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|SOBEL:inst5                                                                                                                                                         ;              ;
;    |change_color:inst12|                            ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|change_color:inst12                                                                                                                                                 ;              ;
;    |lpm_ram_dp0:inst3|                              ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp0:inst3                                                                                                                                                   ;              ;
;       |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp0:inst3|altsyncram:altsyncram_component                                                                                                                   ;              ;
;          |altsyncram_a5p1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated                                                                                    ;              ;
;    |lpm_ram_dp1:inst6|                              ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp1:inst6                                                                                                                                                   ;              ;
;       |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp1:inst6|altsyncram:altsyncram_component                                                                                                                   ;              ;
;          |altsyncram_a5p1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated                                                                                    ;              ;
;    |lpm_ram_dp2:inst8|                              ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp2:inst8                                                                                                                                                   ;              ;
;       |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp2:inst8|altsyncram:altsyncram_component                                                                                                                   ;              ;
;          |altsyncram_a5p1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated                                                                                    ;              ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[15]                                                                                            ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CKE                                                                                    ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|VGA_Controller:u1|oVGA_SYNC                                                                                                    ; Stuck at GND due to stuck port data_in                                              ;
; SAVE_IMAGE:inst2|save_gray_out[9]                                                                                                           ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|CKE                                                                                                     ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                            ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                     ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                 ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                     ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[0..1]                                                                                        ; Merged with DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[2]                       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[0..6]                                                                                         ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[7]                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[0..6]                                                                                         ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[7]                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[0..6]                                                                                         ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[7]                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[0..6]                                                                                         ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[7]                        ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[0..6]                                                                                           ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[7]                          ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[0..6]                                                                                             ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[7]                            ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[0..6]                                                                  ; Merged with DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7] ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[7]                                                                                              ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[7]                                                                                                ; Stuck at GND due to stuck port data_in                                              ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                     ; Stuck at GND due to stuck port data_in                                              ;
; SAVE_IMAGE:inst2|save_addr_mem_read[0]                                                                                                      ; Merged with SAVE_IMAGE:inst2|save_addr_mem[0]                                       ;
; DE2_D5M:inst|rClk[1]                                                                                                                        ; Lost fanout                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[8]                                                                                              ; Stuck at VCC due to stuck port data_in                                              ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~9                                                                                                  ; Lost fanout                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~10                                                                                                 ; Lost fanout                                                                         ;
; DE2_D5M:inst|CCD_Capture:u3|Y_Cont[9..15]                                                                                                   ; Lost fanout                                                                         ;
; Total Number of Removed Registers = 135                                                                                                     ;                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[7]         ; Stuck at GND              ; DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[7],                           ;
;                                                          ; due to stuck port data_in ; DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7] ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[8]       ; Stuck at VCC              ; DE2_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[8]                          ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|CKE ; Stuck at VCC              ; DE2_D5M:inst|Sdram_Control_4Port:u7|CKE                                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[31]             ; Stuck at VCC              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[30]             ; Stuck at GND              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[29]             ; Stuck at VCC              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[28]             ; Stuck at VCC              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[27]             ; Stuck at VCC              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[26]             ; Stuck at GND              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[25]             ; Stuck at VCC              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
; DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[24]             ; Stuck at GND              ; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                 ;
;                                                          ; due to stuck port data_in ;                                                                         ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1298  ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 158   ;
; Number of registers using Asynchronous Clear ; 761   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 566   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                          ; 12      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                          ; 21      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                          ; 13      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; 17      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                          ; 18      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                          ; 19      ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                       ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                      ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                       ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                       ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                       ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                   ; 4       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                    ; 6       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; 5       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 22                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|mCCD_R[4]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|CCD_Capture:u3|Y_Cont[9]                                   ;
; 4:1                ; 80 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MAIN|GET_MASK:inst4|A0[4]                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[6]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[7] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MAIN|SAVE_IMAGE:inst2|Y_ANT[8]                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MAIN|SAVE_IMAGE:inst2|save_gray_out[8]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|VGA_Controller:u1|oY[3]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|VGA_Controller:u1|oX[7]                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |MAIN|GET_MASK:inst4|V7[4]                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |MAIN|GET_MASK:inst4|V8[4]                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |MAIN|GET_MASK:inst4|V0[1]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MAIN|SAVE_IMAGE:inst2|mem_123[0]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[4]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|CCD_Capture:u3|X_Cont[8]                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_done            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MAIN|SAVE_IMAGE:inst2|SAVE_PONTEIRO_ADDR[9]                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]                           ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|mWR                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|mRD                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |MAIN|DE2_D5M:inst|Sdram_Control_4Port:u7|ST[5]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[10]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MAIN|DE2_D5M:inst|I2C_CCD_Config:u8|Mux12                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |MAIN|change_color:inst12|red_out                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |MAIN|DE2_D5M:inst|RAW2RGB:u4|Add0                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                     ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                             ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                               ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                       ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                        ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                     ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                             ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                               ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                    ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                       ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                        ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                 ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                              ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                      ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                              ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                 ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                              ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                      ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                              ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|VGA_Controller:u1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                     ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                     ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                     ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                     ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                     ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                     ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                     ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                     ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                     ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                     ;
; X_START        ; 144   ; Signed Integer                                     ;
; Y_START        ; 35    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|CCD_Capture:u3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                 ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                          ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                          ;
; WIDTH          ; 12             ; Signed Integer                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                 ;
; CBXI_PARAMETER ; shift_taps_ikn ; Untyped                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------+
; Parameter Name                ; Value             ; Type                                       ;
+-------------------------------+-------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 3                 ; Signed Integer                             ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                             ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                    ;
; M                             ; 0                 ; Untyped                                    ;
; N                             ; 1                 ; Untyped                                    ;
; M2                            ; 1                 ; Untyped                                    ;
; N2                            ; 1                 ; Untyped                                    ;
; SS                            ; 1                 ; Untyped                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                    ;
; C0_LOW                        ; 0                 ; Untyped                                    ;
; C1_LOW                        ; 0                 ; Untyped                                    ;
; C2_LOW                        ; 0                 ; Untyped                                    ;
; C3_LOW                        ; 0                 ; Untyped                                    ;
; C4_LOW                        ; 0                 ; Untyped                                    ;
; C5_LOW                        ; 0                 ; Untyped                                    ;
; C6_LOW                        ; 0                 ; Untyped                                    ;
; C7_LOW                        ; 0                 ; Untyped                                    ;
; C8_LOW                        ; 0                 ; Untyped                                    ;
; C9_LOW                        ; 0                 ; Untyped                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                    ;
; C0_PH                         ; 0                 ; Untyped                                    ;
; C1_PH                         ; 0                 ; Untyped                                    ;
; C2_PH                         ; 0                 ; Untyped                                    ;
; C3_PH                         ; 0                 ; Untyped                                    ;
; C4_PH                         ; 0                 ; Untyped                                    ;
; C5_PH                         ; 0                 ; Untyped                                    ;
; C6_PH                         ; 0                 ; Untyped                                    ;
; C7_PH                         ; 0                 ; Untyped                                    ;
; C8_PH                         ; 0                 ; Untyped                                    ;
; C9_PH                         ; 0                 ; Untyped                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                    ;
; L0_LOW                        ; 1                 ; Untyped                                    ;
; L1_LOW                        ; 1                 ; Untyped                                    ;
; G0_LOW                        ; 1                 ; Untyped                                    ;
; G1_LOW                        ; 1                 ; Untyped                                    ;
; G2_LOW                        ; 1                 ; Untyped                                    ;
; G3_LOW                        ; 1                 ; Untyped                                    ;
; E0_LOW                        ; 1                 ; Untyped                                    ;
; E1_LOW                        ; 1                 ; Untyped                                    ;
; E2_LOW                        ; 1                 ; Untyped                                    ;
; E3_LOW                        ; 1                 ; Untyped                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                    ;
; L0_PH                         ; 0                 ; Untyped                                    ;
; L1_PH                         ; 0                 ; Untyped                                    ;
; G0_PH                         ; 0                 ; Untyped                                    ;
; G1_PH                         ; 0                 ; Untyped                                    ;
; G2_PH                         ; 0                 ; Untyped                                    ;
; G3_PH                         ; 0                 ; Untyped                                    ;
; E0_PH                         ; 0                 ; Untyped                                    ;
; E1_PH                         ; 0                 ; Untyped                                    ;
; E2_PH                         ; 0                 ; Untyped                                    ;
; E3_PH                         ; 0                 ; Untyped                                    ;
; M_PH                          ; 0                 ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                             ;
+-------------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                          ;
; REF_PER        ; 1024  ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_RRD         ; 7     ; Signed Integer                                          ;
; SC_PM          ; 1     ; Signed Integer                                          ;
; SC_BL          ; 1     ; Signed Integer                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                   ;
; REF_PER        ; 1024  ; Signed Integer                                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst|I2C_CCD_Config:u8 ;
+-----------------------+------------------+----------------------------------+
; Parameter Name        ; Value            ; Type                             ;
+-----------------------+------------------+----------------------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary                  ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary                  ;
; CLK_Freq              ; 50000000         ; Signed Integer                   ;
; I2C_Freq              ; 20000            ; Signed Integer                   ;
; LUT_SIZE              ; 25               ; Signed Integer                   ;
+-----------------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                                                                    ;
; LPM_WIDTHD             ; 10             ; Signed Integer                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                           ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                           ;
; CBXI_PARAMETER         ; lpm_divide_dhr ; Untyped                                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                    ;
+------------------------+----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2|lpm_constant:lpm_constant_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                         ;
+--------------------+------------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 10               ; Signed Integer                                                                               ;
; LPM_CVALUE         ; 3                ; Signed Integer                                                                               ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                      ;
; CBXI_PARAMETER     ; lpm_constant_mi6 ; Untyped                                                                                      ;
+--------------------+------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                 ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                            ;
; CBXI_PARAMETER         ; add_sub_llh ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                     ;
+------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                  ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                                             ;
; STYLE                  ; FAST        ; Untyped                                                                             ;
; CBXI_PARAMETER         ; add_sub_llh ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp0:inst3 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                              ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                              ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp0:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_a5p1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_decode0:inst9|lpm_decode:lpm_decode_component ;
+------------------------+------------+----------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                     ;
+------------------------+------------+----------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Untyped                                                  ;
; LPM_DECODES            ; 4          ; Untyped                                                  ;
; LPM_PIPELINE           ; 0          ; Untyped                                                  ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                  ;
; CBXI_PARAMETER         ; decode_n6f ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                           ;
+------------------------+------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp1:inst6 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                              ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                              ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp1:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_a5p1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp2:inst8 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                              ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                              ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_ram_dp2:inst8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_a5p1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                       ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                            ;
; Entity Instance            ; DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                            ;
;     -- TAP_DISTANCE        ; 1280                                                                         ;
;     -- WIDTH               ; 12                                                                           ;
+----------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                    ;
+----------------------------+------------------------------------------------------------------------------------+
; Name                       ; Value                                                                              ;
+----------------------------+------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                  ;
; Entity Instance            ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 3                                                 ;
; Entity Instance                           ; lpm_ram_dp0:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 1024                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; lpm_ram_dp1:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 1024                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; lpm_ram_dp2:inst8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 1024                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|I2C_CCD_Config:u8"                                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|Sdram_Control_4Port:u7"                                                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|RAW2RGB:u4"                                                                                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst|CCD_Capture:u3"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 09 18:30:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M
Info: Found 1 design units, including 1 entities, in source file my_files/rgb2gray/rgb2gray.bdf
    Info: Found entity 1: RGB2GRAY
Info: Found 2 design units, including 1 entities, in source file my_files/rgb2gray/rgb2gray_lpm_add_10bit.vhd
    Info: Found design unit 1: rgb2gray_lpm_add_10bit-SYN
    Info: Found entity 1: RGB2GRAY_lpm_add_10bit
Info: Found 2 design units, including 1 entities, in source file my_files/rgb2gray/rgb2gray_lpm_constant_10bit_d3.vhd
    Info: Found design unit 1: rgb2gray_lpm_constant_10bit_d3-SYN
    Info: Found entity 1: RGB2GRAY_lpm_constant_10bit_D3
Info: Found 2 design units, including 1 entities, in source file my_files/rgb2gray/rgb2gray_lpm_divide_10bit.vhd
    Info: Found design unit 1: rgb2gray_lpm_divide_10bit-SYN
    Info: Found entity 1: RGB2GRAY_lpm_divide_10bit
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(98): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info: Found entity 1: Sdram_FIFO
Warning: Can't analyze file -- file V/async_receiver.v is missing
Info: Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info: Found entity 1: RAW2RGB
Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info: Found entity 1: sdram_pll
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Warning: Can't analyze file -- file V/uart_crtl.v is missing
Info: Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file de2_d5m.v
    Info: Found entity 1: DE2_D5M
Info: Found 1 design units, including 1 entities, in source file main.bdf
    Info: Found entity 1: MAIN
Info: Found 2 design units, including 1 entities, in source file my_files/save_image.vhd
    Info: Found design unit 1: SAVE_IMAGE-behavior
    Info: Found entity 1: SAVE_IMAGE
Info: Found 2 design units, including 1 entities, in source file my_files/filtro.vhd
    Info: Found design unit 1: FILTRO-behavior
    Info: Found entity 1: FILTRO
Info: Found 2 design units, including 1 entities, in source file my_files/get_mask.vhd
    Info: Found design unit 1: GET_MASK-behavior
    Info: Found entity 1: GET_MASK
Info: Found 1 design units, including 1 entities, in source file my_files/sobel.v
    Info: Found entity 1: SOBEL
Info: Found 2 design units, including 1 entities, in source file my_files/mem123_to_vga.vhd
    Info: Found design unit 1: MEM123_TO_VGA-behavior
    Info: Found entity 1: MEM123_TO_VGA
Info: Found 1 design units, including 1 entities, in source file my_files/change_color.v
    Info: Found entity 1: change_color
Info: Elaborating entity "MAIN" for the top level hierarchy
Info: Elaborating entity "DE2_D5M" for hierarchy "DE2_D5M:inst"
Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(372): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(377): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "FL_ADDR" at DE2_D5M.v(218) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_D5M.v(225) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_D5M.v(233) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_D5M.v(201) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_D5M.v(219) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_D5M.v(220) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_D5M.v(221) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_D5M.v(222) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_D5M.v(226) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_D5M.v(227) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_D5M.v(228) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_D5M.v(229) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_D5M.v(230) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_D5M.v(234) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_D5M.v(235) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_D5M.v(236) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_D5M.v(237) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_D5M.v(238) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_D5M.v(239) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_D5M.v(244) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_D5M.v(245) has no driver
Warning (10034): Output port "LCD_ON" at DE2_D5M.v(248) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_D5M.v(249) has no driver
Warning (10034): Output port "LCD_RW" at DE2_D5M.v(250) has no driver
Warning (10034): Output port "LCD_EN" at DE2_D5M.v(251) has no driver
Warning (10034): Output port "LCD_RS" at DE2_D5M.v(252) has no driver
Warning (10034): Output port "SD_CLK" at DE2_D5M.v(257) has no driver
Warning (10034): Output port "TDO" at DE2_D5M.v(268) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_D5M.v(260) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_D5M.v(280) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_D5M.v(281) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_D5M.v(282) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_D5M.v(283) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_D5M.v(284) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_D5M.v(286) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_D5M.v(291) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_D5M.v(293) has no driver
Warning (10034): Output port "TD_RESET" at DE2_D5M.v(298) has no driver
Info: Elaborating entity "VGA_Controller" for hierarchy "DE2_D5M:inst|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(111): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(172): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(183): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(205): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(216): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Reset_Delay" for hierarchy "DE2_D5M:inst|Reset_Delay:u2"
Info: Elaborating entity "CCD_Capture" for hierarchy "DE2_D5M:inst|CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "RAW2RGB" for hierarchy "DE2_D5M:inst|RAW2RGB:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"
Info: Elaborating entity "altshift_taps" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "2"
    Info: Parameter "tap_distance" = "1280"
    Info: Parameter "width" = "12"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf
    Info: Found entity 1: shift_taps_ikn
Info: Elaborating entity "shift_taps_ikn" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf
    Info: Found entity 1: altsyncram_cm81
Info: Elaborating entity "altsyncram_cm81" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info: Found entity 1: cntr_3rf
Info: Elaborating entity "cntr_3rf" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info: Found entity 1: cmpr_mdc
Info: Elaborating entity "cmpr_mdc" for hierarchy "DE2_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "DE2_D5M:inst|SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "DE2_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "sdram_pll" for hierarchy "DE2_D5M:inst|sdram_pll:u6"
Info: Elaborating entity "altpll" for hierarchy "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component"
Info: Instantiated megafunction "DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "5"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "3"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(405): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(451): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(452): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(453): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(454): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(443): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(443)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(443)
Info: Elaborating entity "control_interface" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf
    Info: Found entity 1: dcfifo_m2o1
Info: Elaborating entity "dcfifo_m2o1" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info: Found entity 1: altsyncram_1l81
Info: Elaborating entity "altsyncram_1l81" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborating entity "altsyncram_drg1" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info: Found entity 1: dffpipe_kec
Info: Elaborating entity "dffpipe_kec" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "DE2_D5M:inst|I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "DE2_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "change_color" for hierarchy "change_color:inst12"
Info: Elaborating entity "RGB2GRAY" for hierarchy "RGB2GRAY:inst1"
Info: Elaborating entity "RGB2GRAY_lpm_divide_10bit" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3"
Info: Elaborating entity "lpm_divide" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "10"
    Info: Parameter "lpm_widthn" = "10"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dhr.tdf
    Info: Found entity 1: lpm_divide_dhr
Info: Elaborating entity "lpm_divide_dhr" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info: Found entity 1: sign_div_unsign_2nh
Info: Elaborating entity "sign_div_unsign_2nh" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_55f.tdf
    Info: Found entity 1: alt_u_div_55f
Info: Elaborating entity "alt_u_div_55f" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_divide_10bit:inst3|lpm_divide:lpm_divide_component|lpm_divide_dhr:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_55f:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "RGB2GRAY_lpm_constant_10bit_D3" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2"
Info: Elaborating entity "lpm_constant" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "RGB2GRAY:inst1|RGB2GRAY_lpm_constant_10bit_D3:inst2|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "3"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "10"
Info: Elaborating entity "RGB2GRAY_lpm_add_10bit" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst"
Info: Elaborating entity "lpm_add_sub" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_llh.tdf
    Info: Found entity 1: add_sub_llh
Info: Elaborating entity "add_sub_llh" for hierarchy "RGB2GRAY:inst1|RGB2GRAY_lpm_add_10bit:inst|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated"
Info: Elaborating entity "SOBEL" for hierarchy "SOBEL:inst5"
Warning (10230): Verilog HDL assignment warning at SOBEL.v(21): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at SOBEL.v(22): truncated value with size 32 to match size of target (13)
Info: Elaborating entity "GET_MASK" for hierarchy "GET_MASK:inst4"
Warning: Using design file lpm_ram_dp0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram_dp0
Info: Elaborating entity "lpm_ram_dp0" for hierarchy "lpm_ram_dp0:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_ram_dp0:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_ram_dp0:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_ram_dp0:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a5p1.tdf
    Info: Found entity 1: altsyncram_a5p1
Info: Elaborating entity "altsyncram_a5p1" for hierarchy "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated"
Info: Elaborating entity "SAVE_IMAGE" for hierarchy "SAVE_IMAGE:inst2"
Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_decode0
Info: Elaborating entity "lpm_decode0" for hierarchy "lpm_decode0:inst9"
Info: Elaborating entity "lpm_decode" for hierarchy "lpm_decode0:inst9|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "lpm_decode0:inst9|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "lpm_decode0:inst9|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_DECODE"
    Info: Parameter "LPM_WIDTH" = "2"
    Info: Parameter "LPM_DECODES" = "4"
Info: Found 1 design units, including 1 entities, in source file db/decode_n6f.tdf
    Info: Found entity 1: decode_n6f
Info: Elaborating entity "decode_n6f" for hierarchy "lpm_decode0:inst9|lpm_decode:lpm_decode_component|decode_n6f:auto_generated"
Warning: Using design file lpm_ram_dp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram_dp1
Info: Elaborating entity "lpm_ram_dp1" for hierarchy "lpm_ram_dp1:inst6"
Warning: Using design file lpm_ram_dp2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: lpm_ram_dp2
Info: Elaborating entity "lpm_ram_dp2" for hierarchy "lpm_ram_dp2:inst8"
Info: Elaborating entity "MEM123_TO_VGA" for hierarchy "MEM123_TO_VGA:inst15"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "lpm_ram_dp2:inst8|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "lpm_ram_dp1:inst6|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "lpm_ram_dp0:inst3|altsyncram:altsyncram_component|altsyncram_a5p1:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT" has no driver
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "AUD_ADCLRCK" has no driver
    Warning: Bidir "AUD_DACLRCK" has no driver
    Warning: Bidir "AUD_BCLK" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "ENET_DATA" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "FL_DQ" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "LCD_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "OTG_DATA" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
    Warning: Bidir "SRAM_DQ" has no driver
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "GPIO_1[19]" is fed by VCC
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|rClk[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst|CCD_Capture:u3|Y_Cont[15]" lost all its fanouts during netlist optimizations.
Warning: Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
Info: Implemented 2871 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 2329 logic cells
    Info: Implemented 116 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 366 warnings
    Info: Peak virtual memory: 299 megabytes
    Info: Processing ended: Mon Jul 09 18:31:04 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:14


