# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab05.srcs/sources_1/ip/fused_mul/sim/fused_mul.vhd" \

# Do not sort compile order
nosort
