{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459271116852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459271116859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 13:05:09 2016 " "Processing started: Tue Mar 29 13:05:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459271116859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459271116859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRC_CPU -c SRC_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRC_CPU -c SRC_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459271116859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459271119131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file megaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaram-SYN " "Found design unit 1: megaram-SYN" {  } { { "megaRAM.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/megaRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120813 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaRAM " "Found entity 1: megaRAM" {  } { { "megaRAM.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/megaRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271120813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120870 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271120870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftl64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftl64-SYN " "Found design unit 1: shiftl64-SYN" {  } { { "shiftL64.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shiftL64.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120940 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftL64 " "Found entity 1: shiftL64" {  } { { "shiftL64.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shiftL64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271120940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271120940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workingbooth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file workingbooth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 workingBooth-behaviour " "Found design unit 1: workingBooth-behaviour" {  } { { "workingBooth.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/workingBooth.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121005 ""} { "Info" "ISGN_ENTITY_NAME" "1 workingBooth " "Found entity 1: workingBooth" {  } { { "workingBooth.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/workingBooth.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_tb-behaviour " "Found design unit 1: add_tb-behaviour" {  } { { "add_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121074 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa1-behaviour " "Found design unit 1: fa1-behaviour" {  } { { "fa1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/fa1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121141 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa1 " "Found entity 1: fa1" {  } { { "fa1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/fa1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_mult-behaviour " "Found design unit 1: array_mult-behaviour" {  } { { "array_mult.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/array_mult.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121199 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_mult " "Found entity 1: array_mult" {  } { { "array_mult.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/array_mult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR_Unit-bdf_type " "Found design unit 1: MDR_Unit-bdf_type" {  } { { "MDR_Unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/MDR_Unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121267 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR_Unit " "Found entity 1: MDR_Unit" {  } { { "MDR_Unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/MDR_Unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32-behaviour " "Found design unit 1: REG32-behaviour" {  } { { "REG32.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/REG32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121324 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "REG32.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/REG32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG64-behaviour " "Found design unit 1: REG64-behaviour" {  } { { "REG64.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/REG64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121397 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG64 " "Found entity 1: REG64" {  } { { "REG64.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/REG64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux0.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121470 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_decode0.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121528 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "Z:/ELEC374/Project Phase 1 MMJ/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_encoder-behaviour " "Found design unit 1: lpm_encoder-behaviour" {  } { { "lpm_encoder.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_encoder.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121662 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_encoder " "Found entity 1: lpm_encoder" {  } { { "lpm_encoder.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121726 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_bus_redesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_bus_redesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Bus_Redesign-behaviour " "Found design unit 1: CPU_Bus_Redesign-behaviour" {  } { { "CPU_Bus_Redesign.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/CPU_Bus_Redesign.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121799 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Bus_Redesign " "Found entity 1: CPU_Bus_Redesign" {  } { { "CPU_Bus_Redesign.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/CPU_Bus_Redesign.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Toplevel-behavioural " "Found design unit 1: ALU_Toplevel-behavioural" {  } { { "ALU_Toplevel.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Toplevel " "Found entity 1: ALU_Toplevel" {  } { { "ALU_Toplevel.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate-SYN " "Found design unit 1: negate-SYN" {  } { { "negate.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/negate.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121931 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/negate.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_right-SYN " "Found design unit 1: shift_right-SYN" {  } { { "shift_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_right.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121999 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_right.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271121999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271121999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left-SYN " "Found design unit 1: shift_left-SYN" {  } { { "shift_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_left.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122056 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_left.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "add.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122119 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub-SYN " "Found design unit 1: sub-SYN" {  } { { "sub.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/sub.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122171 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/sub.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_right-SYN " "Found design unit 1: rotate_right-SYN" {  } { { "rotate_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_right.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122233 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_right.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_left-SYN " "Found design unit 1: rotate_left-SYN" {  } { { "rotate_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_left.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122286 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_left.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_division-SYN " "Found design unit 1: signed_division-SYN" {  } { { "signed_division.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/signed_division.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122348 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_division " "Found entity 1: signed_division" {  } { { "signed_division.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/signed_division.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavioural " "Found design unit 1: datapath-behavioural" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122422 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcincr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcincr-SYN " "Found design unit 1: pcincr-SYN" {  } { { "PCincr.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/PCincr.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122485 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCincr " "Found entity 1: PCincr" {  } { { "PCincr.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/PCincr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase2_tb-behaviour " "Found design unit 1: phase2_tb-behaviour" {  } { { "phase2_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/phase2_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122568 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase2_tb " "Found entity 1: phase2_tb" {  } { { "phase2_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/phase2_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marReg-behaviour " "Found design unit 1: marReg-behaviour" {  } { { "marReg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/marReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122628 ""} { "Info" "ISGN_ENTITY_NAME" "1 marReg " "Found entity 1: marReg" {  } { { "marReg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/marReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-Behavioral " "Found design unit 1: decoder4to16-Behavioral" {  } { { "decoder4to16.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/decoder4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122697 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/decoder4to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selandencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selandencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selAndEncode-behaviour " "Found design unit 1: selAndEncode-behaviour" {  } { { "selAndEncode.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/selAndEncode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122767 ""} { "Info" "ISGN_ENTITY_NAME" "1 selAndEncode " "Found entity 1: selAndEncode" {  } { { "selAndEncode.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/selAndEncode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regspecial0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regspecial0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSpecial0-behaviour " "Found design unit 1: RegSpecial0-behaviour" {  } { { "RegSpecial0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/RegSpecial0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122826 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSpecial0 " "Found entity 1: RegSpecial0" {  } { { "RegSpecial0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/RegSpecial0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFF-behaviour " "Found design unit 1: ConFF-behaviour" {  } { { "ConFF.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/ConFF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122898 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFF " "Found entity 1: ConFF" {  } { { "ConFF.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/ConFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-SYN " "Found design unit 1: decoder2to4-SYN" {  } { { "Decoder2to4.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Decoder2to4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122956 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Decoder2to4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271122956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271122956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavior " "Found design unit 1: control_unit-Behavior" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123037 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase3_tb-behaviour " "Found design unit 1: phase3_tb-behaviour" {  } { { "phase3_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/phase3_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123111 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase3_tb " "Found entity 1: phase3_tb" {  } { { "phase3_tb.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/phase3_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Common " "Found design unit 1: Common" {  } { { "common.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/common.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRreg-behaviour " "Found design unit 1: IRreg-behaviour" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123233 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Segment-Behavior " "Found design unit 1: Seven_Segment-Behavior" {  } { { "Seven_Segment.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Seven_Segment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment " "Found entity 1: Seven_Segment" {  } { { "Seven_Segment.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Seven_Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult32bit-SYN " "Found design unit 1: mult32bit-SYN" {  } { { "mult32bit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/mult32bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123356 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult32bit " "Found entity 1: mult32bit" {  } { { "mult32bit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/mult32bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_board-behaviour " "Found design unit 1: DE0_board-behaviour" {  } { { "DE0_board.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/DE0_board.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123422 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_board " "Found entity 1: DE0_board" {  } { { "DE0_board.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/DE0_board.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271123422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271123422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459271126058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlMap " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlMap\"" {  } { { "datapath.vhd" "controlMap" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271126210 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop control_unit.vhd(27) " "VHDL Process Statement warning at control_unit.vhd(27): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459271126257 "|datapath|control_unit:controlMap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CON_FF control_unit.vhd(734) " "VHDL Process Statement warning at control_unit.vhd(734): signal \"CON_FF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459271126257 "|datapath|control_unit:controlMap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CON_FF control_unit.vhd(742) " "VHDL Process Statement warning at control_unit.vhd(742): signal \"CON_FF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459271126257 "|datapath|control_unit:controlMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "runOut control_unit.vhd(281) " "VHDL Process Statement warning at control_unit.vhd(281): inferring latch(es) for signal or variable \"runOut\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 281 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459271126257 "|datapath|control_unit:controlMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "runOut control_unit.vhd(281) " "Inferred latch for \"runOut\" at control_unit.vhd(281)" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271126257 "|datapath|control_unit:controlMap"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "Present_state " "Can't recognize finite state machine \"Present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1459271126259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Bus_Redesign CPU_Bus_Redesign:BUSmap " "Elaborating entity \"CPU_Bus_Redesign\" for hierarchy \"CPU_Bus_Redesign:BUSmap\"" {  } { { "datapath.vhd" "BUSmap" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271126378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_encoder CPU_Bus_Redesign:BUSmap\|lpm_encoder:b2v_inst " "Elaborating entity \"lpm_encoder\" for hierarchy \"CPU_Bus_Redesign:BUSmap\|lpm_encoder:b2v_inst\"" {  } { { "CPU_Bus_Redesign.vhd" "b2v_inst" { Text "Z:/ELEC374/Project Phase 1 MMJ/CPU_Bus_Redesign.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271126501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2 " "Elaborating entity \"lpm_mux0\" for hierarchy \"CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\"" {  } { { "CPU_Bus_Redesign.vhd" "b2v_inst2" { Text "Z:/ELEC374/Project Phase 1 MMJ/CPU_Bus_Redesign.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271126808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux0.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux0.vhd" 1181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271127085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127151 ""}  } { { "lpm_mux0.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux0.vhd" 1181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271127151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k9e " "Found entity 1: mux_k9e" {  } { { "db/mux_k9e.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/mux_k9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271127370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271127370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k9e CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component\|mux_k9e:auto_generated " "Elaborating entity \"mux_k9e\" for hierarchy \"CPU_Bus_Redesign:BUSmap\|lpm_mux0:b2v_inst2\|LPM_MUX:LPM_MUX_component\|mux_k9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selAndEncode selAndEncode:Select_and_Encode " "Elaborating entity \"selAndEncode\" for hierarchy \"selAndEncode:Select_and_Encode\"" {  } { { "datapath.vhd" "Select_and_Encode" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 selAndEncode:Select_and_Encode\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"selAndEncode:Select_and_Encode\|decoder4to16:decoder\"" {  } { { "selAndEncode.vhd" "decoder" { Text "Z:/ELEC374/Project Phase 1 MMJ/selAndEncode.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFF ConFF:con_logic " "Elaborating entity \"ConFF\" for hierarchy \"ConFF:con_logic\"" {  } { { "datapath.vhd" "con_logic" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271127866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 ConFF:con_logic\|Decoder2to4:decoder " "Elaborating entity \"Decoder2to4\" for hierarchy \"ConFF:con_logic\|Decoder2to4:decoder\"" {  } { { "ConFF.vhd" "decoder" { Text "Z:/ELEC374/Project Phase 1 MMJ/ConFF.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decoder2to4.vhd" "LPM_DECODE_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/Decoder2to4.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component\"" {  } { { "Decoder2to4.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Decoder2to4.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271128330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128330 ""}  } { { "Decoder2to4.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/Decoder2to4.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271128330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0af " "Found entity 1: decode_0af" {  } { { "db/decode_0af.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/decode_0af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271128506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271128506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0af ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component\|decode_0af:auto_generated " "Elaborating entity \"decode_0af\" for hierarchy \"ConFF:con_logic\|Decoder2to4:decoder\|lpm_decode:LPM_DECODE_component\|decode_0af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Toplevel ALU_Toplevel:ALU " "Elaborating entity \"ALU_Toplevel\" for hierarchy \"ALU_Toplevel:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271128784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCincr ALU_Toplevel:ALU\|PCincr:ALU_PCincr " "Elaborating entity \"PCincr\" for hierarchy \"ALU_Toplevel:ALU\|PCincr:ALU_PCincr\"" {  } { { "ALU_Toplevel.vhd" "ALU_PCincr" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PCincr.vhd" "LPM_ADD_SUB_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/PCincr.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "PCincr.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/PCincr.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271129980 ""}  } { { "PCincr.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/PCincr.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271129980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_msh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_msh " "Found entity 1: add_sub_msh" {  } { { "db/add_sub_msh.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_msh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271130171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271130171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_msh ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_msh:auto_generated " "Elaborating entity \"add_sub_msh\" for hierarchy \"ALU_Toplevel:ALU\|PCincr:ALU_PCincr\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_msh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU_Toplevel:ALU\|sub:ALU_sub " "Elaborating entity \"sub\" for hierarchy \"ALU_Toplevel:ALU\|sub:ALU_sub\"" {  } { { "ALU_Toplevel.vhd" "ALU_sub" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.vhd" "LPM_ADD_SUB_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/sub.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/sub.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130670 ""}  } { { "sub.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/sub.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271130670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jh " "Found entity 1: add_sub_0jh" {  } { { "db/add_sub_0jh.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_0jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271130859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271130859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jh ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jh:auto_generated " "Elaborating entity \"add_sub_0jh\" for hierarchy \"ALU_Toplevel:ALU\|sub:ALU_sub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271130974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add ALU_Toplevel:ALU\|add:ALU_add " "Elaborating entity \"add\" for hierarchy \"ALU_Toplevel:ALU\|add:ALU_add\"" {  } { { "ALU_Toplevel.vhd" "ALU_add" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "LPM_ADD_SUB_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/add.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131361 ""}  } { { "add.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/add.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271131361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vhh " "Found entity 1: add_sub_vhh" {  } { { "db/add_sub_vhh.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_vhh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271131549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271131549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vhh ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vhh:auto_generated " "Elaborating entity \"add_sub_vhh\" for hierarchy \"ALU_Toplevel:ALU\|add:ALU_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vhh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right " "Elaborating entity \"shift_right\" for hierarchy \"ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\"" {  } { { "ALU_Toplevel.vhd" "ALU_shift_logical_right" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271131960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift_right.vhd" "LPM_CLSHIFT_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_right.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_right.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271132101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132101 ""}  } { { "shift_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_right.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271132101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271132225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271132225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ALU_Toplevel:ALU\|shift_right:ALU_shift_logical_right\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left " "Elaborating entity \"shift_left\" for hierarchy \"ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\"" {  } { { "ALU_Toplevel.vhd" "ALU_shift_logical_left" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift_left.vhd" "LPM_CLSHIFT_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_left.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shift_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_left.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271132733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132733 ""}  } { { "shift_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/shift_left.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271132733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271132853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271132853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ALU_Toplevel:ALU\|shift_left:ALU_shift_logical_left\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271132974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right " "Elaborating entity \"rotate_right\" for hierarchy \"ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\"" {  } { { "ALU_Toplevel.vhd" "ALU_rotate_right" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rotate_right.vhd" "LPM_CLSHIFT_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_right.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rotate_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_right.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271133335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133335 ""}  } { { "rotate_right.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_right.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271133335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_jhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_jhc " "Found entity 1: lpm_clshift_jhc" {  } { { "db/lpm_clshift_jhc.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_clshift_jhc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271133451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271133451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_jhc ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated " "Elaborating entity \"lpm_clshift_jhc\" for hierarchy \"ALU_Toplevel:ALU\|rotate_right:ALU_rotate_right\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_jhc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left " "Elaborating entity \"rotate_left\" for hierarchy \"ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\"" {  } { { "ALU_Toplevel.vhd" "ALU_rotate_left" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rotate_left.vhd" "LPM_CLSHIFT_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_left.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "rotate_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_left.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271133912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ROTATE " "Parameter \"lpm_shifttype\" = \"ROTATE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271133912 ""}  } { { "rotate_left.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/rotate_left.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271133912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_iib " "Found entity 1: lpm_clshift_iib" {  } { { "db/lpm_clshift_iib.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_clshift_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271134035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271134035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_iib ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated " "Elaborating entity \"lpm_clshift_iib\" for hierarchy \"ALU_Toplevel:ALU\|rotate_left:ALU_rotate_left\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_iib:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU_Toplevel:ALU\|negate:ALU_negate " "Elaborating entity \"negate\" for hierarchy \"ALU_Toplevel:ALU\|negate:ALU_negate\"" {  } { { "ALU_Toplevel.vhd" "ALU_negate" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "negate.vhd" "LPM_ADD_SUB_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/negate.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "negate.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/negate.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134506 ""}  } { { "negate.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/negate.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271134506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u2i " "Found entity 1: add_sub_u2i" {  } { { "db/add_sub_u2i.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_u2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271134685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271134685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u2i ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_u2i:auto_generated " "Elaborating entity \"add_sub_u2i\" for hierarchy \"ALU_Toplevel:ALU\|negate:ALU_negate\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_u2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271134804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32bit ALU_Toplevel:ALU\|mult32bit:ALU_multiply " "Elaborating entity \"mult32bit\" for hierarchy \"ALU_Toplevel:ALU\|mult32bit:ALU_multiply\"" {  } { { "ALU_Toplevel.vhd" "ALU_multiply" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component\"" {  } { { "mult32bit.vhd" "lpm_mult_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/mult32bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component\"" {  } { { "mult32bit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/mult32bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271135828 ""}  } { { "mult32bit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/mult32bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271135828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d7n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d7n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d7n " "Found entity 1: mult_d7n" {  } { { "db/mult_d7n.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/mult_d7n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271136011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271136011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d7n ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated " "Elaborating entity \"mult_d7n\" for hierarchy \"ALU_Toplevel:ALU\|mult32bit:ALU_multiply\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_division ALU_Toplevel:ALU\|signed_division:ALU_signed_division " "Elaborating entity \"signed_division\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\"" {  } { { "ALU_Toplevel.vhd" "ALU_signed_division" { Text "Z:/ELEC374/Project Phase 1 MMJ/ALU_Toplevel.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "signed_division.vhd" "LPM_DIVIDE_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/signed_division.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "signed_division.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/signed_division.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136627 ""}  } { { "signed_division.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/signed_division.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271136627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271136806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271136806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271136914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271137061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271137061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271137158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271137399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271137399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271137512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271137751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271137751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271137858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271138051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271138051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"ALU_Toplevel:ALU\|signed_division:ALU_signed_division\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271138150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment Seven_Segment:seg_display1 " "Elaborating entity \"Seven_Segment\" for hierarchy \"Seven_Segment:seg_display1\"" {  } { { "datapath.vhd" "seg_display1" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271138283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megaRAM megaRAM:ram " "Elaborating entity \"megaRAM\" for hierarchy \"megaRAM:ram\"" {  } { { "datapath.vhd" "ram" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271138758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram megaRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"megaRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "megaRAM.vhd" "altsyncram_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/megaRAM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271138985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "megaRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"megaRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "megaRAM.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/megaRAM.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "megaRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"megaRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file miffile.mif " "Parameter \"init_file\" = \"miffile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139007 ""}  } { { "megaRAM.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/megaRAM.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271139007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4k1 " "Found entity 1: altsyncram_v4k1" {  } { { "db/altsyncram_v4k1.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_v4k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271139228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271139228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v4k1 megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated " "Elaborating entity \"altsyncram_v4k1\" for hierarchy \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fa2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fa2 " "Found entity 1: altsyncram_6fa2" {  } { { "db/altsyncram_6fa2.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_6fa2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271139559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271139559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fa2 megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|altsyncram_6fa2:altsyncram1 " "Elaborating entity \"altsyncram_6fa2\" for hierarchy \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|altsyncram_6fa2:altsyncram1\"" {  } { { "db/altsyncram_v4k1.tdf" "altsyncram1" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_v4k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271139970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v4k1.tdf" "mgl_prim2" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_v4k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_v4k1.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_v4k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271140207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1382116608 " "Parameter \"NODE_NAME\" = \"1382116608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140208 ""}  } { { "db/altsyncram_v4k1.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/altsyncram_v4k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271140208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"megaRAM:ram\|altsyncram:altsyncram_component\|altsyncram_v4k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG64 REG64:REGZ " "Elaborating entity \"REG64\" for hierarchy \"REG64:REGZ\"" {  } { { "datapath.vhd" "REGZ" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32 REG32:b2v_REGY " "Elaborating entity \"REG32\" for hierarchy \"REG32:b2v_REGY\"" {  } { { "datapath.vhd" "b2v_REGY" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Unit MDR_Unit:b2v_MDR_Unit " "Elaborating entity \"MDR_Unit\" for hierarchy \"MDR_Unit:b2v_MDR_Unit\"" {  } { { "datapath.vhd" "b2v_MDR_Unit" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271140862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1 " "Elaborating entity \"lpm_mux1\" for hierarchy \"MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\"" {  } { { "MDR_Unit.vhd" "b2v_inst1" { Text "Z:/ELEC374/Project Phase 1 MMJ/MDR_Unit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux1.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141349 ""}  } { { "lpm_mux1.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/lpm_mux1.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459271141349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t7e " "Found entity 1: mux_t7e" {  } { { "db/mux_t7e.tdf" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/db/mux_t7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459271141533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459271141533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t7e MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component\|mux_t7e:auto_generated " "Elaborating entity \"mux_t7e\" for hierarchy \"MDR_Unit:b2v_MDR_Unit\|lpm_mux1:b2v_inst1\|LPM_MUX:LPM_MUX_component\|mux_t7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marReg marReg:MAR " "Elaborating entity \"marReg\" for hierarchy \"marReg:MAR\"" {  } { { "datapath.vhd" "MAR" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSpecial0 RegSpecial0:b2v_REG0 " "Elaborating entity \"RegSpecial0\" for hierarchy \"RegSpecial0:b2v_REG0\"" {  } { { "datapath.vhd" "b2v_REG0" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271141966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:REGIR " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:REGIR\"" {  } { { "datapath.vhd" "REGIR" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459271143883 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D_OUT IRreg.vhd(14) " "VHDL Process Statement warning at IRreg.vhd(14): inferring latch(es) for signal or variable \"D_OUT\", which holds its previous value in one or more paths through the process" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[0\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[0\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[1\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[1\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[2\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[2\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[3\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[3\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[4\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[4\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[5\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[5\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[6\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[6\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[7\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[7\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[8\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[8\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143892 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[9\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[9\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143893 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[10\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[10\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[11\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[11\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[12\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[12\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[13\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[13\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[14\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[14\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[15\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[15\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[16\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[16\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[17\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[17\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[18\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[18\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[19\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[19\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[20\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[20\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[21\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[21\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143894 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[22\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[22\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143895 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[23\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[23\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143895 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[24\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[24\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143895 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[25\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[25\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143895 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[26\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[26\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[27\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[27\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[28\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[28\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[29\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[29\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[30\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[30\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_OUT\[31\] IRreg.vhd(14) " "Inferred latch for \"D_OUT\[31\]\" at IRreg.vhd(14)" {  } { { "IRreg.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/IRreg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459271143896 "|datapath|IRreg:REGIR"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "248 " "Ignored 248 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1459271149894 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1459271149894 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:controlMap\|Present_state.Reset_state control_unit:controlMap\|Present_state.Reset_state~_emulated control_unit:controlMap\|Present_state.Reset_state~1 " "Register \"control_unit:controlMap\|Present_state.Reset_state\" is converted into an equivalent circuit using register \"control_unit:controlMap\|Present_state.Reset_state~_emulated\" and latch \"control_unit:controlMap\|Present_state.Reset_state~1\"" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459271162304 "|datapath|control_unit:controlMap|Present_state.Reset_state"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:controlMap\|Present_state.halt control_unit:controlMap\|Present_state.halt~_emulated control_unit:controlMap\|Present_state.halt~1 " "Register \"control_unit:controlMap\|Present_state.halt\" is converted into an equivalent circuit using register \"control_unit:controlMap\|Present_state.halt~_emulated\" and latch \"control_unit:controlMap\|Present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/control_unit.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459271162304 "|datapath|control_unit:controlMap|Present_state.halt"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1459271162304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_output1\[7\] VCC " "Pin \"seg_output1\[7\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459271169536 "|datapath|seg_output1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_output2\[7\] VCC " "Pin \"seg_output2\[7\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459271169536 "|datapath|seg_output2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_output3\[7\] VCC " "Pin \"seg_output3\[7\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459271169536 "|datapath|seg_output3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_output4\[7\] VCC " "Pin \"seg_output4\[7\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "Z:/ELEC374/Project Phase 1 MMJ/datapath.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459271169536 "|datapath|seg_output4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459271169536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271170273 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1459271178165 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1459271178187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459271178257 "|datapath|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459271178257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271178555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459271193582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459271193582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5336 " "Implemented 5336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459271195499 ""} { "Info" "ICUT_CUT_TM_OPINS" "966 " "Implemented 966 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459271195499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4291 " "Implemented 4291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459271195499 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1459271195499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1459271195499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459271195499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459271196011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 13:06:35 2016 " "Processing ended: Tue Mar 29 13:06:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459271196011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459271196011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459271196011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459271196011 ""}
