<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ISim_Simulation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clockdivider_testb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockdivider_testb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clocksystem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clocksystem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clocksystem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clocksystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clocksystem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LOCKEDPIN_CONSTRAINTS" xil_pn:name="clocksystem.lpc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clocksystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clocksystem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clocksystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clocksystem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clocksystem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clocksystem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clocksystem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clocksystem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocksystem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clocksystem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clocksystem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clocksystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clocksystem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clocksystem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clocksystem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clocksystem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clocksystem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clocksystem.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocksystem_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clocksystem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clocksystem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clocksystem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clocksystem_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clocksystem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clocksystem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clocksystem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clocksystem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocksystem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocksystem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clocksystem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clocksystem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocksystem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clocksystem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clocksystem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clocksystem_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocksystem_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clocksystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digclock_testb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="digclock_testb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="digclock_testb_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="digclock_testb_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="digclock_testb_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digclock_testb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digclock_testb_translate.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="digitscanner_testb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="gencounter_testb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gencounter_testb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/clocksystem_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/clocksystem_translate.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1359502589" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502589" xil_pn:in_ck="-5817863571225811038" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../BCDto7seg.vhd"/>
      <outfile xil_pn:name="../Clockdivider.vhd"/>
      <outfile xil_pn:name="../Gencounter.vhd"/>
      <outfile xil_pn:name="../digitclock60min.vhd"/>
      <outfile xil_pn:name="../digitmux.vhd"/>
      <outfile xil_pn:name="../digitscanner.vhd"/>
      <outfile xil_pn:name="../min60sec60.vhd"/>
      <outfile xil_pn:name="BCDto7seg.vhd"/>
      <outfile xil_pn:name="clockdivider_testb.vhd"/>
      <outfile xil_pn:name="digclock_testb.vhd"/>
      <outfile xil_pn:name="digitscanner_testb.vhd"/>
      <outfile xil_pn:name="gencounter_testb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1359502589" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9160871816791486057" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502589" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8319854812661895001" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502589" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="251892843062076975" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1359502589" xil_pn:in_ck="-5817863571225811038" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../BCDto7seg.vhd"/>
      <outfile xil_pn:name="../Clockdivider.vhd"/>
      <outfile xil_pn:name="../Gencounter.vhd"/>
      <outfile xil_pn:name="../digitclock60min.vhd"/>
      <outfile xil_pn:name="../digitmux.vhd"/>
      <outfile xil_pn:name="../digitscanner.vhd"/>
      <outfile xil_pn:name="../min60sec60.vhd"/>
      <outfile xil_pn:name="BCDto7seg.vhd"/>
      <outfile xil_pn:name="clockdivider_testb.vhd"/>
      <outfile xil_pn:name="digclock_testb.vhd"/>
      <outfile xil_pn:name="digitscanner_testb.vhd"/>
      <outfile xil_pn:name="gencounter_testb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1359502594" xil_pn:in_ck="-5817863571225811038" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5266375554304361776" xil_pn:start_ts="1359502589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="digclock_testb_beh.prj"/>
      <outfile xil_pn:name="digclock_testb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1359502594" xil_pn:in_ck="-4984468537132958072" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1154506870840214499" xil_pn:start_ts="1359502594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="digclock_testb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1359502975" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1359502975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502975" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-780222887474987562" xil_pn:start_ts="1359502975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359503762" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5622801097726911552" xil_pn:start_ts="1359503762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502975" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1359502975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359502975" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7638449546098768468" xil_pn:start_ts="1359502975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359503762" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1359503762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359503762" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7379672474218966538" xil_pn:start_ts="1359503762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359503769" xil_pn:in_ck="1310161272268487833" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1769932221030679843" xil_pn:start_ts="1359503762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clocksystem.lso"/>
      <outfile xil_pn:name="clocksystem.ngc"/>
      <outfile xil_pn:name="clocksystem.ngr"/>
      <outfile xil_pn:name="clocksystem.prj"/>
      <outfile xil_pn:name="clocksystem.stx"/>
      <outfile xil_pn:name="clocksystem.syr"/>
      <outfile xil_pn:name="clocksystem.xst"/>
      <outfile xil_pn:name="clocksystem_beh.prj"/>
      <outfile xil_pn:name="clocksystem_vhdl.prj"/>
      <outfile xil_pn:name="clocksystem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1359504055" xil_pn:in_ck="-79494241905391754" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5446836025714111497" xil_pn:start_ts="1359504055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1359504060" xil_pn:in_ck="8203395333779353901" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1750868643171127949" xil_pn:start_ts="1359504055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clocksystem.bld"/>
      <outfile xil_pn:name="clocksystem.ngd"/>
      <outfile xil_pn:name="clocksystem_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1359504063" xil_pn:in_ck="8203395333779353902" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1359504060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clocksystem.pcf"/>
      <outfile xil_pn:name="clocksystem_map.map"/>
      <outfile xil_pn:name="clocksystem_map.mrp"/>
      <outfile xil_pn:name="clocksystem_map.ncd"/>
      <outfile xil_pn:name="clocksystem_map.ngm"/>
      <outfile xil_pn:name="clocksystem_map.xrpt"/>
      <outfile xil_pn:name="clocksystem_summary.xml"/>
      <outfile xil_pn:name="clocksystem_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1359504072" xil_pn:in_ck="5780831572654139207" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1359504063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clocksystem.ncd"/>
      <outfile xil_pn:name="clocksystem.pad"/>
      <outfile xil_pn:name="clocksystem.par"/>
      <outfile xil_pn:name="clocksystem.ptwx"/>
      <outfile xil_pn:name="clocksystem.unroutes"/>
      <outfile xil_pn:name="clocksystem.xpi"/>
      <outfile xil_pn:name="clocksystem_pad.csv"/>
      <outfile xil_pn:name="clocksystem_pad.txt"/>
      <outfile xil_pn:name="clocksystem_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1359504078" xil_pn:in_ck="8323261103647298548" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1359504072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clocksystem.bgn"/>
      <outfile xil_pn:name="clocksystem.bit"/>
      <outfile xil_pn:name="clocksystem.drc"/>
      <outfile xil_pn:name="clocksystem.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1359501304" xil_pn:in_ck="8323261103647285694" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-7854008040393615524" xil_pn:start_ts="1359501304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1359500512" xil_pn:in_ck="8323261103647298548" xil_pn:name="TRAN_genLockedPinConstraints" xil_pn:start_ts="1359500509">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1359504072" xil_pn:in_ck="8203395333779353770" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1359504069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clocksystem.twr"/>
      <outfile xil_pn:name="clocksystem.twx"/>
    </transform>
    <transform xil_pn:end_ts="1359501039" xil_pn:in_ck="8323261103647298680" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-1448309792474303879" xil_pn:start_ts="1359501036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1359501039" xil_pn:in_ck="5390576430216419204" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1359501039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1359501050" xil_pn:in_ck="5390576430216419204" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-4737999184232824880" xil_pn:start_ts="1359501039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1359501050" xil_pn:in_ck="-362998891997607313" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="9007872441328092496" xil_pn:start_ts="1359501050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
