

================================================================
== Vitis HLS Report for 'string_copy'
================================================================
* Date:           Fri Nov 22 12:57:49 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  3.560 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        5|     2049|  33.500 ns|  13.728 us|    5|  2049|     none|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_1  |        3|     2047|         2|          2|          1|  1 ~ 1023|       yes|
        +------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 5 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln8, void, i10 0, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 7 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i10 %i, i10 1023" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 9 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1023, i64 512"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.93ns)   --->   "%add_ln8 = add i10 %i, i10 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 12 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (1.35ns)   --->   "%src_load = load i10 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 14 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 15 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (1.35ns)   --->   "%src_load = load i10 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 16 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln8_2 = icmp_eq  i8 %src_load, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%dest_addr = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 18 'getelementptr' 'dest_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8_2, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.35ns)   --->   "%store_ln9 = store i8 %src_load, i10 %dest_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9]   --->   Operation 20 'store' 'store_ln9' <Predicate = (!icmp_ln8 & !icmp_ln8_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 21 'br' 'br_ln8' <Predicate = (!icmp_ln8 & !icmp_ln8_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%dest_addr_2 = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 22 'getelementptr' 'dest_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.35ns)   --->   "%store_ln11 = store i8 0, i10 %dest_addr_2" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 23 'store' 'store_ln11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:12]   --->   Operation 24 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8           (br               ) [ 01110]
i                (phi              ) [ 00100]
i_cast           (zext             ) [ 00011]
specpipeline_ln0 (specpipeline     ) [ 00000]
icmp_ln8         (icmp             ) [ 00110]
empty            (speclooptripcount) [ 00000]
add_ln8          (add              ) [ 01110]
br_ln8           (br               ) [ 00000]
src_addr         (getelementptr    ) [ 00010]
specloopname_ln8 (specloopname     ) [ 00000]
src_load         (load             ) [ 00000]
icmp_ln8_2       (icmp             ) [ 00110]
dest_addr        (getelementptr    ) [ 00000]
br_ln8           (br               ) [ 00000]
store_ln9        (store            ) [ 00000]
br_ln8           (br               ) [ 01110]
dest_addr_2      (getelementptr    ) [ 00000]
store_ln11       (store            ) [ 00000]
ret_ln12         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="src_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="10" slack="0"/>
<pin id="40" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="10" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="dest_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="10" slack="1"/>
<pin id="53" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/3 store_ln11/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="dest_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="10" slack="2"/>
<pin id="67" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr_2/4 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="1"/>
<pin id="74" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="1" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln8_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln8_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln8_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_2/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_cast_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="112" class="1005" name="icmp_ln8_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="116" class="1005" name="add_ln8_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="121" class="1005" name="src_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="71"><net_src comp="63" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="76" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="92"><net_src comp="76" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="76" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="43" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="83" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="115"><net_src comp="88" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="94" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="124"><net_src comp="36" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dest | {3 4 }
 - Input state : 
	Port: string_copy : src | {2 3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		src_addr : 2
		src_load : 3
	State 3
		icmp_ln8_2 : 1
		br_ln8 : 2
		store_ln9 : 1
	State 4
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |   icmp_ln8_fu_88  |    0    |    11   |
|          | icmp_ln8_2_fu_100 |    0    |    11   |
|----------|-------------------|---------|---------|
|    add   |   add_ln8_fu_94   |    0    |    17   |
|----------|-------------------|---------|---------|
|   zext   |    i_cast_fu_83   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    39   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| add_ln8_reg_116|   10   |
| i_cast_reg_106 |   64   |
|    i_reg_72    |   10   |
|icmp_ln8_reg_112|    1   |
|src_addr_reg_121|   10   |
+----------------+--------+
|      Total     |   95   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_56 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_56 |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  1.467  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   66   |
+-----------+--------+--------+--------+
