// Seed: 3298336199
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri0 id_3;
  always_ff
    if (id_3) begin : LABEL_0
      id_1 <= id_2;
    end else if (id_1)
      if (-1) id_1 = 1;
      else if (-1) id_1 <= -1'b0;
      else id_1 <= -1'b0;
  tri0 id_4;
  module_0 modCall_1 ();
  wand id_5;
  id_6 :
  assert property (@(-1 or posedge id_5 - id_4 or posedge 1) id_3) id_4 = -1;
  wire id_7, id_8, id_9;
endmodule
