{
  "Top": "imfilter",
  "RtlTop": "imfilter",
  "PcoreTop": "imfilter_top",
  "RtlPrefix": "",
  "SourceLanguage": "systemc",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "imfilter",
    "Version": "1.0",
    "DisplayName": "Imfilter",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "SCSource": ["..\/..\/..\/hwcore\/dsp\/imfilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/imfilter_imfilter_thread.vhd",
      "impl\/vhdl\/imfilter_imfilterbkb.vhd",
      "impl\/vhdl\/imfilter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/imfilter_imfilter_thread.v",
      "impl\/verilog\/imfilter_imfilterbkb.v",
      "impl\/verilog\/imfilter.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/imfilter.v",
      "impl\/verilog.pcore\/imfilter_imfilter_thread.v",
      "impl\/verilog.pcore\/imfilter_imfilterbkb.v",
      "impl\/verilog.pcore\/imfilter_M_AXIS_DATA_if.v",
      "impl\/verilog.pcore\/imfilter_reset_if.v",
      "impl\/verilog.pcore\/imfilter_S_AXIS_DATA_if.v",
      "impl\/verilog.pcore\/imfilter_slv0_if.v",
      "impl\/verilog.pcore\/imfilter_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/imfilter_top_v1_0\/data\/imfilter_top.mdd",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/data\/imfilter_top.tcl",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/ximfilter.c",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/ximfilter.h",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/ximfilter_hw.h",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/ximfilter_linux.c",
      "impl\/misc\/drivers\/imfilter_top_v1_0\/src\/ximfilter_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/git\/school\/HLS_core\/IP\/hls_imfilter\/solution1\/.autopilot\/db\/imfilter.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "Win_0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_4": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_5": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_6": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_7": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "Win_8": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": ""
    },
    "din_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "null",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "din_1": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "null",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "din_2": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "null",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "dout_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "null",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "dout_1": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "null",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "dout_2": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "null",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "reset": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "PcoreInterfaces": {
    "M_AXIS_DATA": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS_DATA",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "null",
          "Width": "32"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TKEEP": "4",
        "TLAST": "1"
      }
    },
    "S_AXIS_DATA": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS_DATA",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "null",
          "Width": "32"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TKEEP": "4",
        "TLAST": "1"
      }
    },
    "S_AXI_SLV0": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_slv0",
      "param_prefix": "C_S_AXI_SLV0",
      "addr_bits": "7",
      "module_info": "addr_bits 7 include_register 1 reg_map {0 {name ADDR_AP_CTRL type ap_ctrl sigs {}} 4 {name ADDR_GIE type gie sigs {}} 8 {name ADDR_IER type ier sigs {}} 12 {name ADDR_ISR type isr sigs {}} 16 {name ADDR_WIN_0_CTRL type i_none sigs Win_0} 20 {name ADDR_WIN_0_DATA_0 type i_data sigs {Win_0[31:0]}} 24 {name ADDR_WIN_1_CTRL type i_none sigs Win_1} 28 {name ADDR_WIN_1_DATA_0 type i_data sigs {Win_1[31:0]}} 32 {name ADDR_WIN_2_CTRL type i_none sigs Win_2} 36 {name ADDR_WIN_2_DATA_0 type i_data sigs {Win_2[31:0]}} 40 {name ADDR_WIN_3_CTRL type i_none sigs Win_3} 44 {name ADDR_WIN_3_DATA_0 type i_data sigs {Win_3[31:0]}} 48 {name ADDR_WIN_4_CTRL type i_none sigs Win_4} 52 {name ADDR_WIN_4_DATA_0 type i_data sigs {Win_4[31:0]}} 56 {name ADDR_WIN_5_CTRL type i_none sigs Win_5} 60 {name ADDR_WIN_5_DATA_0 type i_data sigs {Win_5[31:0]}} 64 {name ADDR_WIN_6_CTRL type i_none sigs Win_6} 68 {name ADDR_WIN_6_DATA_0 type i_data sigs {Win_6[31:0]}} 72 {name ADDR_WIN_7_CTRL type i_none sigs Win_7} 76 {name ADDR_WIN_7_DATA_0 type i_data sigs {Win_7[31:0]}} 80 {name ADDR_WIN_8_CTRL type i_none sigs Win_8} 84 {name ADDR_WIN_8_DATA_0 type i_data sigs {Win_8[31:0]}}} include_memory 0 mem_map {} include_interrupt 0 task_handshake 1 has_ap_continue 0",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "M_AXIS_DATA S_AXIS_DATA S_AXI_SLV0",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "clk": {
      "dir": "in",
      "width": "1"
    },
    "reset": {
      "dir": "in",
      "width": "1"
    },
    "Win_0": {
      "dir": "in",
      "width": "32"
    },
    "Win_1": {
      "dir": "in",
      "width": "32"
    },
    "Win_2": {
      "dir": "in",
      "width": "32"
    },
    "Win_3": {
      "dir": "in",
      "width": "32"
    },
    "Win_4": {
      "dir": "in",
      "width": "32"
    },
    "Win_5": {
      "dir": "in",
      "width": "32"
    },
    "Win_6": {
      "dir": "in",
      "width": "32"
    },
    "Win_7": {
      "dir": "in",
      "width": "32"
    },
    "Win_8": {
      "dir": "in",
      "width": "32"
    },
    "din_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "din_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "din_0_read": {
      "dir": "out",
      "width": "1"
    },
    "din_1_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "din_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "din_1_read": {
      "dir": "out",
      "width": "1"
    },
    "din_2_dout": {
      "dir": "in",
      "width": "4"
    },
    "din_2_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "din_2_read": {
      "dir": "out",
      "width": "1"
    },
    "dout_0_din": {
      "dir": "out",
      "width": "32"
    },
    "dout_0_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dout_0_write": {
      "dir": "out",
      "width": "1"
    },
    "dout_1_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dout_1_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dout_1_write": {
      "dir": "out",
      "width": "1"
    },
    "dout_2_din": {
      "dir": "out",
      "width": "4"
    },
    "dout_2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "dout_2_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "Win_0": {
      "interfaceRef": "Win_0",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_1": {
      "interfaceRef": "Win_1",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_2": {
      "interfaceRef": "Win_2",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_3": {
      "interfaceRef": "Win_3",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_4": {
      "interfaceRef": "Win_4",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_5": {
      "interfaceRef": "Win_5",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_6": {
      "interfaceRef": "Win_6",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_7": {
      "interfaceRef": "Win_7",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "Win_8": {
      "interfaceRef": "Win_8",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "din_0": {
      "interfaceRef": "din_0",
      "dir": "in"
    },
    "din_1": {
      "interfaceRef": "din_1",
      "dir": "in"
    },
    "din_2": {
      "interfaceRef": "din_2",
      "dir": "in"
    },
    "dout_0": {
      "interfaceRef": "dout_0",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "dout_1": {
      "interfaceRef": "dout_1",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "dout_2": {
      "interfaceRef": "dout_2",
      "dir": "out",
      "firstOutLatency": "9"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "imfilter",
      "Instances": [{
          "ModuleName": "imfilter_imfilter_thread",
          "InstanceName": "grp_imfilter_imfilter_thread_fu_104"
        }]
    },
    "Metrics": {
      "imfilter_imfilter_thread": {
        "Latency": {
          "LatencyBest": "263179",
          "LatencyAvg": "263179",
          "LatencyWorst": "263179",
          "PipelineII": "263179",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.333"
        },
        "Loops": [{
            "Name": "imfilter_thread_loop",
            "TripCount": "inf",
            "Latency": "263177",
            "PipelineII": "",
            "PipelineDepth": "263177",
            "Loops": [{
                "Name": "imfilter_thread_loop.1",
                "TripCount": "263169",
                "Latency": "263174",
                "PipelineII": "1",
                "PipelineDepth": "7"
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "0",
          "FF": "2197",
          "LUT": "1879"
        }
      },
      "imfilter": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "131590",
          "LatencyWorst": "263180",
          "PipelineIIMin": "1",
          "PipelineIIMax": "263181",
          "PipelineII": "1 ~ 263181",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.333"
        },
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "0",
          "FF": "2197",
          "LUT": "1879"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "imfilter",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-28 15:55:46 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
