// Seed: 1468411609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wor  id_3 = id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  tri1 id_10, id_11 = (id_9);
  assign id_9 = (1);
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9,
      id_7
  );
  assign id_7 = id_1;
  integer id_12 = id_3, id_13 = 1'b0;
  wire id_14;
endmodule
