{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512440170098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512440170098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 20:16:09 2017 " "Processing started: Mon Dec 04 20:16:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512440170098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512440170098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDC -c EDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDC -c EDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512440170098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512440170474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512440170474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file edc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EDC " "Found entity 1: EDC" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440177883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512440177883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDC " "Elaborating entity \"EDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512440177961 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "de_mux inst2 " "Block or symbol \"de_mux\" of instance \"inst2\" overlaps another block or symbol" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 264 224 376 392 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512440177992 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "clock_divider_1024 inst10 " "Block or symbol \"clock_divider_1024\" of instance \"inst10\" overlaps another block or symbol" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 504 272 424 568 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512440177992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8b_reg.bdf 1 1 " "Using design file 8b_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_reg " "Found entity 1: 8b_reg" {  } { { "8b_reg.bdf" "" { Schematic "U:/CPR_E281/FProj/A/8b_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440178164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512440178164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_reg 8b_reg:inst " "Elaborating entity \"8b_reg\" for hierarchy \"8b_reg:inst\"" {  } { { "EDC.bdf" "inst" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 192 544 696 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440178164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "U:/CPR_E281/FProj/A/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512440178336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "U:/CPR_E281/FProj/A/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440178336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512440178336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux 8b_reg:inst\|mux:inst16 " "Elaborating entity \"mux\" for hierarchy \"8b_reg:inst\|mux:inst16\"" {  } { { "8b_reg.bdf" "inst16" { Schematic "U:/CPR_E281/FProj/A/8b_reg.bdf" { { 184 -248 -136 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440178336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de_mux.bdf 1 1 " "Using design file de_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de_mux " "Found entity 1: de_mux" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/A/de_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440178492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512440178492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_mux de_mux:inst2 " "Elaborating entity \"de_mux\" for hierarchy \"de_mux:inst2\"" {  } { { "EDC.bdf" "inst2" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 264 224 376 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440178492 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst " "Block or symbol \"AND3\" of instance \"inst\" overlaps another block or symbol" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/A/de_mux.bdf" { { 208 680 744 256 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512440178524 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst2 " "Block or symbol \"AND3\" of instance \"inst2\" overlaps another block or symbol" {  } { { "de_mux.bdf" "" { Schematic "U:/CPR_E281/FProj/A/de_mux.bdf" { { 288 680 744 336 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1512440178524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPR_E281/FProj/A/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440178617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512440178617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:555555555555555555555 " "Elaborating entity \"counter\" for hierarchy \"counter:555555555555555555555\"" {  } { { "EDC.bdf" "555555555555555555555" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 504 552 696 632 "555555555555555555555" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440178617 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPR_E281/FProj/A/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512440178758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512440178758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_divider_1024:inst10 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_divider_1024:inst10\"" {  } { { "EDC.bdf" "inst10" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 504 272 424 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440178758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_0 GND " "Pin \"OUT_0\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 216 696 872 232 "OUT_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_1 GND " "Pin \"OUT_1\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 232 696 872 248 "OUT_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2 GND " "Pin \"OUT_2\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 248 696 872 264 "OUT_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3 GND " "Pin \"OUT_3\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 264 696 872 280 "OUT_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_4 GND " "Pin \"OUT_4\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 280 696 872 296 "OUT_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_5 GND " "Pin \"OUT_5\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 296 696 872 312 "OUT_5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_6 GND " "Pin \"OUT_6\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 312 696 872 328 "OUT_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_7 GND " "Pin \"OUT_7\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 328 696 872 344 "OUT_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|OUT_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT_0 GND " "Pin \"COUNT_OUT_0\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 528 752 928 544 "COUNT_OUT_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|COUNT_OUT_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT_1 GND " "Pin \"COUNT_OUT_1\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 544 752 928 560 "COUNT_OUT_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|COUNT_OUT_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUNT_OUT_2 GND " "Pin \"COUNT_OUT_2\" is stuck at GND" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 560 752 928 576 "COUNT_OUT_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512440179962 "|EDC|COUNT_OUT_2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512440179962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512440180775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512440180775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN-1 " "No output dependent on input pin \"IN-1\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 184 -176 -8 200 "IN-1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|IN-1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN-3 " "No output dependent on input pin \"IN-3\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 328 -152 16 344 "IN-3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|IN-3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN-4 " "No output dependent on input pin \"IN-4\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 400 -152 16 416 "IN-4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|IN-4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN-2 " "No output dependent on input pin \"IN-2\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 232 -168 0 248 "IN-2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|IN-2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUNTER_CLK " "No output dependent on input pin \"COUNTER_CLK\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 560 376 552 576 "COUNTER_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|COUNTER_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 384 344 512 400 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "EDC.bdf" "" { Schematic "U:/CPR_E281/FProj/A/EDC.bdf" { { 464 -152 16 480 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512440181261 "|EDC|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512440181261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512440181261 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512440181261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512440181261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512440181355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 20:16:21 2017 " "Processing ended: Mon Dec 04 20:16:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512440181355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512440181355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512440181355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512440181355 ""}
