Flow report for part1
Wed Oct 19 21:59:49 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Oct 19 21:59:49 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; part1                                       ;
; Top-level Entity Name           ; part1                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1 / 32,070 ( < 1 % )                        ;
; Total registers                 ; 2                                           ;
; Total pins                      ; 5 / 457 ( 1 % )                             ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/16/2016 17:09:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; part1               ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 189302531035509.147665216711420 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 871 MB              ; 00:00:32                           ;
; Fitter                    ; 00:00:46     ; 1.0                     ; 2056 MB             ; 00:00:59                           ;
; Assembler                 ; 00:00:07     ; 1.0                     ; 903 MB              ; 00:00:07                           ;
; TimeQuest Timing Analyzer ; 00:00:07     ; 1.0                     ; 1158 MB             ; 00:00:06                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 804 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 787 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 796 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 787 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 797 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 787 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 797 MB              ; 00:00:01                           ;
; Total                     ; 00:01:22     ; --                      ; --                  ; 00:01:52                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8KFS0NB3  ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1
quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1
quartus_sta part1 -c part1
quartus_eda --read_settings_files=off --write_settings_files=off part1 -c part1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off part1 -c part1 --vector_source=C:/altera_lite/16.0/Lab5/part1/Waveform.vwf --testbench_file=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/ part1 -c part1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off part1 -c part1 --vector_source=C:/altera_lite/16.0/Lab5/part1/Waveform.vwf --testbench_file=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/ part1 -c part1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off part1 -c part1 --vector_source=C:/altera_lite/16.0/Lab5/part1/Waveform.vwf --testbench_file=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/altera_lite/16.0/Lab5/part1/simulation/qsim/ part1 -c part1



