// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
// Date        : Fri Feb 25 10:53:15 2022
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2.1" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    reset,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire reset;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .reset(reset),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

(* ORIG_REF_NAME = "axi_controller" *) 
module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_iic" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "read" *) 
module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \data_reg[1][6]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    update_i_reg_4,
    \guf.guf1.underflow_i_reg ,
    Q,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][2]_0 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4]_0 ,
    \data_reg[5][4]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_5,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_1 ,
    \refresh_reg[1]_0 ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5]_0 ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_1 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][1]_0 ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_1 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14]_0 ,
    update_i_reg_6,
    clk_peripheral,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_1 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][0]_2 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_2 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[4][2]_0 ,
    \data_reg[1][3]_0 ,
    \data_reg[4][1]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[6][7]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[6][6]_1 ,
    \data_reg[0][4]_1 ,
    \data_reg[2][4]_3 ,
    \data_reg[2][0]_2 ,
    \data_reg[1][0]_2 ,
    \data_reg[4][3]_0 ,
    sda_o_i_2,
    \data_reg[6][4]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \data_reg[1][6]_0 ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output update_i_reg_4;
  output \guf.guf1.underflow_i_reg ;
  output [1:0]Q;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][2]_0 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4]_0 ;
  output \data_reg[5][4]_1 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_5;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_1 ;
  output \refresh_reg[1]_0 ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5]_0 ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_1 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][1]_0 ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_1 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14]_0 ;
  input update_i_reg_6;
  input clk_peripheral;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_1 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_2 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][3]_0 ;
  input \data_reg[4][2]_0 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[4][1]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[28][0]_0 ;
  input [2:0]\data_reg[6][7]_0 ;
  input \data_reg[26][0]_0 ;
  input \data_reg[6][6]_1 ;
  input \data_reg[0][4]_1 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[4][3]_0 ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[23][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [10:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[0][2]_i_1_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][2]_i_1_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_2_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[2][1]_i_1_n_0 ;
  wire \data[2][2]_i_1_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_2_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][3]_i_8_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[34][7]_i_4_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][2]_i_1_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[5][1]_i_1_n_0 ;
  wire \data[5][1]_i_2_n_0 ;
  wire \data[5][1]_i_3_n_0 ;
  wire \data[5][2]_i_1_n_0 ;
  wire \data[5][3]_i_10_n_0 ;
  wire \data[5][3]_i_11_n_0 ;
  wire \data[5][3]_i_12_n_0 ;
  wire \data[5][3]_i_13_n_0 ;
  wire \data[5][3]_i_2_n_0 ;
  wire \data[5][3]_i_4_n_0 ;
  wire \data[5][3]_i_5_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[5][3]_i_7_n_0 ;
  wire \data[5][3]_i_8_n_0 ;
  wire \data[5][3]_i_9_n_0 ;
  wire \data[5][4]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][2]_i_1_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_2_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][6]_i_1_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_8_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][4]_1 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire \data_reg[1][6]_1 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire [0:0]\data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire \data_reg[26]0 ;
  wire \data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][1]_0 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][4]_2 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire [1:0]\data_reg[6][4]_1 ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[6][6]_1 ;
  wire [2:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][2] ;
  wire \data_reg_n_0_[5][3] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire [5:0]rtc_0_rd_reg_o;
  wire sda_o_i_11_n_0;
  wire sda_o_i_12_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_i_reg_6;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire [10:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire [14:0]\wr_data_reg[14]_0 ;
  wire wr_en;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAAAAAA)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(underflow),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[0][1]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0]_1 [3]),
        .I3(\data_reg[0]_1 [2]),
        .O(\data[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[0][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[0]_1 [2]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCC0CAAAAAAAA)) 
    \data[0][3]_i_4 
       (.I0(dout[0]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0]_1 [2]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[0][6]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[0][7]_0 [1]),
        .O(update_i_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \data[0][6]_i_3 
       (.I0(\refresh_reg[1]_0 ),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0]_1 [2]),
        .I5(\data_reg[0][4]_1 ),
        .O(\data_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[11][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[14][7]_i_3 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[7]),
        .I2(dout[9]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[18][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[19][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hBEAABAAABEAABEAA)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[1]_0 [2]),
        .I5(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[1][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[1]_0 [2]),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEAEAAAAAAAA)) 
    \data[1][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[1]_0 [3]),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1]_0 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0]_1 [2]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\refresh_reg[1]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[1][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[1][6]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[1][7]_0 [1]),
        .O(update_i_reg_3));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_4 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\refresh_reg[1]_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[22][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[4]),
        .I4(\goreg_bm.dout_i_reg[11]_0 ),
        .I5(\data_reg[26][0]_0 ),
        .O(\data_reg[26]0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[26][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \data[27][7]_i_2 
       (.I0(update_i_reg_5),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[6]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[6]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[2][0]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][3] ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09900000)) 
    \data[2][1]_i_1 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][1]_0 ),
        .O(\data[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00780000)) 
    \data[2][2]_i_1 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][2]_0 ),
        .O(\data[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_2 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8BBB8B8B8B8)) 
    \data[2][3]_i_2 
       (.I0(\data_reg[6][7]_0 [0]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][3]_i_6_n_0 ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(\data[2][3]_i_7_n_0 ),
        .I5(\data[2][3]_i_8_n_0 ),
        .O(\data[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \data[2][3]_i_5 
       (.I0(\data[4][3]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(update_i_reg_6),
        .I5(update_i_reg_0),
        .O(\refresh_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][3]_i_6 
       (.I0(dout[0]),
        .I1(underflow),
        .O(\data[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[2][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \data[2][3]_i_8 
       (.I0(underflow),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[4][3]_i_16_n_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg[2][2]_0 ),
        .O(\data[2][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][1]_0 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hFF77FF50FF50FF50)) 
    \data[2][5]_i_3 
       (.I0(\data[5][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][5]_i_4_n_0 ),
        .I3(\data_reg[2][4]_3 ),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(\goreg_bm.dout_i_reg[9]_0 ),
        .O(update_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][5]_i_4 
       (.I0(\data_reg[2][2]_0 ),
        .I1(\data[2][5]_i_6_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[2][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][5]_i_6 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[30][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[5]),
        .I5(dout[6]),
        .O(\goreg_bm.dout_i_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\data[34][7]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[34][7]_i_4 
       (.I0(dout[5]),
        .I1(dout[9]),
        .O(\data[34][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \data[36][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(underflow),
        .I4(dout[8]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT6 #(
    .INIT(64'h9000000090909090)) 
    \data[3][0]_i_3 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][2]_0 ),
        .I4(\data_reg[3][1]_0 ),
        .I5(\data_reg[3][0]_0 ),
        .O(update_t_reg_0));
  LUT6 #(
    .INIT(64'h0090909090000000)) 
    \data[3][2]_i_2 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][1]_0 ),
        .I4(\data_reg[3][0]_0 ),
        .I5(\data_reg[3][2]_0 ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \data[3][2]_i_3 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[4]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_3 
       (.I0(underflow),
        .I1(dout[5]),
        .I2(dout[4]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hABAAABAAAAAAABAA)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data[4][1]_i_3_n_0 ),
        .I2(\data_reg[6][0]_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .I5(\data[4][3]_i_9_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEAAAAAAAAAAA)) 
    \data[4][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\guf.guf1.underflow_i_reg_2 ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][1] ),
        .I4(\data_reg_n_0_[4][2] ),
        .I5(\data_reg[5][2]_0 ),
        .O(\data[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[4][2]_i_3 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_0 ),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[4][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[4][3]_i_12 
       (.I0(\data_reg[0][7]_0 [1]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [2]),
        .O(\data[4][3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_13 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .I2(\data_reg[1]_0 [3]),
        .I3(\data_reg[1]_0 [2]),
        .O(\data[4][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_14 
       (.I0(Q[1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \data[4][3]_i_15 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(underflow),
        .O(\data[4][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \data[4][3]_i_17 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[4][3]_i_18 
       (.I0(\data[5][3]_i_8_n_0 ),
        .I1(\data_reg[5][5]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \data[4][3]_i_19 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data[5][3]_i_11_n_0 ),
        .I2(\data[5][3]_i_10_n_0 ),
        .I3(\data_reg[5][7]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10100010)) 
    \data[4][3]_i_2 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[5][2]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(\data[4][3]_i_9_n_0 ),
        .I5(\data_reg[1][3]_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[4][6]_0 ),
        .I1(\data_reg[4][7]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[4][4]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data[4][3]_i_13_n_0 ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[4][3]_i_14_n_0 ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055005530)) 
    \data[4][3]_i_5 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[2][3]_i_7_n_0 ),
        .O(\data[4][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(underflow),
        .O(\data[4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15005555)) 
    \data[4][3]_i_8 
       (.I0(\_inferred__24/i__carry__0_n_2 ),
        .I1(\data[4][3]_i_17_n_0 ),
        .I2(\data[4][3]_i_18_n_0 ),
        .I3(\data[4][3]_i_19_n_0 ),
        .I4(\data[4][3]_i_20_n_0 ),
        .O(\data_reg[5][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data[4][3]_i_9 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A3A0A0A)) 
    \data[4][4]_i_2 
       (.I0(dout[1]),
        .I1(\data_reg[4][4]_0 ),
        .I2(underflow),
        .I3(\_inferred__24/i__carry__0_n_2 ),
        .I4(\data[5][3]_i_4_n_0 ),
        .I5(\data[5][3]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_3_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \data[4][5]_i_3 
       (.I0(\data[4][5]_i_5_n_0 ),
        .I1(\data_reg[4][4]_2 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[5][3]_i_5_n_0 ),
        .I5(\data[4][5]_i_7_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[4][5]_i_5 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \data[4][5]_i_7 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][0]_0 ),
        .I2(\data_reg_n_0_[4][2] ),
        .I3(\data_reg_n_0_[4][1] ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[50][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[6]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[7]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(dout[9]),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \data[56][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[4]),
        .I3(dout[7]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \data[59][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(dout[8]),
        .I3(underflow),
        .O(update_i_reg_5));
  LUT5 #(
    .INIT(32'hBEAEAAAA)) 
    \data[5][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data[5][1]_i_2_n_0 ),
        .I4(\data[5][1]_i_3_n_0 ),
        .O(\data[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \data[5][1]_i_3 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[5][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \data[5][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][3]_0 ),
        .I1(\_inferred__24/i__carry__0_n_2 ),
        .I2(\data[5][3]_i_4_n_0 ),
        .I3(\data[5][3]_i_5_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[5][3]_i_6_n_0 ),
        .O(\goreg_bm.dout_i_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data[5][3]_i_10 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[5][3]_i_11 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[5][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[5][3]_i_12 
       (.I0(\data_reg[1][7]_0 [1]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .O(\data[5][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \data[5][3]_i_13 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(refresh_reg[2]),
        .I3(refresh_reg[3]),
        .I4(Q[1]),
        .O(\data[5][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[5][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data_reg_n_0_[5][2] ),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFFFFFF)) 
    \data[5][3]_i_4 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_20_n_0 ),
        .I4(\data[5][3]_i_7_n_0 ),
        .I5(\data[5][3]_i_8_n_0 ),
        .O(\data[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \data[5][3]_i_5 
       (.I0(\data[4][3]_i_20_n_0 ),
        .I1(\data[5][3]_i_9_n_0 ),
        .I2(\data_reg[5][7]_0 ),
        .I3(\data[5][3]_i_10_n_0 ),
        .I4(\data[5][3]_i_11_n_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[5][3]_i_6 
       (.I0(\data[5][3]_i_12_n_0 ),
        .I1(\data[4][3]_i_15_n_0 ),
        .I2(\data[5][3]_i_13_n_0 ),
        .I3(\data[4][3]_i_13_n_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[5][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[5][3]_i_7 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][5]_0 ),
        .O(\data[5][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[5][3]_i_8 
       (.I0(\data_reg[5][7]_0 ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg_n_0_[4][2] ),
        .O(\data[5][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[5][3]_i_9 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .O(\data[5][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555505555515555)) 
    \data[5][4]_i_4 
       (.I0(\data[5][4]_i_6_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data_reg[5][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][2] ),
        .O(\data_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \data[5][4]_i_6 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[9]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[4]),
        .I5(dout[7]),
        .O(\data[5][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABEAABEAA)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6]_2 [1]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[6]_2 [2]),
        .I5(\data_reg[6]_2 [3]),
        .O(\data[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[6]_2 [2]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data_reg[5][2]_0 ),
        .I5(\data[6][7]_i_5_n_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[6][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[6][4]_0 [0]),
        .I4(\data_reg[6]_2 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \data[6][3]_i_3 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(\data_reg[5][0]_1 ),
        .I5(underflow),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF606060FF60)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][4]_0 [1]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(\data[6][5]_i_3_n_0 ),
        .I4(\data_reg[6][0]_0 ),
        .I5(\data_reg[6][7]_0 [1]),
        .O(\data[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444444)) 
    \data[6][5]_i_2 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [7]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [5]),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_3 
       (.I0(dout[2]),
        .I1(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][6]_i_1 
       (.I0(\data_reg[6][6]_1 ),
        .I1(\data_reg[6]_2 [6]),
        .I2(\data_reg[6]_2 [5]),
        .I3(\data_reg[6][4]_0 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data[6][7]_i_5_n_0 ),
        .I5(\data[6][7]_i_6_n_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAEFFEAAAAEAAE)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[3]),
        .I2(update_i_reg_6),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [2]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \data[6][7]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data[5][1]_i_2_n_0 ),
        .I3(\data[6][7]_i_8_n_0 ),
        .I4(\data[2][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[6][7]_i_6 
       (.I0(\data_reg[6]_2 [2]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(\data[4][3]_i_15_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0220222220000000)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [5]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [7]),
        .O(\data[6][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \data[6][7]_i_8 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(refresh_reg[2]),
        .I4(refresh_reg[3]),
        .I5(Q[1]),
        .O(\data[6][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[8][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][2]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][3]_0 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_0 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_1 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][2]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][3]_i_2_n_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_1 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_1 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_1 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_1 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_2 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [0]),
        .Q(\data_reg[6][4]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][2]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [2]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][3]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [1]),
        .Q(\data_reg[6][4]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][6]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [6]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][6]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][2] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000041BE)) 
    i__carry_i_4
       (.I0(\data_reg[6][4]_0 [0]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(\data_reg[6][4]_0 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [2]),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(\data_reg[6]_2 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][2] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(\data_reg[6]_2 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(rtc_0_rd_reg_o[3]),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(last_rd_reg[5]),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(rtc_0_rd_reg_o[0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(last_rd_reg[1]),
        .I4(rtc_0_rd_reg_o[2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_12
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_12_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_11_n_0),
        .I1(sda_o_i_12_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_6),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(rtc_0_rd_reg_o[2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(rtc_0_rd_reg_o[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(rtc_0_rd_reg_o[5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .O(\wr_data[14]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(\wr_data_reg[14]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [10]),
        .Q(\wr_data_reg[14]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(\wr_data_reg[14]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(\wr_data_reg[14]_0 [14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(\wr_data_reg[14]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(\wr_data_reg[14]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(\wr_data_reg[14]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [4]),
        .Q(\wr_data_reg[14]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [5]),
        .Q(\wr_data_reg[14]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [6]),
        .Q(\wr_data_reg[14]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [7]),
        .Q(\wr_data_reg[14]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [8]),
        .Q(\wr_data_reg[14]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [9]),
        .Q(\wr_data_reg[14]_0 [9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc" *) 
module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    D,
    Q,
    ack_reg_0,
    \tmp_reg[0]_0 ,
    \bcnt_reg[0]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_2,
    update_t_reg_3,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_2 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[3]_3 ,
    update_i_reg,
    \wr_reg_o_reg[3]_4 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_6 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_7 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[1]_1 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_1 ,
    E,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_13 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_9 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[0]_4 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    old_scl_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [5:0]D;
  output [2:0]Q;
  output ack_reg_0;
  output [0:0]\tmp_reg[0]_0 ;
  output \bcnt_reg[0]_0 ;
  output [10:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output \wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output \wr_reg_o_reg[1]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [4:0]\data_o_reg[7]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output \wr_reg_o_reg[5]_12 ;
  output [1:0]\data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_13 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_9 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[3]_1 ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[0]_4 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output old_scl_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[11][7]_i_4_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[19][7]_i_3_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[22][7]_i_2_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[23][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_4_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[43][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[48][7]_i_2_n_0 ;
  wire \data[48][7]_i_4_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_11_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire [1:0]\data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [4:0]\data_o_reg[7]_1 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [10:0]p_1_in;
  wire p_1_in_0;
  wire \ptr[0]_i_1_n_0 ;
  wire \ptr[1]_i_1_n_0 ;
  wire \ptr[1]_i_2_n_0 ;
  wire \ptr[2]_i_1_n_0 ;
  wire \ptr[2]_i_2_n_0 ;
  wire \ptr[2]_i_3_n_0 ;
  wire \ptr[3]_i_1_n_0 ;
  wire \ptr[3]_i_2_n_0 ;
  wire \ptr[3]_i_3_n_0 ;
  wire \ptr[3]_i_4_n_0 ;
  wire \ptr[3]_i_5_n_0 ;
  wire \ptr[3]_i_6_n_0 ;
  wire \ptr[4]_i_1_n_0 ;
  wire \ptr[4]_i_2_n_0 ;
  wire \ptr[4]_i_3_n_0 ;
  wire \ptr[5]_i_1_n_0 ;
  wire \ptr[5]_i_2_n_0 ;
  wire \ptr[5]_i_3_n_0 ;
  wire reset;
  wire [2:0]rtc_0_data_o;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_13_n_0;
  wire sda_o_i_14_n_0;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_1;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[0]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [10:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[3]_9 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire \wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \cnt[1]_i_2 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFEFAF)) 
    \cnt[3]_i_2 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack),
        .I2(\cnt[3]_i_5_n_0 ),
        .I3(\cnt[3]_i_6_n_0 ),
        .I4(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cnt[3]_i_4 
       (.I0(sda_o_i_9_n_0),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_5 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_7 
       (.I0(sda_o_i_10_n_0),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[0][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[0][0]_0 ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[0][3]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_5 ),
        .I1(\data_reg[0][0] ),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0010FF1000100010)) 
    \data[0][3]_i_3 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(\data_reg[8][0] ),
        .I3(update_t_reg_1),
        .I4(Q[0]),
        .I5(\data[4][3]_i_11_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_4_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[10][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data_reg[19][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[11][7]_i_1 
       (.I0(\data[11][7]_i_2_n_0 ),
        .I1(\data_reg[11][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[11][7]_i_2 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(update_t_reg_1),
        .I4(dout[8]),
        .I5(dout[9]),
        .O(\data[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_3_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404FF0004040000)) 
    \data[13][7]_i_1 
       (.I0(\data[13][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(dout[11]),
        .I4(update_t_reg_1),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[13][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(\data[44][7]_i_2_n_0 ),
        .I2(\data_reg[14][0]_0 ),
        .I3(dout[13]),
        .I4(\data_reg[14][0] ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7FF)) 
    \data[14][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(\wr_data_reg[11] ),
        .I4(update_t_reg_0),
        .I5(Q[1]),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[19][7]_i_1 
       (.I0(\data_reg[19][0] ),
        .I1(\data_reg[19][0]_0 ),
        .I2(\data[52][7]_i_5_n_0 ),
        .I3(\data[19][7]_i_3_n_0 ),
        .I4(\data[22][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \data[19][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[19][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[1][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[1][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_o_reg[7]_1 [3]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[59][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[22][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[22][7]_i_2 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[22][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAAAAAAAAAAAA)) 
    \data[23][7]_i_1 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data[23][7]_i_3_n_0 ),
        .O(update_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[23][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(\data_reg[53][0] ),
        .I4(dout[11]),
        .I5(dout[13]),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[23][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[23][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \data[24][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[58][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_3 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[27][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data_reg[27][0] ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    \data[2][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(update_t_reg_1),
        .I3(underflow),
        .I4(\data_reg[2][0] ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data_o_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[48][7]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data_reg[30][0] ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[59][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(\data[32][7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[43][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0] ),
        .I1(\data_reg[36][0]_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h4444444F)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(\data[55][7]_i_2_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[3][0]_i_2 
       (.I0(dout[0]),
        .I1(rtc_0_data_o[0]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[1]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[33][0] ),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[43][0] ),
        .I1(\data_reg[47][0] ),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[43][7]_i_2_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[43][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[43][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[48][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[48][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[48][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[48][7]_i_4 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[48][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[2]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FFFCCCC)) 
    \data[4][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\data_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(rtc_0_data_o[1]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][2]_i_2 
       (.I0(dout[2]),
        .I1(rtc_0_data_o[2]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2828EB28)) 
    \data[4][3]_i_10 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .I4(underflow),
        .O(\data_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_11 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0]_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_7 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[4][5]_i_6 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][5]_i_8 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[2]),
        .O(\data[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[50][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(\data[52][7]_i_5_n_0 ),
        .I2(\data[58][7]_i_5_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h808000FF00FF8080)) 
    \data[51][7]_i_1 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(\data_reg[3][5] ),
        .I3(\data[51][7]_i_2_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \data[51][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[51][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[1]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data_reg[39][0] ),
        .I4(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFFFFFF)) 
    \data[55][7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF00FF4040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(\data[57][7]_i_3_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \data[57][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[58][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \data[58][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(Q[0]),
        .I4(\data_reg[43][0] ),
        .I5(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[59][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[5][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[5][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hF3C0AAAAAAAAF3C0)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(underflow),
        .I2(\data_reg[5][4] ),
        .I3(dout[4]),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\data_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \data[5][4]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(\data[44][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \data[60][7]_i_1 
       (.I0(\data[60][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(rtc_0_data_o[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[6][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[6][4] [0]),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][4] [1]),
        .I5(underflow),
        .O(\data_o_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \data[7][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[11][7]_i_2_n_0 ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\wr_reg_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10101F1010101010)) 
    \data[8][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(\data[12][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[8][0] ),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_8 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(rtc_0_data_o[0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(rtc_0_data_o[1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(rtc_0_data_o[2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_1 [4]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h74AA)) 
    \ptr[0]_i_1 
       (.I0(D[0]),
        .I1(\ptr[4]_i_2_n_0 ),
        .I2(\tmp_reg[0]_0 ),
        .I3(ack_reg_0),
        .O(\ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[1]_i_1 
       (.I0(\ptr[1]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[1]),
        .O(\ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55C3C3C3)) 
    \ptr[1]_i_2 
       (.I0(tmp[1]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .O(\ptr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[2]_i_1 
       (.I0(D[2]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[2]_i_2_n_0 ),
        .O(\ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \ptr[2]_i_2 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .I5(tmp[2]),
        .O(\ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ptr[2]_i_3 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(i2c_rw_reg_0),
        .O(\ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[3]_i_1 
       (.I0(D[3]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[3]_i_4_n_0 ),
        .O(\ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DFFFFFFFF)) 
    \ptr[3]_i_2 
       (.I0(ack),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\ptr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_3 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(\ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAA2AAAA)) 
    \ptr[3]_i_4 
       (.I0(\ptr[3]_i_5_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(i2c_rw_reg_0),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(bcnt[0]),
        .I5(tmp[3]),
        .O(\ptr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ptr[3]_i_5 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\ptr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_6 
       (.I0(bcnt[1]),
        .I1(bcnt[2]),
        .O(\ptr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD872FF00)) 
    \ptr[4]_i_1 
       (.I0(\ptr[4]_i_2_n_0 ),
        .I1(\ptr[4]_i_3_n_0 ),
        .I2(tmp[4]),
        .I3(D[4]),
        .I4(ack_reg_0),
        .O(\ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ptr[4]_i_2 
       (.I0(sda_o_i_10_n_0),
        .I1(i2c_rw_reg_0),
        .I2(bcnt[2]),
        .I3(bcnt[1]),
        .I4(bcnt[0]),
        .O(\ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr[4]_i_3 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\ptr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[5]_i_1 
       (.I0(\ptr[5]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[5]),
        .O(\ptr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3323333333733333)) 
    \ptr[5]_i_2 
       (.I0(i2c_rw_reg_0),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[0]),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(sda_o_i_10_n_0),
        .I5(tmp[5]),
        .O(\ptr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ptr[5]_i_3 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(D[3]),
        .O(\ptr[5]_i_3_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sda_o_i_10
       (.I0(bcnt[6]),
        .I1(bcnt[7]),
        .I2(bcnt[5]),
        .I3(bcnt[9]),
        .I4(sda_o_i_14_n_0),
        .O(sda_o_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    sda_o_i_13
       (.I0(tmp[6]),
        .I1(tmp[4]),
        .I2(tmp[5]),
        .I3(tmp[2]),
        .O(sda_o_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sda_o_i_14
       (.I0(bcnt[8]),
        .I1(bcnt[3]),
        .I2(bcnt[10]),
        .I3(bcnt[4]),
        .O(sda_o_i_14_n_0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(\ptr[3]_i_3_n_0 ),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_8_n_0),
        .I1(sda_o_i_9_n_0),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(sda_o_i_10_n_0),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_8
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    sda_o_i_9
       (.I0(sda_o_i_13_n_0),
        .I1(tmp[1]),
        .I2(tmp[3]),
        .I3(tmp[7]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(p_1_in_0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[0]_i_1__0 
       (.I0(rtc_0_data_o[0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(D[3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[1]_i_1__0 
       (.I0(rtc_0_data_o[1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[2]_i_1__0 
       (.I0(rtc_0_data_o[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[3]_i_1__0 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[4]_i_1__0 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[5]_i_1__0 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[6]_i_1__0 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(D[0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(D[1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_reg_o[5]_i_1 
       (.I0(reset),
        .I1(ack_reg_0),
        .I2(\bcnt_reg[0]_1 ),
        .I3(i2c_rw_reg_0),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \wr_reg_o[5]_i_2 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(sda_o_i_10_n_0),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc_reset" *) 
module zxnexys_zxrtc_0_0_rtc_reset
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc" *) 
module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \data_reg[1][6] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    update_i_reg,
    update_i_reg_0,
    \tmp_reg[0] ,
    ack_reg,
    \bcnt_reg[0] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \data_o_reg[7] ,
    update_t_reg,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[2] ,
    \guf.guf1.underflow_i_reg ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \wr_reg_o_reg[5]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[11]_1 ,
    update_t_reg_0,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[2] ,
    \data_reg[1][5] ,
    \data_o_reg[4] ,
    update_t_reg_1,
    update_t_reg_2,
    \goreg_bm.dout_i_reg[0] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \data_reg[2][4]_0 ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    reset,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    sda_o_reg,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \data_reg[1][6] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output update_i_reg;
  output update_i_reg_0;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [3:0]\data_o_reg[7] ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[2] ;
  output \guf.guf1.underflow_i_reg ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \wr_reg_o_reg[5]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output update_t_reg_0;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \wr_reg_o_reg[2] ;
  output \data_reg[1][5] ;
  output \data_o_reg[4] ;
  output update_t_reg_1;
  output update_t_reg_2;
  output \goreg_bm.dout_i_reg[0] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input reset;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0] ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input sda_o_reg;
  input sda_i;
  input scl_i;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[4] ;
  wire [3:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[23]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [4:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[0] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_12;
  wire registers_0_n_2;
  wire registers_0_n_23;
  wire registers_0_n_35;
  wire registers_0_n_36;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_46;
  wire registers_0_n_54;
  wire registers_0_n_55;
  wire registers_0_n_56;
  wire registers_0_n_57;
  wire registers_0_n_58;
  wire registers_0_n_59;
  wire registers_0_n_61;
  wire registers_0_n_62;
  wire registers_0_n_63;
  wire registers_0_n_65;
  wire registers_0_n_71;
  wire registers_0_n_74;
  wire registers_0_n_75;
  wire registers_0_n_78;
  wire registers_0_n_79;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_83;
  wire registers_0_n_84;
  wire registers_0_n_85;
  wire registers_0_n_86;
  wire registers_0_n_87;
  wire registers_0_n_88;
  wire registers_0_n_89;
  wire registers_0_n_90;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire [3:3]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_103;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_114;
  wire rtc_0_n_115;
  wire rtc_0_n_116;
  wire rtc_0_n_117;
  wire rtc_0_n_118;
  wire rtc_0_n_119;
  wire rtc_0_n_133;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_20;
  wire rtc_0_n_21;
  wire rtc_0_n_22;
  wire rtc_0_n_23;
  wire rtc_0_n_24;
  wire rtc_0_n_25;
  wire rtc_0_n_26;
  wire rtc_0_n_27;
  wire rtc_0_n_29;
  wire rtc_0_n_64;
  wire rtc_0_n_81;
  wire rtc_0_n_84;
  wire rtc_0_n_85;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_99;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire \wr_reg_o_reg[5]_0 ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_110),
        .\data_reg[0][0] (\data_reg[0]_1 ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (rtc_0_n_103),
        .\data_reg[0][0]_2 (rtc_0_n_116),
        .\data_reg[0][3] (rtc_0_n_117),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][4]_0 (\goreg_bm.dout_i_reg[11]_1 ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[1][0]_0 (rtc_0_n_115),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][3] (rtc_0_n_111),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][6]_0 (\data_reg[1][6]_0 ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (\data_reg[23]0 ),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (rtc_0_n_64),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_12),
        .\data_reg[2][0]_0 (rtc_0_n_119),
        .\data_reg[2][0]_1 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (registers_0_n_71),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_110),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_29),
        .\data_reg[4][1] (\goreg_bm.dout_i_reg[1] ),
        .\data_reg[4][2] (\goreg_bm.dout_i_reg[2] ),
        .\data_reg[4][3] (\wr_reg_o_reg[2] ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_118),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][0]_0 (registers_0_n_75),
        .\data_reg[5][0]_1 (rtc_0_n_114),
        .\data_reg[5][2] (registers_0_n_46),
        .\data_reg[5][3] (\goreg_bm.dout_i_reg[11]_0 ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_1 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[6][4]_0 ({rtc_0_n_99,rtc_0_n_100}),
        .\data_reg[6][6] (rtc_0_n_133),
        .\data_reg[6][6]_0 (\goreg_bm.dout_i_reg[6] ),
        .\data_reg[6][7] ({\data_o_reg[7] [3],\data_o_reg[7] [1],rtc_0_data_o}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout[3],dout[1:0],registers_0_fifo_read_RD_DATA[3]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_54),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_86),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_88),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_90),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_55),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_83),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_89),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[11]_4 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_5 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_59),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_63),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_84),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_97),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_62),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_78),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_74),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_41),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_42),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_56),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_58),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_79),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_85),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_87),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[8]_7 (registers_0_n_101),
        .\goreg_bm.dout_i_reg[8]_8 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_9 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_80),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_98),
        .\goreg_bm.dout_i_reg[9]_6 (registers_0_n_100),
        .\guf.guf1.underflow_i_reg (registers_0_n_39),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_40),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_44),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_99),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_109),
        .\refresh_reg[1] (registers_0_n_61),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_35),
        .update_i_reg_1(registers_0_n_36),
        .update_i_reg_2(update_i_reg),
        .update_i_reg_3(update_i_reg_0),
        .update_i_reg_4(registers_0_n_57),
        .update_i_reg_5(rtc_0_update_t),
        .update_t_reg(update_t_reg_0),
        .update_t_reg_0(update_t_reg_1),
        .update_t_reg_1(update_t_reg_2),
        .\wr_data_reg[11] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_data_reg[14] (registers_0_fifo_write_WR_DATA),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_29),
        .\data_o_reg[0]_0 (rtc_0_n_114),
        .\data_o_reg[0]_1 (rtc_0_n_115),
        .\data_o_reg[0]_2 (rtc_0_n_116),
        .\data_o_reg[0]_3 (rtc_0_n_119),
        .\data_o_reg[3] (rtc_0_n_111),
        .\data_o_reg[3]_0 (rtc_0_n_117),
        .\data_o_reg[4] ({rtc_0_n_99,rtc_0_n_100}),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[7] ({\data_o_reg[7] ,rtc_0_data_o}),
        .\data_o_reg[7]_0 ({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .\data_reg[0][0] (registers_0_n_61),
        .\data_reg[0][0]_0 (\data_reg[0]_1 ),
        .\data_reg[0][3] (registers_0_n_74),
        .\data_reg[11][0] (registers_0_n_108),
        .\data_reg[12][0] (registers_0_n_109),
        .\data_reg[13][0] (registers_0_n_42),
        .\data_reg[14][0] (registers_0_n_95),
        .\data_reg[14][0]_0 (registers_0_n_40),
        .\data_reg[15][0] (registers_0_n_93),
        .\data_reg[16][0] (registers_0_n_78),
        .\data_reg[17][0] (registers_0_n_85),
        .\data_reg[18][0] (registers_0_n_65),
        .\data_reg[19][0] (registers_0_n_54),
        .\data_reg[19][0]_0 (registers_0_n_96),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[20][0] (registers_0_n_89),
        .\data_reg[21][0] (registers_0_n_92),
        .\data_reg[22][0] (registers_0_n_79),
        .\data_reg[27][0] (registers_0_n_56),
        .\data_reg[2][0] (registers_0_n_71),
        .\data_reg[2][0]_0 (registers_0_n_12),
        .\data_reg[30][0] (registers_0_n_55),
        .\data_reg[32][0] (registers_0_n_62),
        .\data_reg[33][0] (registers_0_n_84),
        .\data_reg[33][0]_0 (registers_0_n_88),
        .\data_reg[34][0] (registers_0_n_102),
        .\data_reg[35][0] (registers_0_n_39),
        .\data_reg[35][0]_0 (registers_0_n_87),
        .\data_reg[36][0] (registers_0_n_58),
        .\data_reg[36][0]_0 (registers_0_n_83),
        .\data_reg[37][0] (registers_0_n_90),
        .\data_reg[38][0] (registers_0_n_43),
        .\data_reg[39][0] (registers_0_n_91),
        .\data_reg[3][5] (registers_0_n_44),
        .\data_reg[3][5]_0 (registers_0_n_59),
        .\data_reg[40][0] (registers_0_n_106),
        .\data_reg[42][0] (registers_0_n_41),
        .\data_reg[43][0] (registers_0_n_100),
        .\data_reg[45][0] (registers_0_n_101),
        .\data_reg[45][0]_0 (registers_0_n_81),
        .\data_reg[46][0] (registers_0_n_80),
        .\data_reg[47][0] (registers_0_n_63),
        .\data_reg[47][0]_0 (registers_0_n_94),
        .\data_reg[49][0] (registers_0_n_98),
        .\data_reg[4][0] (registers_0_n_46),
        .\data_reg[4][0]_0 (registers_0_n_2),
        .\data_reg[50][0] (registers_0_n_103),
        .\data_reg[52][0] (registers_0_n_105),
        .\data_reg[53][0] (registers_0_n_97),
        .\data_reg[58][0] (registers_0_n_107),
        .\data_reg[59][0] (registers_0_n_57),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][4] (registers_0_n_75),
        .\data_reg[61][0] (registers_0_n_35),
        .\data_reg[62][0] (registers_0_n_36),
        .\data_reg[62][0]_0 (registers_0_n_104),
        .\data_reg[63][0] (registers_0_n_99),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[8][0] (registers_0_n_82),
        .\data_reg[9][0] (registers_0_n_86),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[11] (\data_reg[8]0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_4 (rtc_0_n_103),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[14]0 ),
        .\goreg_bm.dout_i_reg[13]_4 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .reset(reset),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_110),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_i_reg(\data_reg[23]0 ),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_3),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[7]0 ),
        .\wr_reg_o_reg[0]_0 (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[27]0 ),
        .\wr_reg_o_reg[1]_0 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_0 (rtc_0_n_118),
        .\wr_reg_o_reg[2]_1 (rtc_0_n_133),
        .\wr_reg_o_reg[3] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[39]0 ),
        .\wr_reg_o_reg[3]_2 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[13]0 ),
        .\wr_reg_o_reg[3]_5 (\data_reg[42]0 ),
        .\wr_reg_o_reg[3]_6 (\data_reg[50]0 ),
        .\wr_reg_o_reg[3]_7 (\data_reg[9]0 ),
        .\wr_reg_o_reg[3]_8 (\data_reg[43]0 ),
        .\wr_reg_o_reg[4] (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_11 (rtc_0_n_110),
        .\wr_reg_o_reg[4]_2 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[15]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[47]0 ),
        .\wr_reg_o_reg[5] (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_2 (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[22]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (rtc_0_n_64),
        .\wr_reg_o_reg[5]_7 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(rtc_reset_0_reset_n));
endmodule

(* ORIG_REF_NAME = "rtcc_axi_controller_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_axi_iic_0_0" *) 
(* X_CORE_INFO = "axi_iic,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_0_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_1_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2.1" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rtcc_registers_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \data_reg[1][6] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][0] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][0] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    update_i_reg_0,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3] ,
    \data_reg[5][2] ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_4,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_0 ,
    \refresh_reg[1] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5] ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_0 ,
    \data_reg[2][2] ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14] ,
    update_i_reg_5,
    clk_peripheral,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][3] ,
    \data_reg[0][0]_2 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    Q,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][3] ,
    \data_reg[4][2] ,
    \data_reg[1][3] ,
    \data_reg[4][1] ,
    \data_reg[4][4]_1 ,
    \data_reg[28][0] ,
    \data_reg[6][7] ,
    \data_reg[26][0] ,
    \data_reg[6][6]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[2][4]_2 ,
    \data_reg[2][0]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[4][3] ,
    sda_o_i_2,
    \data_reg[6][4]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[23][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \data_reg[1][6] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [0:0]\data_reg[1][0] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [0:0]\data_reg[0][0] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output update_i_reg_0;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][2] ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_4;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_0 ;
  output \refresh_reg[1] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5] ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][2] ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14] ;
  input update_i_reg_5;
  input clk_peripheral;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][0]_0 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][3] ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_0 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]Q;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][3] ;
  input \data_reg[4][2] ;
  input \data_reg[1][3] ;
  input \data_reg[4][1] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[28][0] ;
  input [2:0]\data_reg[6][7] ;
  input \data_reg[26][0] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[4][3] ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[23][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [10:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire [0:0]\data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire [0:0]\data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire \data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][1] ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire \data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire [2:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [5:0]rtc_0_rd_reg_o;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [10:0]\wr_data_reg[11] ;
  wire [14:0]\wr_data_reg[14] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(\refresh_reg[6]_inv [1:0]),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_1 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_2 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][4]_1 (\data_reg[0][4]_0 ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][0] ),
        .\data_reg[1][0]_1 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_1 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][6]_1 (\data_reg[1][6]_0 ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][1]_0 (\data_reg[4][1] ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_2 (\data_reg[5][4]_1 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][4]_1 (\data_reg[6][4]_0 ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[8]_7 (\goreg_bm.dout_i_reg[8]_7 ),
        .\goreg_bm.dout_i_reg[8]_8 (\goreg_bm.dout_i_reg[8]_8 ),
        .\goreg_bm.dout_i_reg[8]_9 (\goreg_bm.dout_i_reg[8]_9 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\goreg_bm.dout_i_reg[9]_6 (\goreg_bm.dout_i_reg[9]_6 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .update_i_reg_5(update_i_reg_4),
        .update_i_reg_6(update_i_reg_5),
        .update_t_reg(update_t_reg),
        .update_t_reg_0(update_t_reg_0),
        .update_t_reg_1(update_t_reg_1),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (Q),
        .\wr_data_reg[14]_0 (\wr_data_reg[14] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    rtc_0_rd_reg_o,
    Q,
    ack_reg,
    \bcnt_reg[0] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \wr_reg_o_reg[4] ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[5] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[5]_2 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_1,
    update_t_reg_2,
    \wr_reg_o_reg[4]_3 ,
    \wr_reg_o_reg[3]_1 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[3]_2 ,
    update_i_reg,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[3]_5 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_5 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[1]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0]_0 ,
    E,
    \wr_reg_o_reg[3]_7 ,
    \wr_reg_o_reg[5]_11 ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_12 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_11 ,
    \data_o_reg[3] ,
    \wr_reg_o_reg[2] ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[0]_3 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \wr_reg_o_reg[2]_1 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [5:0]rtc_0_rd_reg_o;
  output [2:0]Q;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [10:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [4:0]\data_o_reg[7] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output \wr_reg_o_reg[5]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output \wr_reg_o_reg[1]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output \wr_reg_o_reg[5]_11 ;
  output [1:0]\data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_12 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output \wr_reg_o_reg[4]_10 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_11 ;
  output \data_o_reg[3] ;
  output \wr_reg_o_reg[2] ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[0]_3 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \wr_reg_o_reg[2]_1 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire [1:0]\data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire reset;
  wire [5:0]rtc_0_rd_reg_o;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire \wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire [10:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire \wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire \wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire \wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.D(rtc_0_rd_reg_o),
        .E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[7]_0 (\data_o_reg[7]_0 ),
        .\data_o_reg[7]_1 (\data_o_reg[7] ),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (\data_reg[0][0]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[19][0] (\data_reg[19][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0]_0 ),
        .\data_reg[1][0] (\data_reg[1][0] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[27][0] (\data_reg[27][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0]_0 ),
        .\data_reg[30][0] (\data_reg[30][0] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[43][0] (\data_reg[43][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[58][0] (\data_reg[58][0] ),
        .\data_reg[59][0] (\data_reg[59][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][4] (\data_reg[6][4] ),
        .\data_reg[8][0] (\data_reg[8][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[13]_4 (\goreg_bm.dout_i_reg[13]_4 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_i_reg(update_i_reg),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[0]_1 (\wr_reg_o_reg[0]_0 ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[3]_6 (\wr_reg_o_reg[3]_5 ),
        .\wr_reg_o_reg[3]_7 (\wr_reg_o_reg[3]_6 ),
        .\wr_reg_o_reg[3]_8 (\wr_reg_o_reg[3]_7 ),
        .\wr_reg_o_reg[3]_9 (\wr_reg_o_reg[3]_8 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_reset_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc_wrapper" *) 
module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    reset,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input reset;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:4]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_18;
  wire rtcc_i_n_20;
  wire rtcc_i_n_21;
  wire rtcc_i_n_26;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_34;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_43;
  wire rtcc_i_n_45;
  wire rtcc_i_n_46;
  wire rtcc_i_n_48;
  wire rtcc_i_n_49;
  wire rtcc_i_n_51;
  wire rtcc_i_n_52;
  wire rtcc_i_n_53;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_81;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_9;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[0][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[0][6]_i_1 
       (.I0(rtcc_i_n_46),
        .I1(rtcc_i_n_67),
        .I2(rtcc_i_n_69),
        .I3(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_92),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[1][6]_i_1 
       (.I0(rtcc_i_n_67),
        .I1(rtcc_i_n_45),
        .I2(rtcc_i_n_73),
        .I3(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_90),
        .I3(rtcc_i_n_89),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_21),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_88),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_20),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_72),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_18),
        .O(\data[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][0]_i_1 
       (.I0(rtcc_i_n_80),
        .I1(rtcc_i_n_78),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFEAEAEA00)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_64),
        .I1(\registers_0/data_reg[3]_3 [0]),
        .I2(rtcc_i_n_61),
        .I3(rtcc_i_n_76),
        .I4(rtcc_i_n_34),
        .I5(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][2]_i_1 
       (.I0(rtcc_i_n_60),
        .I1(rtcc_i_n_79),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_62),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_13),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_12),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_11),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_10),
        .O(\data[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_26),
        .I2(rtcc_i_n_68),
        .I3(rtcc_i_n_66),
        .I4(rtcc_i_n_30),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_29),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_28),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_27),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset),
        .I3(rtcc_i_n_81),
        .I4(rtcc_i_n_37),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_43,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_48),
        .\bcnt_reg[0] (rtcc_i_n_49),
        .\bcnt_reg[0]_0 (rtcc_i_n_86),
        .\bcnt_reg[1] (rtcc_i_n_81),
        .\bcnt_reg[1]_0 (rtcc_i_n_84),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_87),
        .\cnt_reg[1] (rtcc_i_n_83),
        .data3(\registers_0/data3 ),
        .\data_o_reg[4] (rtcc_i_n_77),
        .\data_o_reg[7] (rtc_0_data_o),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_76),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (rtcc_i_n_9),
        .\data_reg[1][6]_0 (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][1] (rtcc_i_n_89),
        .\data_reg[2][4] (rtcc_i_n_21),
        .\data_reg[2][4]_0 (rtcc_i_n_88),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_20),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_18),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][4] (rtcc_i_n_13),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_12),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_11),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_10),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][4] (rtcc_i_n_30),
        .\data_reg[5][4]_0 (rtcc_i_n_66),
        .\data_reg[5][4]_1 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_29),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_28),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_27),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[0] (rtcc_i_n_80),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_26),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_59),
        .\goreg_bm.dout_i_reg[11]_1 (rtcc_i_n_70),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_73),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[1] (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[2] (rtcc_i_n_60),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_62),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_90),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_92),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[9] (rtcc_i_n_65),
        .\guf.guf1.underflow_i_reg (rtcc_i_n_61),
        .i2c_rw_reg(rtcc_i_n_37),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_82),
        .reset(reset),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_36),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_52,rtcc_i_n_53}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_35),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_51}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_i_reg(rtcc_i_n_45),
        .update_i_reg_0(rtcc_i_n_46),
        .update_t_reg(rtcc_i_n_58),
        .update_t_reg_0(rtcc_i_n_71),
        .update_t_reg_1(rtcc_i_n_78),
        .update_t_reg_2(rtcc_i_n_79),
        .update_t_reg_3(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_75),
        .\wr_reg_o_reg[4] (rtcc_i_n_72),
        .\wr_reg_o_reg[5] (rtcc_i_n_34),
        .\wr_reg_o_reg[5]_0 (rtcc_i_n_68));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset),
        .I1(rtcc_i_n_52),
        .I2(rtcc_i_n_53),
        .I3(rtcc_i_n_36),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_51),
        .I3(rtcc_i_n_35),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_83),
        .I1(rtcc_i_n_84),
        .I2(rtcc_i_n_49),
        .I3(rtcc_i_n_87),
        .I4(rtcc_i_n_82),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_43),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    update_t_i_1
       (.I0(rtcc_i_n_37),
        .I1(rtcc_i_n_86),
        .I2(rtcc_i_n_48),
        .I3(reset),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "write" *) 
module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145856)
`pragma protect data_block
FCqmVAwlVZ6DybLzrFe3+9ddxDXB0o17JW8glV3hXvLBNkpxn029qwpibkMd1dLLnt31+WlKSsdB
V1XqS6IkeNfr9wjVP8FoUlptM70/g5vh26Ez+oeBnSZ7tV8DFmKUxn4EudDkDm/qaK2I09vrSIVO
ETn8xQbFQhIdJkx8MNguFx0BJvAGBUAHcjjdbqYGAZP1Fmv8JSa94Gc5APNcLr5Wbg/PDrOdYFDZ
ALOZc3xuVUvGh1HIzooRw1tzxdypmkthzYIYh/2n08+AZoruAt1xawSpWYLZ0JS4EV8uVYhL2vjr
iHRdvi0chhkPv8qmZ2CxK0shYqmX408VeDdoT12jIlyIlfuSXIzTgX18N4/r2Ves2BxeJx0HFvMk
bFDsUalGWXtGpHsP4m+q/PH8wqKeFYKZVvL/1ixwi2CKtedu7/inAVM5gm53ez0OxA0uPd2P5yQJ
18Y8HU+7S/8TkYWUeSsTmhdKBHzuyhjps8cX6jAZ4R5XKWgIbrqmgY/HMSukoEwgoRJ0//wmSow5
IgT4tG4xVJF8h1svO5qp9psCq8xlbXUBUGaSGA4CdGQjiF5aoH+gr3KnfaxyYs8voqGV7ug0T30a
JwaJ7D7aSImt0DcKP09kzbxriw6H3kvOxwwJ2iG5zyAGQm7aCBuivLA/B28czly/ErslCyAWNzoI
aydW4WSGwQxaXZCx61ZGefwaNOSHOqbf+pshXiAtO7ZD0aBY5yJCwpDulcV0zv9bPZoBph4hkbqL
U2lWU+4OFRUc9FSTjEmdTZTd9MxkgkK81USJVmJwiy+r9ZVRCQ2GJRTvXUdjQgnqyW1BjH3SVq2E
GQAG/0KAMXMT8sruTW1aYf4jC403W/YBq5Ms1lXFsM6C5fGvG69vXBF2bA6fgGD70ZsdtcKzDYr+
kUG+gSc97CRpFHsxSPuZnvrE/CP+5IR6HjmPqToPJMb+0YCJjgczRnEqF2k+j/HMa5Fpf3tE28xs
usHIpsJ+4Yz3UiqyapAnrjSmxTVPKj5eYvobYpetYbV1yqaSlyFHrUFUAWwjtD+HkEToCRFWe+1u
Ix+GRJCK6nlNte/gezvGCqgBq7QNq7+5Lg1n7wYDkaqXW81onyoJ7Ew++1IIayO7r4JRsRM5C0uZ
9kJMnyyLlibUD0iN+tV/zBCRz3SzBGD0bPhYkaLuVLJAnq48RTe7nKcVgJDnhEHIkxLy4RPQ80+E
9ualacZVGzqVJHqec4APr0TAxTPRBXwMWEF0DGT01+3xh9Bat1ylYwXiSR4CU8UoPfW0W62HVVm4
DvI/nq7iYANYHkXN5CwRT3YrFJpmdBxo//nubzL+RZIxjqW4G3d1USOguA3QzaylSyZNh+5vu4f/
AsjrnG0NgFlf1eqn0w3FZ3vQsBgFPAukdIgREZa0CM5Hqyj1HjW208ESdigwqlH6/qDxrfcrghfk
HvuEwSagUtxoMGYYhmY8k0s6AyET6DnzXVBnKvGvynKGzsPRo02Pl5mhDJYKMQmypBh0pWLmCuxt
N6XhPWIJflkCkd2COIVQPMGRai+2BlhiA4rDPwR0ajZbtYlS3rBQ6TZxLm3soZPSQrq3G60k+5Oq
gtw5H3Es68lejFaiEF56pJFv1KGj11kGZUya2OrNs8P9QTUsA8Sesl7mIGzs7mc+oWpJpjIPOYef
dyPZ3TOgDgKFTrWBY36u4vzsQrIT20FtOMxLPlr7gGprXk4m9AfCL2QIRlWwA3kUVlRrMG1RY6iD
D+T9tbZrrQqxcX7I9GojEM/7IcQ4oWQnDpHlUVEkGJMVnWMuN/MCVbQwi3eXO7pDBTzfRIy1Bhzm
eKoI++lbCUvptCV30qD70+AZb2lY/aRiig0AOMuozml1Wlo8BPP0WN6eYHbX4dHR9zKq7GXPrpC6
3+S+WiN/YI8Aw/6TeJuc/NsnocfUjN9zYkoPEQwkGyZ9HdHGKcFjZQHNRZBYCz1/rEeGbPm3UKB3
99466TwhJkk/C94YOx08AphYLvOSzllEWabXR9e8jKe7rPP6QZVRadw5u0AhbzICLO04YZX18aKN
EQhNGGH0H+dylQPP3LM4TM8LdlPXxt0d/Sdga5pMDUVy0Qa2h0j6JqPfnqgpNvA/F3mA73R/RZJL
d82pPyx/3uPPOsiMkKwTaC0v6NlH3hI1MdkMlE8w4z+qpXz4NssFSbc84s/heV16SQTK7XwjWUSh
ZqUMd8rt4zARUKE/RDdE2tQZ6qQhd5gTiIl2nRb2+GmtZfQq/4VPrweV3TjBXuIjn8ytvMLfHNnf
s9nLN13AE2xhy13jIMKda2mfmj4gNaQXvIjQhZyYlKJJhQu8FeOQ6GcBBziq0OC8JipWNrehdla0
amj7iAHOKLd6h/KtdktSoJwgHcmuDaao3hhJkW+/cVUPZXwLczcPXXxEQBCj5m5R+mvl8xQ6SI41
QrDrp3Yj7iRfola976ETcCk8iuniQlHoeoa0Zw5PZ8uqGAVeDNwsrzoCbXnb6YoMiNgFM37uvQz9
Xq852GB7PjAZ4aemH3Ca346jRK/mt9gv6Zvgh++2f+Z0JSn9ta/blHYIYpjprKMFdFL86MI57cWV
VQEkdv3exuNwrdl9LTI7ckJVyAeO8QdTi5G2vWIRcYSSNJxsid3IfI2kQVzQHWHXsm/67W4ytRSw
/pVSSlQSKbV9QMASs0+pZNzloOxfMV0Izr2+VD7btFz/GSIJs41c3ntx2MzL8OMTBOav0XG/4Hfy
vXngHnrbOwzhjmb0ietRzgYFFWJkE8cP3rkciTixIKBx+vDlPZYudszk/UPbTig4/uL70eEeglLN
KfwAZU9Uh9liFsX6LJioc4GuR0oF0oPFvCOf4XWUdQHsEOtFL10lLWZNvLc/D00sBxlUZRrzm/pb
Yk/e7k0eBw1Kbtvv4U7yfqEdJx3sJd4Me46wiRV7fFL+dxFA3PQTwwJDSoVt8Ien+7PfJHR7v6qX
SnjADMVGvbH8OFEnqbjvHh5Ud0Tty0dc1FB/UapgRs49cERQL3RVgHD8ZneR07XiGPmmhPA9wtI5
hCzckC7IbqOd6fJ9FXPs40gqn/gM6B6BNqrvfllqlzv1yby3ll14NRP3j9QvMupWGxPr73RBsrRL
i7EvmoKRrpsPG1GybPhOWtBDaH10zIygApHVGHqy3HI7/neJbXEl3wtBvl9L6OTKG0+21iIbKnPd
UW77UsJ074rcoRuz7E0+9mX1hu2R2b9lbGUSK1sfZxo+cLOWs5PXvk94y/q1QhDG2NhkAo8iTPJg
UDYb/nT01BUKXIfvTx91L6W1WqsRZ4amECbAqAUl8/lQ8VS53GFu6wpVXxSQqZN/cwyG9cD0NzwW
O3jPiGEnqxFIP4g8ksYTy0uizKoPFjgAAYavbYkUXsp07BPMkKQr/32QOARswfsNhFJ3sX3zq78V
XiyLMjp310wFFLwfLVPNcltawZLINY/VesObxtIxLAyYzqWJsB8MO3KQ5aVfSS/HEJAIhcGb50Qy
6vgzE7AktBCGrI30+utmiJR4t+RU2v5ylxK/jnzQddPlUauNXQdyodrj51SCgi1JktBhkNJATE+O
6QI/xeam0OmpE0CBpxFe/tmz4MVM9zKXrMaRAD26VYZeA3aB7+MM7m9K+DRDqi4nVrRR76OJCv4g
hEQhPdO+tunTGhZQ76rr2DoEwyzWIWesGwO17CaXXrexdKcNuHDZgSTjb80cviI+5F/HWlhzZZgN
0n7gJ592/hp9d2IdlSm1ZlhV64Ah62CtKrm/gNhEtiD9ZC2o7MxZQ2pi4Ffo5MWsqnSaZFZPUjlC
9f7NXEheMb88ZmegsbeOQQPj8B0jkCtFOEn0/PR95kc4eW+QricueHpgD3Laz1jaM0rw+XbsdSpb
CvEZNpPP/pYXPX1Uh7H8NezqO1uk0lZRrBfdEN8QOx7lwFefDXLZmUGZesBBdNxHHpBDX6gHe3Fl
w42X/w+8pxUqhV2bSj5TX+m30+NhCCNngLtCPyMGA/Eaq8QhQBjGBJvSdhjirWyKmvRwp+7x6c+G
+FWcznzViVCrD9mDZzig4JfiRZHw153UDAWdVa8Y8tXk4d8cQpdd7S9BxBY3nPPTPpsLt9CNKoG7
GgeFDW1BFjwCTSGrSL+LmtE27rgWW3DwvcVUAvAlYdLOyBXOyjyt+SHUoSJmOitc5T1IvI1a8dDv
qfSJTcrzP3VRURn9x2WBMiww6g0k/F3gYwWdxCs/uR4nOvklwzpmU1U4qCn4FHvTH72H5Fte8uEC
5G6NOGOd70XI/Tj2gzHllvpssWbw6B26GL0IrQzxu4emZ7Pk1LSgg8w5sMQ1CbHV7CTz/gwvnmK3
1pUWRDG9j/UkYuSj9cB90C8u8cXYujO07/u3QaLq+Z+9vxdI7YaXshEa19KWLxtkt6LjtrASLvAr
MkPaZ4WsLetIjUNbDhCrYHosoPGFl+jMPItEizmjghLjTIiCMKupPAVoVv/W/pc/i2VZnDiEwpr7
FMmvzWrH7uVafdod6TzUrbGSscx3Igg/MxstaNjTPSs9AKpY4JHniOjC/TRqDtTBruh1ZsGisvDm
phbCExgMwafo6x3g4VMPhV3o9YJVmQ8zV6KhACgd/hl1M+e8KWzzcdS45BfPdEbb+Imy37gCgXmS
gZrmgV/cGeOXpKUXNopZo6p06CalPfX1xqfnhJqLHpbA5UXq4JaZNeaRsRHe50f9VjgF10YFsk+P
hpWeFd+T0u63B77SEyO7yDtrdre/GsdVGxoAR7RC3M+qhuCJeQznZ6VT5PeIXRjNjMbSieOUK9++
f1962NAmeRg+7g279h4diX5TOrsKoX4kvVVY1PDaZGEwTQN1pJL5IwI629yJnrydWBd+YKefzbG1
l8/Fk4zO7O9dvLck/xCmI8o4AO4twRjesShSqHm+ZB34tyi6MVH4w1wApMUayZHyuicdi5/aZLZu
4GGVj9u+COhrtRC60iXDF6vBPOAeKI3C9Shstpqm6CHUTSiP0aIJlOy74GtGkV8R5TvkSOOFGfMn
1MygmPTuoi/Ucsfur7njpeU+XnyQKBUbOXWjFPIZjDt5ZihjHh+hQlRsrK1zNjRey98bxdFkWrSK
AAcFutwI3ltbvEESTd4firJ5v1G5+o7JLIPg+uyiG+s0b89zMIDyBCzTL6UYjJwIWH8p2ZIb+iUO
H0GAHyPYNsq4FHJGT0MzjcMZ8czU0SJc8VGyQy5LYFauuuemdSeLg5/UX+bRgQuiICsJscbsp3YS
u4JtU+lq1pEtyvSOhC254zyVTs4M8c5vyi5g0mGtPb1xu2ol/RP+ftkoT6pllutsFtG6oIsZnbkA
XeWo/Kp5g+pKJxCiWGo6m8wVWKooZ1tt7jlIDU0m09NfejwKJAhp3Ku9WJR1dBP0/67g3ghMUgeg
FFA9jUQnzsj8yErIgLHmt+XfEmHKbVSEFGG//sl9YCqr54y8FFAXfrYY+q9VGzyOHaKoZsEmRaeX
QNz3K+LhdFc7vzFFtx3J90AjVse9t/+3ddV2491kniIcyGu6hg3i7NO4vhf6EYkVdAu1Ri+r3cRP
JCvIUCb9ajKZ36c7PZ6jdlb+v4IpCPcU9pPeEPEXz374DaRygh7kLcEU4Rr6ixU8iEmFIYKjuQTI
l/n++1NDy5emizE5QFFkTX1+uQ3i6L0cY453Wg+BowAyOmRh0HtupUG62PicwKn197XoCINuLXYD
1Nx8e4wk7QsdFmjAO0hxGMNwwg1DyHcVlYFgzvZtNdDmzrLM0ly73N1mtV9+YytSr8pHAbtlXQPj
TCApJeVTSLw6Y72DlFxD6uravbUHYtizcjnozLxVWgg5tOHsFdH0djF3fIh1UDyr6eCaXm5mDUgM
0H6fH1hIVkByfmd3k3UNB6TxFfPTUP/t217P8+GMOVKaSeE9zpc4hfa95KeDa+Q2r6aPM12MQHvU
wiwiebRCbBmJT+wzUBNbOtFxXi2DBCx9sCqNIVDm/PfvbgtD/TzIPoNqR+ckW811umseQXOTqNKD
7Mbo4cj4UBXadBjq49d63p+OqqoaIfHLBJnPbFELZQ2fsKoA3uqd65DVDZefuaq6YciMbbt1EA6w
n2Tu3VdtWdldCAg8lpOUtk9wofzlVV/nOkjpCdQFv3P8X61tVGR+dqjUfQsxyuFi4ccsO3evvIWj
k4Gm6uPHCpdthdrzKHNDo2rTNbEOAGu8KIjb+deEUgxmDuJfj9JFANU9wFW8oxsVktiyDP9FmKmW
RO+b7i9Mm8SJRzorEtiux50oXAnpIjubggknj6cBPn2G40JfkbmKN2m0Lb7jspyPKDi4+VwldQXd
qCptPj0PEVnWWurGRTDjKwYseLJ9r+yA7glVNju0s0HSNIqe7SMbsKDX5FrfIitDsRt+70iFPS19
UaRU6cRMg5XnyEYKE5FUxzUGmJM5JyhAYv+eHnEmWAvbMK/XEPWweGRJEuQm6GCq+pS4pSQXexND
vmTGT97VAz/vJ2Dd9LdozD9k7S8sPQQG89rHHR4Yuijz3fH2o9214wCkmcYqepQMS66FZgDnLnp7
3RoXn5IyncQgLasSVmRW1StsQGjlZD4cSmRtchGwKosIalpTOeclivcsrS52FKz++Bil1qR/Dvae
/2Yh7n5dIOal20gQd3HMxkyk2k/p2E3/ctBZ2Li2n0qpvwsg6ySGdLALzpkibSS2AsIZLYtITW7c
CVArewTEIwvPkuUKHzxPXXmYzLwsAAMHOvLKtECK6uHFa1W4QOkFgPj0I4VLZd/9wuBg4prImIRB
fEIPG1DRr+7HobisTft5HWTkztS3DITQjRQisrLv2wtYmn8Z2uVihP8Xz5pbzbwoJqRo7+TwHDDb
dFU1EaOWEs+2Spa4WvTzgxpuS/u42N1cUR9HdGSOpMK7UDa2XJc1TeYKNUDtQnNaLH3TGdUJgm4j
FQmcYldCoR/mzWZEcqzFpJvkrBzZJ6C/MCxfqkUuHw3zbcnTHDvJU8x8jug04bpCYqK6Tp0Onb6K
nDhTZCI1RQZFla7D0nXubjvqUsnIwF/1TgejdsFLCR2WgRbA6XNFani6fSPofD+uQtOQC4NJe8Ja
2uRQOca6YaOU6rrzJcckzoYTqSxL+9UZhmMt1rBzLWo+uTGjdqqFoPgpOtS+aD1AURfbMEixyc3N
G0cxcYpM9o7eawFaw82VB5puITA9XXD2Ypl0wgpquVK1AdZ138U2YnV8yVGapzhPm1nh60C+DwfY
LeUjWVrKgKTl/3355dnHEYU+8500qwRr7CBf34jjZa/iHhC3lpQdBEeprK/AwD+nbN4lBAwUcL8G
1J1BJrcMDbofJMHz9Dsr0mfIzGIqVvkqxsbd0TaVg5JxHWmrMjpowXHQROsDmLMH2OgkhvNxCaKb
b9te26FWnmlqHEkMGkMrIn9+EAl1CKg2TGEtT2HeaQKUt4C9GaBb9QVHI7GMcRTkKKOwMpYIPzne
JcsuBAD4sCrkaTXNI1Zgl5NPk8lfr9LpvXyVcWsuv7IOWHke9SzKJO+ShRvLZoNxCp1aUwKAwZhA
m09o62Bz4dX4B3X/ksCCYx5MzMGeSY65fZNiXuzYjaPels/jRC+PP6xrnWAdnsf9Y48AH7Mq4o8E
EbzwmIeGVH8/Wpyz22Q0BSbpH8b8XlSb3XazxyyNphUFNEDvCXRG8ohwIWOGn+Sdd066GSBjlDxu
pc1uNZz6G3hvUjtc0tUNK7r77TxSKEfoX1BvdNlgb7CU7+xUQMoyVynOiB4fhYt4M6edgoe33iIF
fJMkk5G4VDmNDBGJ+RQOJLj0R5hBkRzBJvnpzqUGoSIl24ODAbSsu+9B9m+nhYPNPQH9ZKcp5oTT
hS3HALUpZG/IASh9Fw5I0bn8iJsboJmKPujHjYCCtLoC0oPF8LZR8y+b941cbLdM0Y7jBJL29yPU
+yH24tXQrzC14AClSvIUyVsHpbynrEP7eH7RRLzqNo6pWyuA8F4OBPNcIfauuvA7LRAiXYjLxWh0
zSeMlCGNlTJtGpYbLMI0Lg+V1fHOCe8r0e3m+JI4oyUQh+TeFSnVfDWGpOz/Sw8WWDrgo0WH4G1L
WZDe4bLJhkyObTUm6IbaGn1Y6XbKtWalkE0hUv95EPAAVF2n1Wjoipk/na0+sMSw8yZZQVLHBra/
mDK+ujUnTufp3rIK6vIamrhhl4NB0r41k1Dx/LSuhwTOamLewIX4YfaxCNfoVKsPTDtYEGvCWZF3
iyB9+VLurnNKBrjp+jrjOMeK0IR0wGXPxaGSb145ncE6GFjOC/wacbr5N2an+pP0Fx0Q9ZTihqKs
da6BYh0q+PAWxcu3EjWCFTHmeAwgIk95IiG2F9zPYo2gYOtwIB4TciSV/cIsUYWLO4F+NMOjHEV7
5ThxBwi+FTri6dKdOsrU4sLkSONwqf4D7n+vEvPtqgzs/MUKPPEVGqW7Q+RCqVa/Rm958PxD8jja
A28S8EM9giovJZkgbEgvdBw9R493LPMNmqgDAhual96AOB3xLDJqjZCfx34rJQmv7BrEuntmWd8q
qVJVxPYr/EzCU9+n1li/w1yS1U4I8VRm85R0tTnXvq0xynFb5seejWP7Xo/WwbNBTBSxFePcFdTJ
dEqt8TnX2SXN41p3yuxPfKFxcUKCuoLTokpTfh1JiDEmxJTxQn9dlaG4lD/o9hXJyKIXr+PYgCgU
7bssf2t01kveQIWrps0c6iGXTaoJPM22nDIDisslmhTRctAO66VqtpnqstLZ9dwAGJJMdXUthW9B
edkecOrlit6K+dHMdDktaIXbhVclLmdoGIT/jA+tZOtrpcuGSNfYYofeC7P7AbEID5t7DtsApfGk
utCFN5E6ho4PY4Lie8/mlC9MxZNIpfI3IVACrCcw6Uv14P5wkBsp6HTtYaGTKkJFV9BR7m733Dse
fXAAGj2DDNUfY91mNwvkxLfgcv4uxoaM7Wt4bsrr3BII0c+dOwiQEAe3QgrH0CcAbCHgnTfDLLlj
p5ZpHUsYt2AhKgIicBdXwPZNW9W2DI6v2tcg19sH+QIcsUeM89nuxDtosbQrmXh/jVv/k/Hat9aI
UM69hs+Y/xr+J52d9tKgcyzTqA+BhOLEcEqldF4/zm8ndmteeeIQassP+t4fld/nCyPJq6pnCej8
iKBQFWoK4RqTIVxiTsLPbhKH19VxXRCqYDX2sP/mG0BazQseI5gMgOLtxA32qQQ/CRItL/YxRvf9
q48AM7NLUB5Ls+2Mtz3s1D55wdQvT9RPaSf6TMvkea/I7XZ8THVA829wBpnuS0kW55IBOzuudtP7
m95fsuMhtnypku8G9MLC0R/JKM33rfZ6p/Arp3o5OzjSVrrl6w91DgZ08tOhpGv+QCnWr2hyjgfE
Yl7qF8XxavLucZi1OiUzSVBWyAHzM3JxR+tnDUxuREztqWzTNjrVUzXk0adKq9U85n4cZp5cwvwa
9ZredaC8gHsKCAaIey14xaV/Bbqr4zxhaDy1Znba/+zEcQsuoYz7jTY26ic3vCW8H3vCe4ePt8+6
bDnmAp/N3udldmtON72+jjOcvvfkeAyX6fk25w1oaUhW8Dc1vUi0U0WSeWBqC9fvOLFFn1rYuvhi
18WMXZ/TwRWAMkzJFIbTMjR7qrVwz5S7aTuW0Sv1QZqO2huS1xWluu1+Gpr8TWtjpk0Sn2ru0wOL
bshsD1VV+yyC41olAquwB7xzM4f+B75Mg7zAykm9sMeMNvUxzeiiiGKTZEDiUytebJm2lvN4p1wa
+BvmQ0N8VpQbSFh8puIPi/3gtHwKtJQpHpgOqnVrIJq/aqnGwQwU1L+XX7gvgiebJElkGg7TEkYj
CHeGNvTyIpj2GdMV9TfpU4X4LgGP3UwUQ4WqFI4J9bpX9TitP95H0CE7XEjzWmOHpigonR/2okqy
IVQSRNUQ5AIp2uax3Rali0WcW5Ucw7j5YRyhWpvlRajH5+bSKv18VfqhngEjRjNhkPrnCYEvcFhs
pso0qIgFW7Y9oR6qQMiDVAwrdr3Ve+C4tDD3cfp2nnMoCrZXhLgCkVilPsVHf5tmb7K1lJncq8jx
yCkSnuNprzFlz8ZiQ4hrpKWot5jy38ebmAthQN6NADPuYgLbFogm+XKDoJ1gtP5dUbRW0yZwgwOe
RLmVDl7dVzhg/pDpap7qhm3LQ6cOM6IJwGdeOOu29vFdpvxwSF0BsH3XV88KHrYeXHK0fB4CihcW
i7GUv/f3hVphMf20Qhx+7B+rJFYejCaUDgtcriByzY6blM5nXXX1+Di7To9nN3uUbLwoAS8HU8XA
aUrgaKdcJLuI1dvN1YPxTyTXsQYGsyUSSE4Na9vVl2AwE2eoeVgBB23skTJQlSuLxIvRqGxvVVil
q+9/v796q/ZzUPdBZwWxS24lPcY5d5O7TRpF/+Cfsp9piqZEBs5ei4xLPyT8hHd0Coftu+LaAjHb
dEiq4T/yzfP44BeqkHmKk1xch4sRmaOdjvTwzi4LOR9euTe5cMGLx9tsDEnALH5iDr26JUWIh5fK
Wo1gp4ET5IdMEki1KIb+FYdUACW9QLYBlR0aWQCmXGbRoxspl11zrjKgLBd//Jo3iGpn19AXxlG1
xpgkYuKfvyuHvtGNxmlS9Mjoiga6pVnK87E3ue+x/T8wqqaAWfi47s0DtKyDIAcJ38Zt8/pUDsxn
Neg1UW9/4pi7RVH/Klrjqm4MkrELDgF3SoksL44iv061m0v2veGY+i0IrwpJQismj0BqyfCQHL9o
0nNJfuX9XQRPX96PNydNj+vkq77DpqCVVSW6/X3HWuJ1I9SqN6wHJfRU6SHIA6UZZPd4H6jh6HxL
oinXBXEz/iWj/s6KhiGHPsABW4wq12O6as+HYY65xXIwADrPJNQeXh40P9/nSrgqqNy7HOxEwmI3
h6F4pZawWe0sB5ng9rmNDITxcHaT0qWpL3D9cWz65hSEreBB8mwDAfSjHFALcoU1Hs8HADrjPAD2
dDExacApSGeygonyHljMcJD9J0d2CGPJWPCZCqNzhR/vGjGzhFM0FIQ2MmtCO+WYw8J7lYTbi5Q9
rYr3mkv/sfsrxSnaWthFXYGbyizNcsCr8ENpT+2l0JDpJuOV1EBYwbG3Ff4EoO0wdiAU76s87bkm
nfl86YEkiCFFj3EBiKuVEqHG8FQWvCYXGdim3F8wdUC5DAJr96QLAszyxZlw5wtYeXStd+jEA2Ba
MacbZO7b1Ck31XTFE7gHdb2GeK9WUpgXz6Sc3ImPIiNqYxqV6thGbXA/bYAm9vhKm6MaNF8xUxDT
S7mfKBr5zmvLXSek7gUwlZ6vrFa3wQpjxeYwitTijThZG+i4mnFDynzqeldnOcBrIKDXMYj9lvRt
gdDTZ5un0792T4KlwLBRe8xqc9yhV9cH1YCjJzesoIEFln+DiA/rA5S3OjUq+ifzs0Sl7KXiRY8M
uTSVOqyKoM+AmLndSFvHmRItU9HKpmpv69czXv31mNLOvd5apBKLxXZC0XE54mg8O9jI0FdiJBaP
3o+/ppiQi8p36p73Eo+faKqYKF+4YS9CHbCPYZwvPc9RLYGZ8D17XcMLbqSGQOTl8KEVLJJCohx0
Spg/TZ9iIECv42dTbNS1uQ3g7oJJxhv3wE5XedMPFMQrU4Ni72nsAe02SnPveGJMBOrjAs6nxhdZ
pjaMYb+tI2M1y94S4pkzkR4o9GL39zDJKgKeHlr8oDW9bC0bT2Cy89Synq3jqVS9n1fJmOM0H9rY
ZdnVspM7PwCLmjMARJa7+ZOEs+2uZZqgWmIQqsQohsCWM1swXNoAzGcFmMloszB5sLCz4iCC7f6y
EANDI7/kS0RNb/WYknSZ5weZz5gz98GQbxqqJjozLIJI9ZlktKZKceswJZC+PWJNfia/krwt5SSb
gYOVQTJpgG6OU6m5m+JXuNW85RV854PA8DPtFYlXCi99oBe1Q3aO9mWa45uyxvXCErCPT/zyIMnI
ed3xrkxnHoVU6zQbTxhjhsaOAEivJsg+l5fmE6gzEHLgsj3gtupqL/JXDcz6GoZAvM6z56Ovtum9
URXQku9FNVK9MofemNLwqBxuQC1J5dBnCYrLEMrfSWwq/+8SsnfhsxWqOWb4OTCKxk/wSFmKpDJH
7HNe/qGgm8MA99uYbovgwRn1S/NGbRV0M2TKSIGW5qfSmempY/x+QHZojaj9ALFfJgnQiGuAc3We
z7ILUqqigpbkYJk5+qpimbG2sl1+To4dRheQVSijAyKU/QzOYY0y+PuMm4glbWad3PQ9MBSFVjmJ
pAlXPi4ATHgxsqmN3M3hh8Ex0GQ75ergwiJHJO4PQY3Zxg+OkeMMGfhNph7tulaXPLDUYzeqk5d/
DMhEi3E59wOwKeBb1KCdWQWnuwxn3ws0bl41CsRc8+hyhDL8rKka6TiUf+JFAphyqf56luqGZTBK
Siri2oL8A/yUzS0WLQG6GAC1P9FnoaqlNmsZ1N5LzGhZ3lz1T+LDiw++Y/a7bq8KxrEh3EfHyrCl
X1QScMryGmcM5ukUN72BONbcQclb+LL1CJiRi6yiaPsRr72KDY4PNX7czrromYI0qUmds6G368IR
MJQ9EZisK3hgBlEkzrK+zQYgqlAfUflYJ6kdoWPJePqiSYRC4uEh2gBtUtc1Jgb9hMWzYxSe5fBS
Rws/ShO1t3i2gSGxPP+QwM8HTieZkzXM0lVHPbL8hTcP/7W7c6txvBe1zPCeaA/qD1M1lTPxlCxM
cEMIUlpW9whUC4nHkpLnU5dyGM2ptsCbDMEgg+t48BZBZI8y1GN8VOfAcxfObE+a6KCwsaZVoxNM
EwQ5CM5aN/msi+SYxmmpJGOMk2UgMzh6JDeZCjyh5/9hVBQ+tG/ocsyD5/GB54rFyAkfWrvp1yva
rOGHyddXgkP4iE1m2HqMqAL0FGzi5TXWAffXzsCgfW0cwG+eqp+CRwTXuOca0itojN57JUlZmcpx
zuOtjPAxSpZ7SxJbckrJyDWZmaWtT4Wh1dMB/Y7SWYMjOrO6yAX83gXDQMkpjr4ce1Uaaf5GZKl7
tKzmyhTMV1KTV16QoeSlmSnkA5IQsiPAZ15l6Ibl+UHILu2/9PmjG5JtoOOp3aoh6mjTyEf+9b13
VBi79ZdJvMhSyLBw5veKliMG+a8lugMMTDlcK6uDalLu3+j3Z2tEE1mjvz4a/jbSsSjlyJIn5Btx
16qBl2Id1xlnRXKGrQlbJqiHttfI9tDnZI3uYqx52tdvGB65UJUkyHZ+GUwbA+G4O2ROseijJdcQ
MDNlKMoYo5AkU/JyEJu9MNC+wcKB067bncTycySHyielSFerF0berPy+M+5cSNy/CF08DVIMQkCY
OVujAgtuMMo9LDeqnE0ky9BGwECfE3eh4O8TFW6hZQ84ya6bFL9wtHtrd+66xFs5Dv2yn6d2aUUv
30g6HtTjKsSiUT9ER0FSwVGl68SLQKa3jYt7nEPWPAGaeFnMqI02egVp5SvK4ElzLLsFuqcwfpxL
mMmEFAJ/61QI6TgIhsSFGZZRt4IaJ+tD/T7SU2RqdyL61KOOZE4fRcEwIggUcXZQlQaNlUBpftja
C+98pfRMS37XUUUVOQxKcLETEgGPjPmkaF6EgtaQIhqMRyaZcNCWNKzqvdpcj4OOxENx7+ncGMs+
VRyV3AFK506D/tyOQFBhhBW7a/+gDq5dmd1/IDkCtU3zszawnvdZlPD4hXRx0xxdz4rGX+ytI5ee
9EYFe5BXXSVFaO3VdQ9Z1IN80eRtxgDoA3Ygo6knoMkhLOlZaAsb3K28H6yZ0xxf0GO0tBCnw13d
j5NhOuq32JWtGIQAROu+TNiiFgpzkQe5vefGDmYHU45vyX9NS3rBgmjDGynEc3IesIbPzG7SrtqK
VL3PqUs/vmmkmgT4Bdlz22R6TnttL+rYbJMZPhKuPFg9NqDCxEHkYQfzQcZhrJouZz+RFvTn2Wfi
qu6R1U8NpMWoId9u3ACK6UaE7WjWkw6vV8nsyyaTUYZ3r4z2KnARndFG3ueyp7QR+jH4l087/gD+
y1v6Ta/8oLBbUgtVhZ7VcrVy2SC9Nk3DOtiT1C/rdW+SE4beR6XEf3FoPnRMJdpdI2a/W3S6oTOY
HbJmF3ij6YI7GFWGn2g/H8k4yjYly+LbAjhdX4yi/uhevglYiRJIIcNa1VMo/p/GLoBqQcn4Sh9O
zY4KpaApMey3D2C+NCI8/rlSgNRN8enWF/6DDRgVma89cukBqhLQU0xhO5krU9KWyxUZ1uV8AczJ
8voJdQKGjfkfC850jVdvHskPb/AInPQHDjerDxHZzwWdi+tcHrWXgjGxjHHfTgLspqigObrViO0h
dyVRr4kniZV/qB4UL5xQ/GxWW5Ev6PZnSSQKhA0J+ZLMX8f5fQC9cLwCv/OF3LupeImXHJKbbc9w
kNz7Y8iuyHTAb7o0O1ruqU1alXYvcYez9H6jJxXyTUze+WDeMYVssj0WQbjef5jw1IgLpZg1iPiG
lC5YX6AStt2T2H0RJnw3SVSaH2AbuErYkMBrdHvwqJIXNONAxjDN+ts82PdSoeH+LxDaUPtGzob/
EZ+I9gczs8HTMe47tm1KvGbs9mXEHiALlsZUJ2Uqh4EemSGOSxdGvXTTmSmSZ6ZngILpQ+HSH8lU
akP7vl94jYdgQxZdt9z+V++upyNhXxr2UpLq03tFEpp+KW69mzfG/XxBN8YIvw7MYyBUgpTn0mbf
FY8lpBLV4FatH+e/qI31Wlp1Ei+aH4JR3qtC4P8O6EQupsOxwCTWcvRuUazOQbPVaUeRzdfjj47i
ABRiTbGwjrl4sKJd8/XqzKq98WrOpyNhw8oZn+QuDO8HKi0aD1jD+DfWV0TT7zfGFbTp3fl+gUSg
u20Z0yeG9PAP1kqlTTbGt6wwU1Ijy9xQQEXkWKiTnBhTEcELIbxVvhC08+bfd2fKTTr0XkeizAWy
uQSlH1M0fPzLpyrJe8De4KtssJLPc0tepdx+WKuZI0IK1cKXhJVQ/maKuZFzyXOrPeHtgYiz7f5/
Bt2apeR4oZK3IPhVs/TPwTOcUi5hUeF6FQVpPLFsK6GsstY07lDDJSpE4w5tuC/rVfo6aS50m/1U
RFRAEBZynPfQIccCEWa3nY5qZU5fMw/CtwcPW5U2HO1vrgZk8+00X4BBV/tEcJOqwOI+OJQ1bj1D
aPJSVeGlFzZAYz0i/tRF0QcIVd6oRleRGtB4pVSV5gfgmQ7FgvbWa+4tpin0HWTRvERoUZCy2lPt
PibLfiJvjARyXLCUwS4wIv8vhAEOlKfacyofGPxJfZoRDiO6g4XmQIc3meaKCHkL9I8o/4VjjAAE
TTMUdoQWgH/I+6x9pToan8UEy1EsIBMaoVU9z5wb5xe0op8mBljsC1hOlxhBDICrabBe7uvrk92k
p/UEtHdM+UpwkbwPui8xD0mAngA84OayuR5kS5XfLw8DL5N9CAuwVfhHebGOhCbd8lGaOVAqMHC5
v16N3EqmJJ3U8vQH/EXBpKhhilrrbvR4lGEtoDjYMNY+mdp35yZloBEhUFVHHzadK4EwvBn5QqVO
1aXpx5FUadfSZ3UbA17G1zBL0YiqpiYLvcrIBbjup7lAxEoHtbrKNoTzfJoP43aRO0lrQ6bpWV4k
LvSEiI9/UKij6QnlXe3gLDjxeRH9I3jz5LG38Vuuk6pRMj+r9lmayf1GBiz+42OdddOFoNjiBrjG
StyI/sActq9gfx5AgNXbtcN0MbQ4sa4Pl6lYNipjKGu855FE5GrQEf00MMx4VgkoHjKX2dHMw+pu
CQobpZ6pjjDUJIT3iH612N5ETZmJkVbWJlCLqcCoiDf+rogloZnvQ6KJ1XSsVGWx+CWdPi+J8G8v
ABrVjXyJcnIcIST34K/rTXfEWE83eOtXIkRMYkHHLgC8ROjsNNdiK3ak7V3T9jb5tFUaa7DjKax/
4Uftkn/eTVWx/ch+EWeKTFjd/h2e6UhgdGJbw70gWOGTEQFI0V3+Dwb6Qd0LK8+BlAHLMbeRkij/
GuZ1/zNUUCBEL5tqDXDOgUvNzMhF/BOrlFMpAPBIFeCpbTqoF/980PF7BtrLk+zyrFXspasb14CJ
nsu1j1ATT+OUuG0XBA7KuFB2wG6NHuxtMLLDwCBo21CAz+e7ssSmgf90qbgAfcrLLeHhTjdJSz44
oQGS2jqaJ2aM2qCXzpbYxKME6xJotXQzIKCJHZMDzY/d9jWoaUeS+0OAf0dpupzBFHxW/Eh4le7z
Xo7JtFr5C5eJQJAT5jZ171AD9zLPMD3AYzKY6O5c8rZvk5Lw/esDL7o7B05Nxj5JwJVEGhM0x1tw
xaCQuQbqfVAWj/aj3ipKtKvWQPk3QTWHcJaBqNUi5jd07T0WJPstg5CVhju51lmx8fDTCsPC6e2y
NdtvLUVTIdkkoZak/X4g5S2MqWhCxgajPZYRTYOmffhase1Ormnjaq9gYuyh1LfQ7MN7vbEY5Teq
2xNFuLlsV4LU3ComTTG2kl2AIkBk26+KpUWaYqddUc4t3Dk9HIR+Zw4sahjFO4xS2OW84dQTAGd6
N/74oamvQY661hf3vEUA+hqpWwlN4h/Es2x5RliXasxZkUsBxK3ajT+kLXRVfYcI7gNwW9s3I0dY
7TAYkcrXt2LmIuuCg4Hr8mWohj//imeJQLv4M8Sg5PsLzF2IXbmez7kBUCfAs3lNmzy6tSEXzeXl
8Dtoxzbu+NCwspEGmYMm5hroJ9BXyMCxQ9eHkwaZ9tSVG/0vF0wWl6COMz3kAT4lzQAas1wqho2m
VnTSlcpaMWmezMjlrQgjwq8mH33LUqh5EMT/7HDmeBBZnQxygySh/ojMZ6C6yfxkOtuKwLWL3vLE
Ad8z7baIosx8+zzTYSpJnQLEQMmBVaXv8d8caWnXq1dLplJyovtk3wV35UMbFfrqpBW3en/SwsPJ
0Vjp/QKUWd5c+KEp+PGuX3Rs69di0GKeG7e4iGRb26TKq13aUZ87v/ZKR/5zJi0RXUOZgJRoYDyK
Qs7C3gmDGXJ0UruQK/AV2Tw689gcW2tHYbpYvG6HTzZcNmlZkNXZSxCQAzUyXFHH9CqfyfhHCsoj
KKnccyOW6zuG8DvpJyAloCRNvnkihhl1EOiRItvgwSiqK1wld4aFfIli0nU8Fy2s+dy6NhuA9Yi3
G4sObTx1Ab2GXTq6Qc6RzupWK5QuvmSSsli9eL4niVBvk1wtWuhZpwWUDeRM3++BIvHH0ezisHS+
zpls6Wlee/cNXXqswwbsJhicOZDURqLY7hC0s+Pu9Jf0E/zHR2X6cVWWirZUh5cD6ThtlAb9rWyR
ceWhldfnFn2YRuC6/oGE++SPNmN2ObLhZL6XE9Ze1IZxP/UR83h1iYbZRldRbp92oOf0jgxQnq80
z/CzN7c+ig6MDnM2dIzJxzSxwW/ggGYjwO/VAdlRukgxPoKzscMrkzTmBR0I1XqTmYW5OBo2dQIq
z7B105x27JOzWEGXrOb9ds8NCpNVxW9IzwtD9B4FQ9WYwoasduS5PwSUsQjzW5xEVoMA+BQgiWHQ
SVOjjOSt0uk0sJ0TcMPI3+j6QsdFontQOSrMYqrlD7Q0y3uqJuVFToChhglNBFJYkLJXrmjccgPo
/ZV6dAiHiAyiQJo3EAUuP4Gu3xDYSJ1ubCJfkaJfxvSxV4NnXUnBCVmye8fObBoQKwhvQ0lBjrwB
1+XNxyh8SpGwQ09Y7EBgZ9GNfs2QcHsyniFnfFdO/Osa1LC3Wd7ineYOS+JIacpaAXROYyqxaKz7
+2/XDL/cpiTaEjaH+rN95dv9vJMxRAr96FhBR0zR1vP4lLAYITUrF3XGNariHoSWoC6IZdg7JB7w
7Fv610/s3ZOCkYDlkjv7zeflvKsFTtpg4ZV4utZO65+r1oGZq2oWNjDJakdafVv45taBZ3dqLKzt
j3EV1+/toSAoMNs+EzTe2ntiRc+rjQi33D2PJTTjkdeSod9KeWCMoFLw9o84gDQOcBH2SHCPm/Z9
qNGucMDy3NtT586duedV0wISeZc3JvCDH+CSh/1FsceHsEeOvYRtto2F/nDa/JiNTzadK3DaeS/a
thfj2itr1FwpGUGlg2sRGY2oljxCL1Xio7wfhyzv87t0S/pzd/iU/gqNjmzCpcy1fN7h8ca7+9Gz
tZqsbatEllJAUoL61yKUog2IIupmO2udnvTWtNF4mlmJAa8d233G+f47CgSEAtCkZqkNsr76RdYE
YuI8AQPE86UAR4siTE7VCeNusGsnj3iZNnnUS/vCO776Qo/V1XDdV1a6Z9aJE9T8LXRZOQJHU4uW
VuHCOnuMqd4fCRkAdKlyRdVGTe437x6kNcoT0QiJ/3eM0Emctw7Z31ezJBqyQkc/V/QhZjK9Xp5D
i6O9FLf7ltiavwxlPo77NCmuYecyXM7xKviXZ4Bb6gpo4dVCXE+xncwDwCgYu/3SjXM7S6UOXix8
9eSTZ6WSztqEgP1SSi9yIIvqksYi++CemxPH3kBuAXXqtTI5D/Yrlh54H9KyzCCJLi7tCogIbuqO
lmOolatXjD8XiMFmm0R2PqgIO59PxFcuLiYKkHgajbsoBLV8oTMeChq05Ait/lx9IkK6Yk96UYpC
XX6ywEa/ckZms6RNxIYwVwnHxJ9qO9eGo13tTyClxxQkRaHKUoI6XvfzDhYx6Mp9KHSRdI12V+5E
8gVMbsw/+GZ683m62kXxPO6YaEcCKWpeGIt22PJqqzg07yUrLvDdWNEvxd0c5uJYyf8Wr3ySl0o2
72ApB7shymPAwo3+Z0jOA4UjBpWVmKuIZnzrzic4Dj0cNEh9DEevEqKxv9eY01DEpBDNZfeyjycd
wzg0WXLBgaHAWyhjOPtbwhpvDhq/M7UJwQoj9Uqs2YxtHol2JBscYgmJFxLG7k3WgBPkK6K2dWH5
vB0IMDufi7FFq5GGm6p6TXp2LSB/aYZZoB6DJgkNJQzIMsH7uvx7dcKR16PQWuL3vGf5x+6lcdyA
n+1d7QZxPPaU5r8lY/XakiYv8ZL5GwnuI8r5UjQOIj5FEea3TvwqXnCrfYlGnCVySxz5r49NsbwW
hy//Xurs44/pc+wq9/JPepoWPDciFQM3RFl6quSiwxSX94DvTxaM1PwxjYsWwEhBp6XGZR8YhYgQ
2KnaG7CV3+w0Zk4InTWfHARJH5a3wM4j7MCUOdl/r9X3A8wSIYw3Qg5xVr9mZQLXU6GquaF0PAf1
HKUyAN6+wFcnKWs6YysAgYoB3euVIMPunHike0YNQ6PqdRFffexc0j9KClWLw0CF8D8TAMgcUL/q
6nmtwSlSmvXQeZvSW+0sWmA22ZKXUsnrs3AyZ+3XZu9LSFHVmlLC7eGrczzCprF45f9ZWjgE22Bu
MbTJkZHyPwOdqqbf7OomUvj9N17cNxcgw3EWhkOJrpnepccsmP1sPjCZ9yLo/Q0qAH6ZMCDJ/ZZA
ufDrkvwISIv3ah8SDz9S1LY5p60hSTdXKuydxYZipBt/j28WfdWwnBSeJTaaFC7ZAGZtOZav4MkW
ysaQcRce2c3iizmjueN4Q07jWdCWEtBXJy9jEa/KiamJgnJ968b7aDech6eWnnciPchXCYZoQv+h
eUBmSPr2fmeZ9h+9hEMnOAgUp9p0TEQe7fSGuDW2Y4Rp6dTpONMTo45hMRrfZf9YYySB6IcQffen
J3JwSbO07N0mfVp5deiijFftR+S1S4f6FT0x0KGwYn7HLdErRtNRHx27MspgJyU4nEQa/8WquwpV
8VDPPC3p27+uN3R4NiZV+uqmE87cPtwx2uPms+c4LEVqTBhoPoYcRWoPhwYS2lQSqoESZI/N1uav
O5NFlzqh4iM3t47AdRYaFQzvORjA0EowS0lVndlAFFQvEewogwyRr8hWf0+ovhW3A46IDyb9IcrZ
GdezGSFHLkzElBJ3ocecK6pqWdueDDagSB/xhX8PrUBFBWvwinBFZUwMn/INBPHf1jtl87zOr2V0
R70Z2OedHPs8P5ZCF5SQCvzVHubkfSqdAPhKo9v7cg1atrtcpHOVPzvXDeaG1XK5vypBTYubUziQ
g3uWBzCmmnoMamVH3TJgEXh1Ota/Mv3AgoBCgHJZNxyEss/JF2TCLg+4zDCOPYMYn7cacreM8rKH
zH5keKXHqjpZo4jA9L63MkrgV/M24+bnak8zPIKmZC8iDnkdR2kGRo+njnviI1A7Pn+3hGCCTxVL
oH7FuVp/RMw7E21eMK7axSaAFccd2azQOZV2ckZ+UXsEVa8LBHEqQaxDroCSCyAoaNufgsZ20V1T
yrRxQNiv8HkGAb1yI1kY/XfcAlkZnB6bfBdJi7tJltS4QVS3IgRilKtkvflimGYNg9VD6jM6h0C7
zSYTGAkPxjzyOAiwWe4jV7Xzz4qlD6FNeUF7vOJjBFcqrCuqUpwHz1clGC13Btjyt36cuwkmAuG7
9RsWV9IEhj5nYIHWCSnsXmgg76J93SmN9CwohgYgvbe19QWjJnjaLQw5fBUE9Vyx5O2LJU+XLdqA
kJJkDy7rMw8bE4pnFz2tEA8jyXrLhpqvAIqzztoeE22GMeVXT+UxQjv8n/qKu+6Io6jEuFyCPqff
hy2vDE7a6vC44gkAKnozCzUzZ+XZKPjbaV0c6RckikH2iMK27piv3Dq1PZcxPyVuU0hOwDkpTBgM
XoBI8TzhhSY37TXZvalhCWrC2ddKfcxzy1czwSCzJTCZD0TbTFgyGR5EgjEUkEknABAgZ30Y8Pfq
QIf6td11SjzgDGE6ZXfy0WW4oWYW1ZE9xcpyO8OJ57oNifD8VQD6V1XjPCg8HIWXPfPsoMh/T2Qq
xAvPDpRRpSb+KuQBz0NsbDHwBrwqAdf6c7/pUr55eDhg05GkfqI25/vvu/SOW35Zf1HYqRFnhKOf
b/pmfnbyxRGjQqi02jmPgvJfrSJbEYpzaGeaSBYRfEhmO/3nLi3hpHnWczETHopitpE92r6aAOhb
5SgIZY9c8b2TsmDXYju13P59izHrKWNkhALdWnS87ITCR+4cemeB7D86PmazH0qlenmCnu2P4Zsn
fPqpK+X8wNJVFyrOh96e3SdMJ//lwwrv3+Y0eL4XjUzWgBc1xDvtjldbyhUtZtFGUdw6M9kYyXuQ
scFkre/6kgPeyIa/rv6AeveG+A746TAevRPwRRDAFwmZL5b+NvoywkgyTkN50NLiBps2pJNzGuhz
i2l1jM8YpTaLM84aRu5y1Na8voAVRGsp+zIHQoZ/V7HsaY7d6xNF9fQ/fGkRVSE82IV6k7jkdxpP
kiKOhx5omAVT/m7SvnhlnGGsqxb1VJKN6QhpSgmrhRdkAUXXkQi9VvxrE3RWkrBqUIs3DYCH2sUa
IgmSxvm25w4s13SDM8OPkSwjeoHe+HovKe+jrs/dOtjBfKhoscNRpov96h9r+eE2hZzNNpwrRBdy
VJEUHUP9+PIc15pGk4wRiGgbXZKByd4pxpXmW6iix//SoOc8f6Nqof8M7VuMV4mGjluHcDThc55d
+o9BVJCYIiOjPq1pAEPfK8QIqNkX9yG/UHeFp4PBzFGrV3k1vftSEZa03Us1PjyjAJbNLyfkukk+
QkaWkAmJSXRHK9myoKbDR1pYxTGg8UiLYTyGBj6Wd/xGhXlkn9St1SX9pSHgp2MAvoUoxDV+MO2P
3rGB6f1ry62shSOSMEDKiYJR7li+XspXhOazbKfYNbUO0/xzRaBbSAGt+hnY2uit+tfOWwt23uLl
gUW8ol36DYNyNPklIEyM3snXs3MfR+gwUrTJ1Sc84gvbDGheDFSmywQd1VAHSjQ8JiaSjGu1r7J2
tu5J4lYRbkopI1wHfRqngHIdPJSpYRAx60gdgzo6865zQQaPRXqWlOrqWKCHTc13PEcmLn272wOO
M26HITyqq7j58V1tOhxEUO1ReWn6p3+VZu7OAi6E2A4lxA8D9cmJGXGW7ys5BvA09KA0gaRJwbGD
6PNYVhDhI79aH+mMBIkSEuRbSq9GU3gwtbAgKXpRJgKWvUGXjyxVjvYvtSDfEZ6EVucvyqZEggxo
lR9Sp8UeYw6r8p1RUpnoaN6kFw+0VXN0qigspqUF9F/9kGYrmpCw8BK2A7A0KMVMAwznFzMhHPFZ
GRMiZeTH72IWhuTCPPKAGd41zaD/F8xyrlUeudKvRUHHPA9e4JmEywM43bppakZRINujMEmp4aC6
GA7TaeSjxNn2dirJP5bzOohsZ7VUQXOb5VVTfISZJxC/E7MExqhUhkfocFUkd7ciquj2sx7LG+tV
+XdPMiaRIoFKL2DDdZN+gFHP9nz1sPDMkRcWwQXIs3r61djvvG1IY0PREPffBnk4MP7UMxMBmC6r
T8GtvbQDmaFRHyQybfAMdoDrTAhIoGzLLbD5HlTQF1TyrgURx0ctFJZa/NorIwRPBYWJKu6HWqBW
w+YT34xQhQ2dTCxJIjbdH16E54Yc542ROS89BRPIMcuILu+Ym9xRg4DDGvL6K29rUokLrZwEZcsq
4WRDGpVL9Lc1naQR3hCf/DFOhuSK930AsCFt3GEoOAqESvOFIu3zI+3u4LBy5E4iGf6OAx5PP9Q2
6FVm6nQoudlTIGlc8JzARj+fyXbG5aynTj5yPmEe/whUZObcGEzeQdS1scFuGCtAWrebYBt2KjXg
kR5NYmon72FI8BMuabjs/Aj+bojOydgKCw3C6rdxBWCH8kJPtaeRw8whWDvwIK1herRY1yafvxFN
Xe1XY9QkuMuh3cJzHLoHDVgcSf3BtiKGZMB4Ivo2xyw9L3Dz5QhTsaetchFCV1r/8uDWOU7abvSS
Sk+HEaN598o94OZUAezF8DJDTc6K6XUK/YbUoVYLIX9XbKh4QcDRVP/Tn3AEL4iJ48eqQm52HQG5
U0efn+hJ/RZs/mDFhR1oRLyuWA3+Vhg0sN4768qiPTA5TBmD58y1+mLkghMYyJKC6eSn9/LVETGq
2W7AI2HC3ghf2K2t/QD2MImR9wkrhdDxNqwe+OYO5VNcnn4Hy8mYQJFI4nVzOYiRaHjr4+xIKq+V
LpDXG6YBPftrRhPxsUj/zgAqC19BnOUD4iJB2Jo7ZIzFUB91tocXNn6JTHfZjVRKHvK9KhJ8M0k9
7+ajsVQ25+4YLziutTRUepYs+KPsPNGaiSiAWj+WsXlTgssAdo6KcA7a/JDDwU/qmHoRXeQwmtxP
0DbL8e/zY6TcnEq8YYkdQwiRPXTUMoQmLcum6+luqSgZBe/3lys7Vpziq7KA7nojX7mj/mIlHdv6
vKMybmgf/3N9R3n0lrqgXbeMkYgFBv+1o31Q220iPO4LYkrTKsymCfsK+U25/6+WUQt+A6KOkO/F
bJXOuUh9kgdRUHiduyVepLsLC4sSVl/1BnHRgH0TNcKuM7Dq+ep7XaQTJ9L2OQrB6G4lGsIv62gf
b1nwBPk/R+ygnjcHUw/455FW2gUK2efgFmD9tV+eLgVLYkLmb/ed7LhAtRWYYgPuJYIFmIKXNuBj
d2gr/QbXiT6ukomqazAE+Q/WbSaFXMWfoiEc3BuGWceJzVhQkZRGFepA4YOu73Fcfgf8cv/IHZCN
NyDBmjDReW8su09BT5GCMdOkqtzP+GEblesUF3mVg06zPluzZMJDJg9XZwUcOIZw6JlKDE4VghT0
is2z3eOWeLdvj4E9BsB+Ghis9IjXCWW7qIdDU9iJwmSm0+F/mhwghH8CAJYExTUiUIifMQxZ3P9s
NlAVSl7dZa+3iBC7upsiZALPHs6Qy4cdFHKftoSfBuQI3gL/W9zQN9QLMvzS58blEDIzewfWYnF2
yw77DGBLVprET6d07uE51KQvZg7Ylvg2DNXF7dGXNJvRzJ5rzIOjSVHgbMj6wDhzXIgmqDDtdNWw
0jLz1u40/1IouMWXBdSxkXkrnvALMw2AY9POde99MHPR457DHrYEhFUqgz484me3azv2l7oE6bEz
LpV8CZDv0jGEhD3BrTdGArXEgFia6nZgN0YJXZpbMWMaP8/luHkDwe473evjJCWUDkh2tMQdueOd
Tqu35LlDp74k/hpdKgbLS0+eMU3ENzARe3TbOhTpqcjAqOkYmq6OwdBWeVgJcEbOAi7jPl3CvMu/
LhDxsaHc2z946GGdbZK8QLvoJ78Wp9azWIYbuIbHLTQuQjAfrNZ/me6GRh6KD6vFOVeBffH7KqwD
wzkjt3LojtbYKRziO+RvhH/yZGcPrJsP+jSjd0gjfJyA4Yt3GJxJRbMbPQJsc+n7MgMti+7gc9LM
YIjOdltEVNH9+yUTaqtqxxS9xjJQFWMLuOn9oy2Hpc5vIs2zfwXxLXaxA+33HXCzMRLwNCQcCk+4
c9mweXs5+JfbXJLwbl0Oovuhxa6W+BC9sHtyvt6Erbnv/9c4iAFQKyGZwaZ+F+xCGteoerFhSGP2
fTZOE3DV49iQhlDr1mMigecNloEAi5aRBsvJSCVhyzzhRaHiqumEnycBzUcUgcal3Z3tfIvMfY9m
6GP40QboAUdWrTgfPft8FKaLTphhlfJRDawRk7tNnrGDRFm/5m7yY+7fd2oXbWIIr8xOZFqnXKGO
wqWQ/IaaS0mhlmeh6Fc0GMSv43gs4q4LTP7jdNfftGICf0zuqbj88xAPvKteiw51MBVe1xi1pj6I
Ue490YU4tX/wo+0p4hO/w13BZJfILD21AvgEM8T0xOMuG7rQBooNXNN4c6vAcLmQtVFqz/GIFi0h
Z7GVzO4MijmHvhW587fiaoo2UIq1lExuzOOlgZNAUy1lO3vPkes7WG/3aeuUJiolJpiN6N6AsrjC
NT+PpSolW+4TWiPnBCIVhwFU0JkGfeBrmVkx501HgDbW/41cj/a4riYl0LNTbwZ7kuh/pYPHaVVN
YDEhqNlJDxU0gDlzD+EGfNaVIOvL47lfMV/UChwTOlASsLaRsTeW4OM/U2vxKD54n6o+ktxtIhqD
LIC9y31LyuziLH4wjwTWJZ02ZtvENhiMYVLle+l7ZvnjmlEcge+O9kljtQ+zJbr+jg0WrGH/r9rC
RAiN7y5f04xalr2J/Ge41zbo/FIDfDVRJuRHw1a4CowSFaOzSHEEGee/e1DDp78Nl3pS+djLHCGi
1FAwYMTGaraCHwnyaZ/36VsGqHl3c7v6XAnRBQkPioj1TNFQINNQSN8K1UoeQkHoqLwN9C3fisp5
m7yFiEAJ5+5SUhs4jx9+bRXEDaQRknyyGgWx+A5Yy2bUrPzYDq9rz5YVGU1tu5ao29yxJ9Y7CnL4
XymcQd9XckTwMpwrz6O/PGmDcsjWHrWsa9aNBnTQdsmqfT8pFxWNcN9ZCPyQf8aR+sfPYVIFE9oi
IEztVr/XmRC0X7UMaz7OZLPnzN2CemhX6nCZb64aT9aHNCuH8CnlfIFRJfGEa4pa3+4nxIHkVNn0
X0YRxDV87gjlRHr9Z1j9oBjnpGyYm9qoKV2Sqp6243fGIeJJwCEaTELKAkTKE3qh9If3BITawb7y
zwGPMKgTRes4K9bvjFmiE5MxessoSoKi6oDeIQ4WSnsWBhADZ9UK6OVK4YCB6vF9R4iFfonMsmK+
TOiQgDCd16gPdzvJ4vzBBU2dJ800f+xBJjcwgKsQe4YD8MsHNYvvMvwV+Q9Yc06xOcuV/S3P19JK
sESHnEDkVbKt/PaxSvqNesWYsxP8MAbF/qHDOY96DbXshQjwXlu8lKu9OSrW7cWynAR3MVH+hYCJ
FP/biIzONCXj3prtQ7ZFjpiH/BhqVNxAePC0dn/GjscRPy1E8FH74gXFQgoKZHSWlvdtior5JgHZ
EdmnlH9JBNwCOcwPOsIwqFE29hJMERZ8MOpkHJJbMV89KyZMcP+KFPsU7wepAda41e0aZpZDzjIO
gk0wA3mUIne7oxHMeJIpNgaxZvW7LXEG2EHNspmCgMBgr1bzeERbzFr0kBSzpYkMSwPcIQF7Etqm
c3ZaZ7f5YtVHT4I544uLxfs5G18QnS1VeEuAwbnphi9OwwIcPDzDUBbg+2SCzKg5tI2Y+nuquKV1
VJAKxnkG87aoyv9fvBH+QP+xBU4Phs3z5pkHt2cpdZ3pZzyLnREWjfuunHkkvZYd/UFHaE9QnODh
Q/kds7LEgfpWQCZLFDkTojxCXjNxb4mvciqVG0UZFnirj3lopieeQhkPd/D4kmxzMCyeW5NGY9Ox
Efh11r2/qTUZgbwiFRTxG+oJg9EH5KnvFFlYnUONVRZE2CbgrFAd0DN4GvrrN57YSIK0zNGecAB4
SGQCBLLMuL/FVDK6IQXf8/UWCkSKJW5QRFIpDTgk/YEPGbxnF5gLnk5HJIhgX3IFDcC9DJCVA9RC
o9/ubtML/4mi+JhOQjQ0vGTDmyCj7bwXaaETgjXfrQiHt7OKD8zK0UPuQ1tJ7YA2y4x2u2l/rNT/
iQkz6NmbL9keDrTcC8waq4Z7hkGBGk+FIbq8pwHHkg6Aqj7DWK+/9idDh5qlNZh5Zo1sOWQ0kKUD
nT2+AKM5ek2QpAiasAbeKM42jG3JBlTSJ4EMwIKUcnWvwhDNGqRP/wncscQLUaWmFC7pot6C03ru
J20LTn9dNKHa6vlklJeKWG4ZYxyLZQZS3xeaQj+nMMYlxaQgqBL+rvfBZfY+r0fedCKgy+3E4/Va
OUzMRJO/Tce6+wh1YA5lAXfaJBY1Mfv4uCNXWi6PBPWnc+ps1ITU94EJeNmlwacNdXpvFrWJ2XM5
t6WOMupex2hZ9lJD/bXNMtYYxNP5rfw/RycsuInOKy8R0yUqa87NcLcOYMWHG0kdBviKy388/7d8
1RubxMUKyQuP64+4AI+xEbuo6GEVWAiidRwK9uoK9e34d4VtAVi+ffwrOG4HZSG37vSuVXzJVIEy
m8gz+890zJLJeQARQXvcHu5b8IkiChwQPipPOIOT0ZABLKWmwDA4T9TW5UWzsWGrhiuk8NEqC71l
tpTBlIDBLxWFBG694RAsCKosR7oLVHs2JIAfunT0Ir2lNHwhcCpnF4DvGkc7HpKf2gfqN2lbp8ue
AoHq4DbZbl8t5jtkGDQCv4WGzJ7XdkHsjIzzbhCJYq1NxURaQXwmWxXLo2faWZ5rAeB3bMu20jLm
k/g3soBZ7/mkbsO8Oc2Mztmaj0ZgjLcQfrQGeCZZTwaQPtRH3RNpfjj4sNHIV54C8EuIWMbygE6o
VGM9teR7IszwQAlz4/pvcw+sPoa9KjH+PbIgUJqXZp6qai2b6+C4tA7RcLFFpQlxUXNSDVIUo2TY
jDXH1yBmOJceizu2v0883leSZPSU+0rqBSediS9tJeJmQz/x2/+aS9x7WB0eQCzmmMfMUOHRUMGg
eDiZorIH5bXhR31qCMKWmr8ZifUf4JnNfg+vDYKw8iP14q+uHb22Ns0RUeHthj+ib94VlU/92V4l
c30ackGUckvd+XStG5m6dFUsqEDcXppNIZ4xYIQhNBeWcWX9m5WnEms4ZMCefDwH4rKZUuUGS4EN
WJanJtvdOoDxf6EhQcu+EvWoCJW5Cm3NwhwatstttrRkPDous+fGVJrcJyjpWIfOcMoibqy0pXRb
4Ev3EAMmRNKI30B0BBZOyMzxmz2/L4MSBpbVO0uwhQFhlU9zcHmo9/6VjqaFsZ22lPRL9TP+vJsj
YY3S2lMDg3DZ0iFJB1ybKQ+BRPtu4O49h4DV+Z/CZ2iqGcykdg+MTV5hDVuRTGrnNB4On2BjeAgL
oQJdss9OOujjibmoWTeYCCabf4mCnVreI/1iBZIbJE9hxmPO9gRYKYOgDeqoWCrqaGXTQAMimVxm
9cFFrBU9d+NuETJtoEDBvGqAcC05aUwFG1+/P1tWUrI5D4uzG8q5rjUkTNY1LmbjwGeFUQu/jpD3
f33HI5t845fWETBl0cb0/8tEf5hLYc2ZSyHJ595uh0K807pcmxLwYB4toZmX7Psoj2zfbM59qNAf
PmleOS249QWtkydaEYw+uECpmVOCkyII7FReQNKIUVTFW2L0HpezqXxXvm/MqLsC9o5QxDrLsq53
FYra6d5oPq+yT58srcUaJx7jPAoIu+EdiiG13IPJjSTcnelJeaaNtlYa7XW9ibfLaJNbldREm7Gk
46fyE1hsDLFaJYYpr5V8BBTICwO367PEHq0Q63FwCaoMRsl3SrdeCUzIWL3CyOieDALfYEmGGOmm
yzE8ib79idf8POWJEXaEDZadOFnjAikayuei96sZ2bMaiFcof5tDK3GTbi1gp1N65giB39DLr5OP
vFUGbgErAxbYsR+V0T4hwHBt+2aXENM85urrlRDyDRRM0tFCxy0spP2aag74QdPhWUCAgDuqPNHv
BReHBZaVta/VgHJAnS3ykdRcoTePfX59txNNmBdj/UG3I3gy35Bgt25WvjHd8ACsK6420M1DoeqR
8rkhc4E9qsHJcT35vYWAOK6UCLvdaPvRua07UOjIkWwsYUVt6dJYFMRiLZ5D2kwHlt+ZEJ2A+XKI
NKNCkSxqp1Hv9RTJYgXI5Q6oPbas7cfEgH7jnG1CvF/xsXKZu/M6chEHcxiMWlxjq0w/1U/007o3
b+nEi1ojg+Ef1GGA1FGhErDJrwHMfe2vQDDR6zHyjkvS+iIXxNIu8kwvEjiTaTdi0myusF3g3o+V
sKn20Fb08j1HwcZUm6Tof2HHfquU+8WysPoVZvmH7FuBJqn8/DpraPrjEr4n88egqNQOm6WJIr9h
t8q17jh3RQFqnvFhWAXYIouuj5AZqGIWkegTn/MevaytEkIihTCJOZ0orDMK/bkLCM9hskiHmtzV
pb0Jv2WIobHscr4Pgj0T8bsVuyBaN0JZTys8XVT0aE3tfnvtKxWbYm89C4P8qZ6CT6V7gbMVgK0y
REj1lbS6Hux1ciTg/OBtAdYf5/o9gJc5PefwinvZ2wFMkyOKW/caWM5gX6AlfhXPqb+Pv0VkTw7S
gFq5R0oIZ1D16xEZQn/TIQdrErIeHUd10d1fPw/GtHGyYSb9jVXCXwW4s6CNBOn2s+ZurQ7t+3wH
XN3V/W4T7inXKj9EfG1izGt99g1qwzQFuAtPY4l3v2eBtsFlh4gd16nFzMEa6vDCuXHVAy1wwUcr
ENhlCKlPMtdQ//K2Nja4sI6svAkVf50y8WPN75QgjLquvR1bs2pwT+hkq+5E1tSFp7MMBdDCmTmG
C+mkyZsre1BarGu4a1ObXxh5AxOoxhbdrMTdKy0KQnXL4E9kWkBQqoGubXK4o8SLPJVwx8CDrj/V
XLF4bOeh5u+7mN60OfDrRKtP5fz9GRzoDAh41JPwpAj1d1qmFiPUzmhhzqf3qZejes0dYGFfI86x
R0s0mtTpF+iRhXBF58pjWJ8uKdEbiC/bFnz7udTnJvAxmH70XCz6Cbye2F4H477czOk4m1LEL/SF
GuZgeSl2gSLj19MbrcJnHT4SPbqFf89z3jJWOdT7moKvSzN/cVJlnn85od2DYfmu2LA2Ss5WOd9P
xDYBkoCqpTkt7FA5PQmflA+S2YBWqKXIx20YOPdJMC7Zx4b0fSMvLvydy1czxESJA2Dks2usx071
4i1pUdfSDH5zwkr+0Y0mfGA0/f10pYZJSH2zeQLdnaswDGCZLluD2unAxjsHODkbcNsgCePA3HF9
tZ+B20iOo83cK9MIW2CYSAm6S9a40zFQnwLAOhumfXQOfl5Kzp9cNgWtQf4BhcSLbKupot5aG1//
UewfG0JkSsoyzC5nC0ytiBdkpQUX1nGW4jnTWxhW190E76oGyUo6YLMw/GtX6JdSYf2o5+vK3bvT
hx5VDRnbbigaaF/RyHvWcbT6KONHQzpqm/J5CX7shXbQOeAN6tEBgla4XM9fLuDYYhMOk8JM2TZ5
UQca4HnERRi+5n1GYRnTusvrL864ZT4kIKfRJHXtowcBCh3zphY0PZr4WRofeGdunHqhbImDuoVW
uz2qyB7pbPS7OwRJKib7AKnFuo487ZNZC58U0JnhU6VH1DcBvXmgXMymGz5sgU03B5inVCGszqz5
3FQA38UMKOfC/mpKrtyr+Ho+dDFQLZgCzL8s6fViiQubyAMN1+I4OZogfVPq+CFpaTlG1cE/HyJN
fbjSB9uRfo9IgyNdc3HtoZu/z7YwsDHTNwAfdsih7DwvfsEZFCfoH1nyBu4PuZjFyj6/TtNnMiMG
dTUIZOR9J18oOLgF4EdixfXmN8TBAzN4kv44sQ8dnTA6YaHT80bWsFUdZSGXTWYiZFf3+wE1fhhs
X3CycdGxWXREutGaGrDVwCT7AELLjyQbYqHfVONYWlDyQNEjaKkRFAcFAN6JyrdGJVNGo1E74o0r
Ig59gd0//QMIieTnKDqtEGQZofqIgUoiZNSAjKiTtUny6p7QLRx7drO4Q5vYhSND3gCM0vGwjLyF
DCdhzHb8bxBYnnkcYdUjlIrJr919K8aBk8LpNj3oJMhP4auOGqJHNvgG6JF0eUu7218FVikw5o1X
9o7vq8fhvqjy22bh1mS2B84r8F7mGAPpP1xFvTYxYT4orJ2/w00LH2xDrzbge4Sc9envFAMaGLwl
WrJ9LxzJ5PyAtcd16c//qlpJ3kYsr6BOLzSLOnwwGMpFnr1n3c9QbQh2O7hvR2YPoKtYv+Va/nLB
r3V9QcEfTwZMegV00bKtjjNagIP/SOBMkdiYoAywI079P9Mjr9LeupPY1CH4YBabqGBjUqkmebe9
DqMmz/G/4Ln2wrAIwUUv6yrmQlouFsjqpamETr16Wwoi65bvFCNWB7oM7C+wEaZ6f7IqdXzG93XM
vpX6uGYcWSqcphk6pqSQny2vFrUJQC6LEaWTEYzq/V80J4Yl8pfZsF9ZHKINuOZ5yKTe8H8RwxIw
uBXk3G22QOM2/gNws+eJt0D/jfcKm0Pn949gd/qsMIEacrAP1Hr+hDZix4LN0jWcHxDXIA2HOigg
MxG5YQe+1Gx1DcKDq8dadJkjiiErZAN8nNcsIq+OK9hZrwFAvv54obehFhVIdr8IwFaaDw2aKPvb
mt8Cp11Xt48dKWmvDYeP09YSR8Hl9ysYt7l95s9oqTX4zBQgf8lAl/AEW3sejSuqmZGYeRol378q
zvbFfRa5oBx0uUB4mdw9cMpdbOYl5MPAoDSeJoI3xbtCy2P2PXtbruRpugFw4XF9L3u9o6vDpNAi
rVhreqAtPwYBjpzmpVJ9bywrhjwMIJQoFR9DFY8ByXjz3WN35oIX4KD/25leIOmRjswpPFBhBB9p
iRxAVCOzop2aVfvx46z/OIjlXQ2cNZQIPVf0lG91mNI2XXB0pYejq/uqQB3Ia0va84vNOvcXo0qN
47n8k3hgNMhlTtjKDLUiXnZNwvBeEoECzpjVYnzrmyT+r80JDoufAbiG5biiuAihlbnDqGNv0UYY
SwzyEC5IFd6hc+1yEn1aEWsWdZxqWYigz3lADoVIUykXdxG9gL4Wm2yE1j6NVrqnQbqt+riWYUU9
DwFDGjJPDeqyuzEaVUwUspzsAlPAH6wILEJ4ZpYfbiDJCKBOpNqmWmvUi9Vrm3doUeuEXjIQhwIR
I7M6sksHm8+DakuTlyszDmh3CvEeCL00LMqh0C4LBTHWalkDthC746GfGN49b5mVwT/x/E5AWJfj
vBzuJx+EXbOaDcBrJgmyzs30rQ9XPYsT0cDI5vLa88lg3rl/P2+ZOJt5fE9QKTxhrC6qdgYewsEi
MqnO/QjbpzJxrKC2j0/ppmNKXoamoYePM5PsjdLRDanPTKJpOzc4fT/MfpywsJXT6uEy9BSPYOXg
48uaB74C3mSgaouTQg0xMPy7ZxXspaBmoMyQ+NpyrZ8stSP345NIxVqmhchRaGAj/OqcQKN/J4o1
uWaAyUvqivOZoLkzBpGwgQyAILr4t1GprOx8LS10uC2f347Qu8mRXyOOnh1RsyCDqpgQAA7x91w9
vDGraIn65QbmeQPgvQSUUPh26EBpAy8DOuFqjCKZsHYsxoPx+oPOMSRLa9ZbOhIGG/NmDsM09hqA
oy6v52BjSPkxEEJKHdd3BLzj9pdwq6jAJWNoiCP7BOYWFKeRFQcuXzYmNqzQ+ILN5BbCSxNCT4f9
UXkdUJrf2AdfzezKG6U17jF/k84EYgXYRU+56LRczybxLSoCMgq2vNkl9nEH03m5jPbbWanHV8QS
lMBIBZ9UylvE2uhqKE50tSxJjG9G6dtaeFvZW/pcNjY8QfyJDq0yXMQXD2uPVcIIHnkshQNhJQoP
qWu1r30q2fCGpukiVYY1cMiV+SfP2mSBUuKyyhLoY+KBOy9E8bmCORmsvdXiDV27MjpPMqTE9bI3
a9gZkkL+ce9hgN3OZ+lIm7idqYcFtAZinMgjw+G7VIvZ9IMo8ASh3/UbFwWQI3BqTrbghoqpOPSs
mb2tq42LsoGIlIH5uC4lRIRLvB66lphucS2pskVKqlKrsLnY7eV9Wj9T6SbKoYrkbqdbCr4jBTKL
SCsdcylWlHF4N4lhilhGyGzFB0kaLJoMn4nGAiXj7/ziv+47jCgKno+PgJqcf1BG1jhBLGZWAsSp
G3ykIQ+thzkfqAC094t8Kc0SO4twKYS2Lah2GOTjbcsX5qrjUfmZIATuuBHQPgAaa85bg6+H/iRX
be34gvXylrLGnXx6O21IgZxDrmEGZiM2JrK7GZcKHhYLX7BJVUQKF37znUzWQNy9olerYYK6ZdzJ
KL16YMSC2alyMgckeSU0tcRHHZYxgaCUlvM5A53uUNk8h60WicgX/j2xsospmcD8jYmiWms5rxqx
f2Qy4Y9ANqQ4k5YkRy1mTLXJb0jTiWboYy8RW40C5i7QCDkRrguVogdrznfAxyMUfiA+HiFOvjt6
Rfzxs7BY4y8mAveiQpi59S3waRmkk+DS+lbnRg+CaZqjwBnmGNbAHZSuVOLVzRJXb5/lVKxVfq9W
tn/cSFWFvQwxgbI2XvkQDDvAuy5Hgbe6JMYRVUgpV++a3uqOpyu5kyKQV97l+L9anfT5fZ45jTEh
LuX/fDPe+CqZNB0jrhwT++rSd3LmiT0EY5KYo8mfMN9onnHBRfAWej6BuCdKze2U656V1m4t6tKs
9tB0EbLAfLVn3fdpaeI9MLq4Rl4SX5pAvyeyhuYDw7qSCpucLYtiILovQJczDYw1jbqR/NRr9Paq
GxGF+sIEcLLpAc9aGs48SqwXRGxfRWauHP76iXKXf0MJcVpmOtba77NRYP58FENXwaxbFi3n2/NW
foXAUCFgDFMomu2xZhHNCu3p8ymjMxXXY5Z7xUmCFLde+RBNLU38aPIHjcTFpOcBymHAUNN/iViH
IhS2oQsUes5NIxiDxLQ76bbl3pSV+FtFmqb7/Lh+pxSfyMgCppjaqHcZIDZWc75GblsQjn5DhEgw
1c+8smmVhleh4EBktqrnZ2ogyXdHQap3qKepJauMQhasKNkNN39EelYkUu88Brp1ThlPvTdmTUdX
6HC9bsYJsbnI1wTRf7tKi2o2qsE8Tulte4kfbtn9Va3dWFYerN/Sp0+qjH+x51EQ5RVp1Kc2Tovm
yojEbLYKpd+Uv8VoA1CjNutY8DkrunQlFlUvhVWs4Bc7PCbb0divV61WiPN8oWFxFdlkDv1bJ0Tj
g21VsFsiA3m+4Rc/Fd6FXtYTmRc+hjZgXuu3MaCXEDdjTCU9r5KogPlzE+VcBTGso2q6NMbN/l1Q
xMSN9CGEOpCBXdmP2lcg1v44gaHz1bScL4sHamTp10lBKOFEZGtlc5gIylp0fgHc9IR2fwSXjhjn
s/lpDltu39vxJZF1Oqr7rX5SKekXa6tt2nvznLdeivN0MfC8enq+VbhDCrlo/57J3rc5YAcfqCV+
lKo4Djmxz61ce3wyWYX/M1PODooXZFkJ2Jtr2ksJaqAK6SQaOmRDdTYErdZtmSpxvjey4ruffr8T
TArgXnNvMGEwK0NUekuZBeFLyWlvsgoimT/Qg4dGc9lLprwgX0g8YBn9ae2RjAlhlwKSkW76wM3N
5BGwMWp15C8qBgrDPG+HHtX+hLKeC+uOwOmskypXrTugQwVz3ZRXdfu5u1Xo9xv642HVPjWFQqyd
Va2R70F8LjG4DffzocclL/Q6azJ4a4qzdClaEQzCj+3VumDkj+MJkhCJd1f6BVhsMUTgoQDsUipN
GNcG1sQzmr/rnPphKhi+fW52YhGeN6Vc/le620rJVzA+GltLc137feeOWDxAKg3XdZrGrxgmYj30
zoJpvSe503FkNVQFKM4bTsia9t7fADE0rzLACfWt85TFZsFACpfcCg4fKXjwrh4SRRjbfMBRXfWf
IRfVhbxkrrNlYpV1NIW2RJl4GIvpiYFjEaOdQmdWpOLoKqzL0BkybNiyR0Idd4EE/ZRgfkyLzEnN
65qPbYycsW9DOrZ6DhPA3PPiIOLrFwYpACRtrdz8oS26d0j6RliZ8/xyojTLiCNOV8wX2IUO5MWw
DYKTS92JPhHyVzQ2vec9o3IRT4zxvEDo5xNfJeuJr8a00vDiG8QFo46Yxw5B8MgRZwn2SxmcJnKF
7RWHEtUu7tWDglq/07ZeR61OZDovRtEIK8R64CR9hFhpxJPPNBIUVcrxRJEunSfsW/DWhlLBF+MX
ktoOG8fGGMKjqnr+hHgsaUFcdpFiQVXdevz3mZtwrWrwcPemYpqgxq1aVDjH5WmDVgV+bVNIPYgz
tX9iA9AGW0i+B4QB72RNwlTWFC3tbji4fB9rJfBfpIUGNUgmt6MX/q4Fu741hmfdmHiCZixsTpiK
uJ8G2i8rJTJy98FXdb2AktoqIU8tr4TdYKHNUB9uwPQtwzPe5XYDO7hEFiqMdQ2k21Ut2XZURx7j
NpRbz4/uogUOxU1rFvtnLdOyEbUC2CarEZXoatBLlrRT3kzqmBFVNlR4ntw/psHCT2cW+GIQ5WRg
jd3Ph9jwayCOwE5PAS/LwJdZolY9llloENpIClb073TiOTSzl2QlMCk7np/72aZAnASK+D7l8qwQ
JVOaOK1QDL1W2BDvgRqJt4y19AoTdsa6Qiq8n2MBSY9kVwhCbGxE/tQ8xgkxQaDi14wtPvTnKuPx
Zt6AKVlPBHJ6Tmz33gEqi9boIvsWpSVUEwmkzvAlGVyhOpK7iQx1LufdgbE9xHshwrV3wjb2emE4
Vppn2aC3IpAOD+LTEX1hKX9FKxoROgMuvWHjTgW/ezU9+Uh4Sw70WD0+HTZeY6y1SFTFG30uvGlG
X84T4dlrxg9Z9qMHrYrVsKA8muLXVgV8jk2aWlGQGG+6djPz9pfrf5WqpeigizrbVKpMwnFncnCK
fVTgeLOuVQ0D0L1KieUi8Ncl5ta/vsLcyKXqu+kKYT34SHCB7UCWu+yVpFStzgFwpROgJUCVaWjz
YZ6HNEoxb3Gzh0S8UqdCSjQ12yrbwC323Xe2LkeO23IWuHbYO3MYQlUfk20z3fvP98hf8wyuzrPv
S85L4ij5sQKXkbPjqJufUXJSdZZIPQ9+2cXYYOvYWxOFxFvoHsI9gJz0klryeKOq8Mhmde89gxF/
zeOcHcEbzn4QDkqjKlTTw+l0OK99pvZ7i5glmAYNk88CqKSw3bGPXfMwPb7CVpVileAe4z2vjbJY
xJgIhR0pszZaL1se7vBB1R/RYM5fJ6EZ2cjumLTwJjROjQf92qRPVvp3hDJEvGobnSB5DghZg0n9
Gs21FcitSQgC4vs19xJ5kujUf5NeBd6RyjibUBbo2dEuNfMEHfOJxzq1Z6rGoARxwnGTJIvdLEBz
LUbxlq6yWUWKVyc3SWbjt5QAmhebowGip9mimDnCSFRf2vCWVV/Jde/AWhO8BkXkUoGc1yogB6MV
D9P/howzsbXhDQ4/asko8Dmm0cYbStd9EiW0Ys9/7ZDG5sfJQvuzkO4dWjG5wufo9ddHnCgI2Su2
Bjv1cn5ADX3gmsQHNgZggj2eKk2Zv/u9QFo+EqaPM44A8VgtVQwK4l/EBEq96zqGfnsScJtGa9lU
B1b4EWr/+c9c1xIP4gXRYMG3yLO6mdPkrHril+1+/KYWnuypejRHpbw7zQBn6sVEpXfIB9THJJR/
g3p0RAnb0wO74jmS9jcb9cRFkd+cc2Ykp6W0Mfj6FF4t7xDDwrzpDur6ZPAXcPH2fSjqGYHpevNP
pBoPlILYz9bKN6p9/PuzNOqqDP0vCmk8IUXy+Fe7HufEe/zL2JyAEpKddRwekfh/oADJuwhVoEz4
KXsM3/OZYRdsmSf6NQJCxftP+GDlNdmwgHSCZUGnf/SjEW+Rp7ID344V4J929rGgYeR8AyOQfzDU
IKWUBhVts26IJSgAslL1h7ise1dQwAwjC1nETnQfcA0UatjgyUEC+TuhLPwXH3NMYpzDX2fdBWvh
Mgb8YKZNtA6/39Hr7PtYLnWDjsnmEl/+cY94EBFOP5+OyaLJ57c0NYRcL3anoEetHUPduxdvLrPW
l6i/repkkTmyorBbcTY2pWhhBZN6zTaBqnm8konR+y29bcdRSIuJwWU6ngkAzAw6RzaRc8jkFQk2
tBVvS961fP77+B23lW1d1WWYWiy75/7W5b6C4m0TuxwIvGsVMzTJBQuyf5eZyvY0zuWL2MMn+D/O
og8cD90MzZrsBJMUqt+C9YZweSyAX5Vd3x6kwMUF2OV6xGRPuUr1d9qND4yEfYnns6fLI4c/PShl
R8Z/bvc/DQM4GTN2EsNvqUWRFTh5OtQEB+xnaW2vj4i6KuaEaM993FP/KL6VgrI9+1A4kgSYKt5h
H5/uAbTVSnQjkn4Y9kwFQusxMJdHSjd6tESlB62IROSwbZ6/EhcCW38ai9hhdFbHk5kbzd3uP3vn
m+h8SO6LXp9u4sJNoa4fAeBwTh3uWDP94VfrYVgXL/lxwx5xfupQGtYfPli5i37/9Xh0XCbLJfn8
uO5CD2VO8YBRvJ/CqWshtmPcOeStIDBY4n3bbxzAj2hr6XRnSgN4hJ4qym6VK8EzvXDg8SEUVRCm
QY8RJ9gI2MMFl//BBe57K6Iyylk7m9hlScPX8NksldWdU6iiOlp1E5cPri+wq2D88fzRlvlbufno
ikFTjTTaUVMYyUtcJrWzUP9nn5aQxSCJXMYebYD1nU6D5Nu4y9f4SbhUbVh4j78NrF5BfXzm+d/w
+H8FmdcxxeluIubFQ+i6N+KJEHwAP999+1NlSmpzlnmXmWee5Ip4qDmazyowYKoEWg5+cHZGi904
gXi+lDke0Phiq8si+6GOh89Pz3pCh2wXwDiWx56/A6R7yx2wdFN9arvdzuw7suR6ldsL8jBiWPNi
QpS8KtXRQjS1X882MFq3hqTYQQbD8/sDEsxY4hVhEoKxNGXZONOXc5Trk3QzlpsV7Xd8cLvByjEt
DJuo/tFV1mIWOVWea63rAjtvLuO/pFzT+YqFq8I5ANBUKh7+TwdASWz+JX7BiU0IYFwEWj03d2Vc
r5x/wPbgoM9Mcc5LU0WgKV36UWLYlPKNu10pZR1tTd3BAqe9MVkVMeXXVp6fu8ue312CD4tx7AOh
fCcn8qXdt8XhqQIxi6gGrZTHq3RNYwfVTK8y1TUXq5pOIsO+UP5fwmaME/t81ckFq2lTpQvBaHGR
BaShbd9ZQE1xw8nLOJ/dHxXw3cOPW0E/gpJc6wyn85QwDfVqsztRHhCExUIWSEEaWXjjkoZGPQdN
JyANe1WtEp1+1R/6j4l0XlrVHaoMOlj9ZUmZJblQXsFgz7Xgt81j7m7JeKv+ECVSZMaXjchwftQE
VeUKV24UXNYC4pezxs37wK8rpfAzktRbJrK9C/Qx6AcAz8xfZzMMOzsanUqbLfyN0xaHz5pEuCvz
/UttSk+ZKwOn59L3whO6w7M1vJ2k1mKLVrqqVQpBc7SbtOUardLQrQwxdYwQS46AeN8628tWqFnH
sPCMQlEWZR16MKk47Q/77owmbUQlA2CVnSzjcw8nJxAdPnb6W0wmCAUW8mFYgMh47z7ZmG1LETjp
2nZlIyT0OJCPPhpQfo4ezB6LFAsIFgTdty/T8bwyyTmBQURceruL2PYrWsYl97pnZq6DYDg6a4pn
khcjvDIDgx9X2/4jVUMBwyfdaqzgbSFy3azK7qpwXLcxi0cqBKaDE8HUb+L+eHa72Lw9aIFMeSf9
iNQDrBWQUyuVrPrGXYEZZhn08FdlRBKmspdhTDbjQeT6NxgJ7W1p9U74O+Dys/QbD+d0TcRpG4l8
gj5E2c6pE0Gicj+kqS21EN7g2ukOveM3OVP1tG77crB8C28E2+pQfuX0MOCtC8/QZdxIlMAyeytU
C5PsuPAB9pEHIdNX3XQp9oZcyYGRKt/nlNH6J36CgC5Hwa8DjervwtB/NHyBPHgRaY/A4QHv50tu
faE6Ysg6hZzIVpTeHrB7LWWAxuc8ra209lV6GPbsKp8BD4XrrYK5qJ2nQythI+U8potC7Ynz5L+j
mp/nRVmBQC5q7tyhZBc/P4bS+hPdvkoGC6kzpBaUyLqHIM6IaEQQoZJu8P9gBocFHwed60+kK+6R
XthcPs7Z7hrjWHenLH3f+3KjI6Cu0mxBcYX7Pqc2WGoXDaI+EsIv7SL+VPC0ML0DFVyhTPo70Qwg
+oOWfTWFIE1PADQD9uYXI+gBmMPvibvccIATEoPJ6mt0OzLz2wXsqJrcLW3Q7Y0p6NIjfQ5wh7Ko
8HN+3hLV7s/IJtQKqWlHFlaFwHaQxQ6FYeypH11QQvM293BGWALACvr6eJy7Qu/SL0FYV2fbUAsS
J0eWH9v3XEN37kWoMp9YadtrPoWfg5zOXSEY9C844Vkgqeh/FMaTFBrFDCPz8ItBtZBYLt2PjvdP
QGXWVQEWQMA6P0mnX8qGThSiQYcN4O1rdqyJejD6ObsExdA8bnFLvre71RblZVZDnMWC+5ZZUDnU
sX6WFbr4plEM8FDYsWze1vs45I8OqHEPSozaqCLMHRim/OiNUxsZW+ACv7rnkb1RXargdPtRVdpX
NDKib7IPJn/F3TQMoO+j8Yr1+SEILuicyyk8Pu701jdf2EGdguPE4iTKusneP3III/EmmsXvzcuq
ZKdCSSWgrvOTh7GbMbkFreB7BFt0s/weIW9soUiK6Dw+JVZb5M5RoU0QsbaqM0KJ3TXOvMjBOOdO
AgJgKPZwnSjwipIofwl3Zj8v9R9NsmUVipMi6Pp8G6eo/5X6C/m2a4BiC2ycJaNpuWh6tdes03p5
NNGTJtFL09fr/xH0+80X39AsG6+WP3RHRrw9hzMPAvLZhUYOlLYZEVp+ecQkVC0ahsa/tSoky/kf
5FFPcZTHnpHutqE8cGR+7MfgvgXcmAwY7p7rAdKomj5bEX3itD+JDOKBf1Ps9jNr3PhF0LFi37Dd
wwHsZiqH35RmEiQMfMmvzrt8faJqTa5BJQJDgKVJLXWrQYGc4DCf9q80NT+1+6JnHjd59rZhtjk3
LkhKlyifAM8Tc71wYWPNPCpsFc6jJZZpcZdy+GJNj/ivts0HAOvWQIk5yuHDLzE5TCfymcZmKLNx
5UHAaWPDRmlQSx2kDFWyPUbTbCkJL+OCal1cyxVzbwepKmPK0/nC2sKknfd0bN43vY0NTq6cpQZ6
mEFvLnyLPkQ6IfMwvM7UVn4s9LWKVwwZgxdgD5OdLz/JsfDxj9Z/I5NnjGAn/BvvxN0F+QPlKxHG
ref07QGwyhp3KZsCDWHvaR8PzKgBhZ9tgo0bwPoCjKYIQCGheRZfBSyWQEkvwjfkeSKHo3F03vJi
5tDSB482NC9YTTsyf/KsAl+vSwZU1XUK4/jqD+dlmOJ59kK13KueQGfy2Qm2RIN5sJ9lZFiqNOe6
o+di5F0boobKoG3Biis6Zrhm9BPeNPSJq4hl07zuy580Vm0L0eHzmA2PBB3tjjNxqQU9QgNswCCm
6WbdqL3f6Gk2bfZLHOU4pK7CZXakojC9CkrjpY4i6mkXK4iB/UDpMhZgOtmwYNy7HS/2/ToL2E7O
dChEC+wvCvEJWcMGYvMXpI4dybGYi5QOOf/DJjDhK8JI5M5O6aOqYzEUUuNUmKGxAjHssDy4TkQc
q4WPcT3twzhEvNgqwWYyOXgJkitMwU8JkkfSqntjQwW7FGKQ8NwVqBWK0yBlnpZEKTY75F9qD8B5
CQlszMXG1n5vG7rbZWxO9mAoHkel4f3JcWcpIaYir1uj7KksTgehhkrg4922ampkhMnLsR3RdAog
3I63yP7ZwXIQAvnTEd/m2+aO1cx7wrjpRG8a6QbL0xdAPpVsXP0ZnFIvE8Enun71W4Uwse9r2TYb
DLFAFI/ZgHLWJgRVBO4rUFMj00dlCAWaPWieqXFPmNL1pdMnIYTv2kItZx9z4zLhDTBLfL09hg6U
oKGlbieYQtqYk2uKGP2a3RwAR+r6NzCuJQvKSUCqWZ0YIc3AHhCFclaq3HiZGT/rY8FWEXD3QKxd
/X8CPwUve86EsV6MHPRFA/tRhHNPyy0Lt9t4Zp/UQ58+aXFfKRDo6vTIjSdo5vyCPryd3z9gQcEi
7VnmpKdyzBuEzUc+8yGs25YFwe7ybrMwW8ZeZ03YfSz2OTSttaWSmR99oCPLH7B60y560CzuHuHE
9Nf8UbKtko4+WVOm9KQY+bAmi8c9U4yznDOeSkmUIR2IcHclR57QKuQ+ThUt5QP9qPDmupHgkNZ9
Va7w26vjAHvUXMICjlycvqSxOwmI19MH2VW3/jK4RuW28IqivFnhve3Hf9j/e1W6BurO6hyVc3ez
82Dr6cn/s09js3CpGO9zS9DAKw+LbjfJPvoJUmThHKMa4iZDPVdlcpATu2KzOyzM75bEEAqv51jk
LE1mspM5cfRue/0uREbHQo+bd45p14hpa6SEjWVB9SIZ+dC5rs9aWoQK/q7jXD6Wk8ysXrnArIh+
w3gz975AUz/Tc+EL0vd0RwaHzQ7azS+yrYv/vnikzsinIdpffZE66goFMRIZVaw9p9Z4Y6NjkQBj
PBJ6hlysLVVOtEfYVWc0jrSraa9lN03xxo+O3L1pV0HctBSD8zwhWHH15TMlb/RE6KjVYbb3sslI
zlm/FNJUweqOGRDzdFITRQmZpD8JncxHDpIkpYemsEEaBeQGpNx/110nn2GzyfQEUIU3g8NHC1Zv
2tZ39WvlP9kOSYbnKs8HnfkmTsR3VfT2EjJq2Xq5894hUMRX23DqYSM1MbZP1y5xc+m6P5L2okKg
+N5X83ULIh0GHRSDAqBzDEZ0UEsLdIMkbqpKwXuLGplp08r59688SUPk647zgJRGQ7oCUNB5nrwu
36vNUl3Aq/hEaP/a94edUDc0RA/UD/jdhzwY3xhzVHEYKMidE5yJnDozSd0coP7kjdOXsiAoAj44
tc7ZEpCsetBzMsUzxjh1Xz83Bkn0jlhnxAWsDtxylSy+6+EKQK/Lzj5OrkFNsFMyCh6khMGwp6CB
j4EqIlzaKxLP5is1k+z/+Q+IH+qmK4ylZTQJppGy71RuIhQh4dzuUXVpOoieD9dSFCs/URVCzVhk
qRdhnFYl1f98YInwrX5LsnM6f/VYI4GmPHbK1Wti4w+NGyY63L31eOlos7Be1T3TMrH0dXpSsoQ0
UGJ3Yt/aJeEKqBv9QOIxQXD4SgpVy49VAxAy6HrOQyY4H5tW4tP5A2IE/C8wkSVUbxxGRAn/9nWB
GOo7+QGsdb+z6Y2zMcQpcsoJtUXZWG2BavO9pLr2Q7mnuu10kHzLkJTrBZ9ZPIy1aCUkUMimsjZz
cDMz9nI/ZTcPn1bpUR/tVvJeHNPP3NyfpDgCAxCOzwzhpWKoeyaNEQ1bgIJjRkvVS7pIMMCEL0e9
JBzBvV63/8Eb0LkxwO40h4WjjJQajZ4VLeAiTS24WBGWLdfHbND+L3Opuveq0jVUzw8ZQmzIY2Bg
TouC9cbjg0hU0mgrpwi/xKCzAFT/aoM9+8PSrT0h22lcw5DgcA0N32/esUyLiP4Ha3GA+LvJvcgP
gWBGOzx7QZ/HtSiuJH9WpGHbZ7/oPTyezir0UlBS/Of2KwS1rGEA2PncACC3tVw2VZLdJPW7RVFW
o0TnscuoDe6plV9qSF6e4jESERmCWDtVmT5lr43ZWC93KOvWTm+XX7bROMC2T/lgnCShKY8U46DQ
sHLUhSnLtlj9VLoRjibw5jxu9dzQqMX1cNLCSlrtA6GHHx9vXjhwiT8HH/rE7MceyUaKj5A9n4b2
a52Jxk7l9cgDoLW8nkeeUkUZ9BhyrKApjTCnUngiudIHXL2HZGXUNcnzZPfGf5YuGcgTalRf6GqY
NGmfxcs0VMKQnJdvHyCEzp2L8uX3b5R5LWxmOD26FLBiURigv9kGpxARCfW2crQqG39EjnjbT84g
za1P2FKCiPZG/7FpyWs4f4k4BfznHll+Ruak6sAEg8VcYZsxs6uaW6HxyozwISGdW2VKwlCm5p8p
eo80Z0G7RWyebAY2dz8azknrpeCVn6HP/4zXqTLQvxJLi+qJ3aGJFsjKgaa1B5/9jNWqZFEjUuXh
gYuBhToy3W/bVb6xWGXslifF1Fd3+8WeR6Aexrg9Sm2rqbhl5um2mtnmGjedO9r5ceBozbLXJXG6
mLtprwXnvIc6HaR+vPWF9ko5v/YEKCCRtny0bNf0CPTpuOFiOi6r1lZSqB6nxBfSbsIrtGRxKEMb
JYpJzwJHor5rf9J0EVFNJV0vAgt5jBq3vc4xMK1IxZMpPxk5weQQJwItjejoAsZmavs/gYf3GzVd
Ae1k7Fuqa+xvmK5O2MUk4fzMhD5I6666YZF/s57JDC1e2jw2h6A5gshuMRMWWYk1A2LxtD5ilhnp
izvdi4EFSrDy6hxhZZKkt5mDMWjOe/S8pX7WlGXiOFR5n5z0n1O+za4yKj9VwT1gkgPZycifyV2C
XWlT5IMSzI4ZwIZKXPfC+F4AduX/qJd+b9k2R17JnBkgNlQAGD0/74tUBnTi4plpa/HfHkCLhNDD
t6ttZrg0UT8Hf38PrIP5niLhz+zmZ9ZWsdpr3a4T8A5z2LBtH7EyVJ2M6+jTftYPHg6gMAjiLhVu
xSidr+xkJX1B4xQiUti7iLrJUj/6W3LjTSZqBdFOs7UHkWiFvQFPp2gtpwHKM990+xI+nieOi7iM
VBl2bqAqEBdWMAI4y2ThUWU4YeJuTomWXrzWP9JpiF3lRm3CTC5gH//6lY0YhrnhpuihOrgE69HO
6jS3MVuI97blzL5ZTQTg0R6lTmQ/IYH5L1cvDUh0/QxgNNqA07gOQEIiI13yxQQUZ0Gq35B5MZ/q
rkAcscyN4YriGVORygOTL2USuVysfu1iVoggfoxa2rjLiHsvb+JxVRgYE9F2cl8bRZn/AtdlQ2hm
8sRcR6eHa9hQQ5eIdUnizL0cxixFM+LhMgGqtEmv7gtY5X8p0AW8SB/WtA41gmy0iDp0vm3NJnT3
75jnOvs/QjplzCBQp/z1IxQOCDE3c7XPmO3ZbWDiKwA9RtMia9iv7z5hbodtJsH9UG49XCeM78sk
F7KqRAkgy9vbmZH+YgHBxcyOrLp3Fb1Mu7jd5PivqaQs9t2yOYeI3APvRdmnFtpyKYeZbZMNELPV
lQi2O4kO4hmL2U80B3gSwIzFagI1I4LnJ4fe/x7RAzEYyDRU4jTv31YgHDfA5O4d40WhUpfYyHzt
9n7IZVDNNrYTyZByOJIZAooDxkHfFuW7n5gXJYjeI/FcA7VibcGYbB2nqXKMgDgQUwFRAwmEiHys
EPLwSkd/prPEHMYrSig6V9VU2IvaK+Vm1hTedr4Sf6EV/rkUCoOUKzmPx3IKqqprbSWX2WFZbVlH
bDtiUyLVj27rC8l3hpe+syCX5GewzSKXt1Zn2HNE3cgxwe3nvqTaimIgeTuJwptZfy7pEYRbU1uX
zjT3WLT15BtMljolSyrPM63x2zI6xhQqRoC9cFYzj7YN1Hnj07gdU5x8yhnkHXfaY6nDDOPs6JB+
idPAh+SDPGXFkayV1J1J/yzUzHE4GDBLkWbe/cfTe7FyKIikjxuQxawQtIkfrAS6YmEVnXTI1WPr
9mHnyuhumZFV3zHzXC2ANTRmhvswoLmKFkDkAQrsBjAkvyQm1e1EEZSeI5dLF3tneLH75K+DJBOt
Ot2TAU45p6GxVmjGWxS+er/CmT4O0ZrNwPtJ4cRJrekgvSI3OljsSIB8LjLXsMVQDnj592hwYYH4
8yaZHmqRXsPXb2P7w0cwr6YeRRv7bOsw48EFicYPkbrJvfeG9kUiwGaJlq+96rUnMzE1bKRJ1bbj
+EIiiVMABAFAreTeblB21w07wmh1+uuaaKWXf8N1tj4CjvzCayOU4tdsbqNq0Yh6lIBCymdO8LkH
51NcErGO+5tpknxzJxD3rHq0xAMSZ3mOqUWKXyIwA2cOF6UGAI7NTCAUcY/t5xHk4N+FLVW3k6n/
TfCOH7YaVQqI+n55bAJJQL8Nw11vUYniD6lC3RpMLy+UEA0ClWsY9R3Rkv45J/YCyaWF+Rq52YNu
TpT5SaDNmxINlzO/H8wEv6gTH+OSXGiYDJjeYE5rO9DHZYCv0/xDfh8RpPo5JoBN8uZxTAqIEVNW
sb/VwM0zhyzHmbSka9mk2D27uMiue07LhxvdQsR+NJBP/6PDOK2A43H/L+YQleZCK39gcPttWfn9
g7T6ZCudnQB4DjI0OFN+gB1w8atzFMb0H154LrGVo4VXBzriQMx+MF5Mm/yg0BognpwtlNUofQgq
nmRLDAfvCtk0jifQjQS9VGX14SVYmeG6UcYhli/I1u1kN6qhAvVSf4s0A3a7K+jQCipt0Xlk2mSV
sckRFKqhfJRBQorC5AThDEAg59WDpBZDdeyhzRcfF/qJ+lTkBEm7WgWaqvn4gjbZQUM+YpEh5Yfy
EnV8w6ZLsxZKPIxUnUXw7RkxnmjT65EdX3NE8tBBk9rcRyXcz+Fil8Q5cYxK7+y4DQRDYWvYasxJ
DFW25VnVdZwc2flMVpezN1ngZpouhojr+4Suo0dK42DHLLFGNe6DUO2bDLcqcLU5fc23L8k4Wpv3
mWIYl1KrCL5dKy4C+GbCouhKoZKu1KdKCYKEB8rC5SfUpzx2+CTBaqL1cDWus3Yvj7FzD8KRGtGp
acbFFaNTT5fn1p2QCAj2H6UTQUGqlMrag8e2Rq/XUoDMx1AyAVIYB4R4Cxrb6g6CEZ7ohFZden1z
IHS/CY3Lgm5m3zDSmbWrqC6fdC8faKT8BCx7EM1lWTvgsgi7OFvntagH7mBdeunNjcivV4pYjgzn
mHeZPr6DeAl2FhVYT5XikylaFj0fCMy9vXdIy7pKjfPmIkBSCYH6dU467DVMOjnGa1Ibhy0Z6KDY
DCv/br7SLJQnsHlAmaPhsHtql0z1pzfX0wriMBmFtsWJmWjDB7tbKNwwbJjp8w72xMxG3XxJZ7Ww
mlwRGQdFgU3zhO9D0LLkthQL94R3Tq/paq4EAbf6cZkOH1Paml0ld2yCwM6SN5poQzdVfRIQUiSI
t6brf6GaPKFW57hKKvEmQB5aADYE+HqxSgrUJw9txOv3ll5AaSMwJzrDf0IcyO38reywHdJTAHvo
eSlgwgpJM+qW4mwgv57xbWb/hgetGBxShY/I84w4uEVCfiQ2hnxbclBHBbcyTAeDrHpXPaevFttI
uVK4kaEIF72EU0qInaF1979YoaLWBDphI0aDAyI8nzSEE1gvZI3i1s80ZWO1Tjo5zQCI8JF1WYXU
GHsIPtTKFEN0HngoVI9f7x9xJufGTR2iM0bzQdWOSw3ohJzT5MlH74+jvMB8d+lxpMowvyqsUHNq
p+r3PneWfInBfw/0KlQUg9hIIeS2o1J+x0PoL2MMhUyPOD9hPru/Rn48uvgGrgHOwugdXa249JoM
Yy+2NuCQNJyMMgQzQWXVeisgaqCeDYvP8i1h/HKx7qEQPTwiI4l6cUTieAm6DY1aDc75W3bgZzJq
JQGdgkR8Zso3n5TUHA55+osMcPhn3R2DYlBRpbBA867Vvul7ZEsF57XPjhD3MOhpH8PBZxfzc4Wl
OmuItVqvaPMdg7EHMChDeY2RPepTEOvlI7qSiKKVU8M9lgFiS18AUJYE7K9uuPOw6WpmD8PQp9EO
/D7gslu3jyFZl57PU0QxSALIcGLRhaaF2jJ/Dd7zgGAyB4lTC6Drw8IsIu3XAVesicpW81YHrX4F
vstBZnOP9/PEVtN1iF65hETpWRbCTDZ/tnIy2sU3wW/Mz6Y9I3ieIYIOeC8RJaIc68W7Le31S8uu
6f+ZUGGt5lGaHlFVbbZ8k9nPiGxgX2DQ4z0JVaYXGrAnJYVo2WiwV4JYeXiPS5/Pp7nu3ENXkssP
uo1asXMPn75EphlhOz0cezHOnUpPNhcD5kK/WpWlo5D+S0KVvSdyt6CD9kcXtNfU/UFqbq8jZgGR
mwtd3fPDxTNAvgq1VBsFj7avcBAECI1+ANEgD6r+RiiaeiC4fsnFUIRTMx3qjjq0k/AvVnQbUoLW
gxM/2oMuCAhcFshCTJJSffJ9qPcmSF+egGZ52zuX6E9/IiarbAycP/JTIT6LIl92JdpFgh00oGSP
nk2S+nNgonB4XpCKvzDEPzjBuw6d4hL0bY4UPlT4G+QeDIlpgepkJtOOYFFGn7S4vRe4TSttBMEs
r7qaoQx4R6QtZaasTOBWaM5mMq/Ayi/vBcgQ+r7dd6R9rkE3kWKX1xyuBGrmHWoNrD0rS0f+si4w
cnKcPyyeOUt3PogwowrgmrDgf4IsMWO/JANoKjGRvYbzfVcghKTTXFsN/rSR/jlerwEc88J5DmWg
4kPLdoUFqWteEIoIpQYcTloAcFA5zikmOKnRsSxfWB3g85XZ4hWvt7DlAP+0dy6ys9xBaS+YLaCP
ATDVi4rXciaw2xxZR2i2HvpJHVjv6Rn9AQR1D1+IFARSvw9z+LI/RIvvvZnky3Yctzm0WG4stL7R
cMc22Uuii9nfbyDpvcS8cY3ibpve7t+FKDdsmQu3yHyPIgO2hHvp7n0qSDXD/tdn54Lve4BO1Ld/
Lpouso3K2BbS7ym9rNTeOhdqkJFALcIz6dOnyOrds4Y89J5igtsE1gQ4lq7pZbRIyqvr9fv17aXV
YXpYGKoZ15D0emnZLwVVlnoGHm1+wF7kkHIlC4DNg8B/REC21mIfU7EmUVVO2aq53r0DDmW1i8Hi
YAnRsSI8DOA6ki0BAotdQZf4rtUIyHW3KTS8VfaK8Wxb2Yj/UiYLOs6+TE9DO1Vrq9KW1iYOWqBH
lQg1GxDGwOcRkMlyusDvG3DhetfmXD1yOacH95IMEs8JKakZ+i8eVrwi7j9/WwX6P+b4NZ5bRKfR
Iv+asXFO98/AShoNBWG/+XWooWHpvxEl0CBb0wJqLmx4RPu/enc5Xdad2omKttOD0X8ddJ770P6C
k3rZiz0tjuPrNeax22NWSfDIz9xpisRg/3F/yIUHi0cy/v55oj4RVluWA1cTHQx9g6yJNvbf3O0Z
CrG1pd7t8vQOFMEipQNIxCzSKV+uUdb2JVrlXz6cBixR52wwAz84s5b2b0IGoc9Lp06pnCbNAY+k
QpuXNbCOkELLmUQVZTLGxSKAcKJ9X6N6dM6dAvhQ9nxBXdInNXchGKJm4KZb5UVb8ukGKEFM4nTa
4E39RqZvEJvmxrxfv945VdHqEDNQgOnSlmfjbcfBauBPE6kvbu8BQFV9nAkAFyO4KuGZHO5q9d0A
ykSzB4v3iRMmNJRoU94Pw/amzOif44SD7uOpTfUACbgmvtr3yFy2/hiutvxF/hNVQlKSJe7jECzo
2z0TWQdJfSaLq01mmx2HH0pMaShd6LcTCEso6BMGPp68rytzt4SkUIqQULGGeq9Hs6ZZMoo/ps0n
NOd21NJoEuBq8rAlV+OO1XvWkgLf5+xgK2de6O3T7fYndQbN2xcI+GAvtLQxPCGRsjiNpqrWWhKG
kysfPGa3q6hEu/bc5L3CTFZAmxdZVffdwZlWx9Pq3vj3fZsnuYZCiDTMYWX4WEj8tFd5JA6TXJEM
GzGTD4CnuIhynDMYx/hBYMpqYzLjag/bvfL9BFgOwvq3r6661mY3fvul0w6GCQKasQwYDZ2jBE6k
KkqnDAupC/tdqJTpu+IP92w08Djq3nE7GFLs1+ekUdYynp5rbyVKlgoZu5PONGtkepaeqxblVe4g
KTcuh2vEaI4x9Z22s97YNM62LHQW1fwmkLZJXeXZDEDya4hDL+RFHZl5bXMj3gqIn+mLXQ5kueAj
l5t1hqOaKmqEouuuHEGYc00ldV+KOnuVt0tg6PbMyGbro3oxNEbKWH/EickTxr99FirXK9KXK8QQ
puT/+SMQl+we30TUdngZp+heSNDIwMwQjDRqeDnvn52UewQyFC+4r0pQUfmfs3BAI2j3YGUKacxZ
INYAz63hGqfaDFaNfgnmLA4/8qbyOsRbdjGc4QvCN7LuuEc7/wjrmE0oWfdKzVh7xl45+4OoATH5
dsVXyXNiy2qCkUMVGLA34ESzvxfrCaoqVA92DlBV1VFtmi+VfGVrxlv6UhL7nZe3rpQ5L5MiKSfB
qdLZTP5YE1ufTqQkTd7L5cb9UarVcdXMk9R3nuWFgT46OHOqKFqGbUGxhzlQ5CdLSrIkGMWkOV41
CRHi3WeO38wvf0Upo47rJuauzYe27KuO8YiZ0jusgJz7xueByiEu/W52bBhDODb0wMeK6TokwI6h
HmXtDsu4tJErr24XndxGhhHMxgNHnX+4TrXhWHHrxZQBF7435eccnv2qYe5Cd9HCzpHrofZJsbLf
aEKCUUIKvwZyGmDIQKaIn+hYZxvoEzN1zuMv0SMYuTrD8LdZ0MF12dSnLgpl24+aduF7ixlxWJRZ
Tm93/BkJZ+HoJ5Tw0n/SGG3w4l4yPcSPSgl1vKUYgYK6b5k3GCNXernL1thq9XfY8mpl0vCkf2r5
Xk/ORZ257vzGR0LxYTNw2kTs44wktHz9VE/bUApyUClyEa/cKadKz9W+gFAlRrgtS770VXumi+p/
nBKPzGnNGBTofc5KBCPQd+KG2fjEIhzUwy45Hk7NMCXfnb8hPhNAER151ybjRADXpNq2XcW6EmjA
ZlOc4JOfiuNaS5mLVQqNzy5IYVpeCbsXgG2Ju3CavdNiDMJRiVqUBi8eivQ2JdKpmMmTTmOu8uB7
8Ity3fkZ4phYALtMUVbHBnoOCQr3Ysm9OLEKCTY7mgR6PI+7kWvarY5FEa5ffWuEBmUL/5XgOBeb
LJKOXwRASP5H9YbmnmvJXLHPBSFGSvKyT37AJLZuOBl8bHhmPoQOHGYN0Owmj7flcgsEO80+20Dk
tZTG4tpxg72VCPLbWp0UECbm973dgo5Dvzof3mfVpnwDq+ygf7/MDHqxpt4XOOeNzjGLWe7jlCyW
SeIut4KTzy8DvFMzs6uiaSLmM7xl+ZfJc09tkFMycR2LmN4ELRmMSKVJKgy2T0XbJiJy/3nWKQW5
o8JVVXilYBGp1WTdep+RCd0PqYRzaQouoMUNT/DtcijauuJRUMafdJ4pmAGwErdSs0bL/qSwyAG8
z7eT0mahH/cIgf5r6sjHisbQzgGKcMqcv/3tKP8eaYEz/Y8dZX3sVDhEcDZbdqSG3hAg3NyGxIk+
W+T8b8CRT8JsLBPsYuA8a5pcZ+MHBKMM5OyYJPIBvNkS/KyDbUxDNApdmGGRoI8o8J0KjN8duF9a
RR7jhL/UUmlA5AQBmz9/mckDvvmqXRKA6LXU5TtxiDIXYvpd0i5q4fgazyllmFTp89Idhbr4/y9u
ZlmjmEm1jf9z8mu8yTPZGZK+SD8zFD7CNLRsrvPJ6a8KFwDC80UuQJA7HA5g+3rI++TQ+8UXhhYS
fqG2fd+yo9yANpcPZ+PdHDkXldRS4l6qXYzDjomj0ra6QWJRAjjZunOR4DBDha6UmqIJVATNCFwu
qEYvgd8R8CegSjFeWXNZVK9mTcrtPheMciJoudqaQafN+xDpsyfTKtM/LugBGYg41TosEXzFuDmp
+fnmp4O8J5Za3WhcMQ4FlxkBT28p9RDMOHU3bXeJfiKpd0NmMOD5IHCuCSzA2rU5/5zx6CFzbHDb
80Y6+vzx8oIlsNhdqJbX4NQP+SNwOHwAIi0xFYYJIHH4fK4AZbqGLoRCoS2yKis1cioxSWIhw0c7
DIiJWPDPXEcc6AqVXvwn4K/PF158PsziY/msF8Rn5J/P8Xhvg3s1mtYHUUJ7QhM72IQNUTXbSvhD
wW53BQnPDFcAivbbK7sELEnPFu9sn2zn4LPgTp85+u4/xS5ev56i/6ALwAbAhZ4pn6IVqIvKsOOP
JzOIu0vL2ZjTVcQA5+SFjdbbGDTg2G6zIlNDBFxhxrkadzpNiLiwmzCgGp8aZcQfpYk/RXFAz9sc
ZUuS9xWnL4+nIB3agvIo6VEXm5xCQL7AVMb4CoMUWq6WvBFTpgTasgtqR2BkPaIA8HhYVz6egvpN
lC8jk99iJi2hl0aInY9Bz+C3rT+CVpMoQEYzvt4p9jbmL7LodIISJNda1Km+8hoA4bimArcbwckG
BDg14MObDCoCjTIgKggFCNhe0EcujsmstqpMGSG3i4KOGeHg4/A7VhTz3+ID86zbE+HCarLB3rjp
cW8lykgPlXRRsO4uazCgBxUa1Q3pXOOUhHf0/AybTE6OcZ6g32mpSjwCQVlZGNVE7zP+Aj8U0pPU
zfy1LgazIWupUxQmLd90lpj4B7mYHOdnr1wDly5viC1t/xB5EJYMHhsz5L7LABnbI/iPCVMtKRqM
HP68GIujpImuol8O8b8xqNjSOML7oyXD8CW+sIxE+6QW0n5I0z2f55TFUyFY1XalH0P+25i8GSqW
B/H43yS6IHldh7SZqEAr/cFk5rWAsq7VCFztYjMws/ebin6brxOzmb/VSBQ97JZ/ldX0J6s04iXv
1938ourGLb5MPoSQSqKvTZ1lJEaRk9A0eJuuXjvtPt2AsMFfdXl5vxV5RrCBLHsMfRMWf5YH/QTy
XDLn0RkcNlpkxPgfotKIzv9jMlb23O0NPDWG1T9igmTVkiSBjubiqljsvCLFlifvr463hFiHvG9L
FbSZAqaUWmukA5XAvdcQe1hAJ7o4DWnrOXVk+KUsudwlXCt/AmG2PDJSFKozkjzIEtDQZWKhRXhs
gG4D10P/c455ivZ3reDtGqJyzfvsTaf0WPZzz6NipG5bfAFyQ6ErloNFlwXEtqndD1KJUPFT0RKC
aTuHMxZ7D7i/dAtrtwe4M3NxmmgFOM+lLm/uhDR89uDJVGHvQIMPg8S7cJEtz0yCXi8R+LJhhHfV
E02yuo3mQqIR2ZtISqlb4frl7CfJA3TR+eotPrQAnxv2LE5M2onD0F+u9JGUcUB6CTXz3zQdq1q2
34XjmPr7Wx2djPCDGtaMS4SqLOs1hgzTzEVNzSrBBYjUa3LgAMvnN1L5KzKe9mOVP6qaRK/YNPm/
TDc1WO5L6KJtejiaPovsvYex9Od3Uwa2hzB/FR3hM4JgM7gUjCHjRuJf5U4JbC3/0D0k/IIqd+fI
EwGx7XZoQBxjRqEOyHTYnJY3V1W+XYf3+ZvpEL+C/Ly8nSgRXPvb8RpuqyMRJ2bnNs/slL7AbRsw
tEXi25piYoc+sqRVEtRwDduHIpVG1cIO7J+fZPh4DxT1miOrhxMlPr4ulYqgjxvLt8lBsaxdydOb
Gf8xLzITv66Y7im6DNzVsA7pYC/53PIpoOaaBVYFXO1rBv+WalcQMszjWq6nlVfivKOJAgdW1fFV
hZig7wJUZ0xJrD1dsCwN4kEpAsIG7AVe3LaF0dvs4XbmVBNi4XP8qt3Ugt6kNg7UIj3i00e66BMM
4JBp7wDvLCuLEXC14p7S7ABEGpAC7OAQS7EJWlMHkXbCjp1dZIA1EjtmjOiW/wN6sheXlm07/UlA
RDvs1Kl88l6edoLlFNPOBI6hFrBxD1SYC+Z9oFeTlOHdXTCcOaDE/MTtI4OtDJr3Q/T8hSSjI2Tw
nywecOvk3FIl9gyfUieH9alIBsAEY1nAmVK5Wiwoe/vLSve3gsN8tj979GjxPMsXEviB1zgJ1TI0
Hj7B1DB0QNJN3SzFTXuaVFD1tRNuG+XDt1sVj2uzbsEGNgCTcX+aRSpWlT7jsZYcMpo2XmQxFOKn
oHCDfPtkpfqJLnis16h6zANyEuekr+hqB/SUlwvgkqgfO4gtbugi/Sc9YjIPTbOiOmn5gK4lV4Ro
jG++iEoAU8rH/e7mDae9Gd6aHYLdP/L+mM7dxQBcdgDsnoCpMxEUe6TPPKQTZaPdMOInGb3LJO17
iqll8Vj3pr1gJgib0jasM6YDyEHLKRQUavGC/RFDL+HIg6uc/7D9UMvDQ+Bud92dUpyykDBf0Yer
thDRnz/4h8sLLkc7qk6G5NCPhupjUabqyjR2EljM+9MpC46KuPuxcR6EKGk1iTBBQdntAy6zS2ho
h2g1K/q88+FM9YOZbMviyS+hP6E+I/twfF2UE78fI+ZL4F9EPRT7U89bBgMu7gMl1QJhAhV1Rboz
3aMle2mfwd5v5Dyz+PXzJo89vcSgdWYtFHCQtzx3q+ONLSV52/p4bvpYQGaXXjURVEv6zYudUSJc
5HdfkAgIAkB/mGfs5yf2WcGZvw7TDBk3GJ2IoSAZLUL/AZny2Chq4U8T+XMG/mCVIa0fRAJRHu05
VJnHmur6flSAHRGKptZ4IG+n9WUmXjQDPhcsVEW+wG42nhIynfnSwx8XN8iAX6FgpwzBnDKMMJlr
FvW7L1edSEWrjlXnHmhiTc4fmKUam269YMK/eUiSiQHypFafPGXornImlyBSEKeep+mHxLT61OVD
fxRvOZMCY5sYLJQ8Im+I73GJ+kKoRpqMH9yHesYGC6gQuuKbzKXlkdnm+B6eMibWSoxKt8mpKcT/
4NdQz+VSnxbk/4MII3E+4QLJyia6psY55EhVZlDoNHoPum73FmizQ4vx7JqJj47EkI00lVs4QE0c
rFimLAbts6Fw5G/33wqEsXDdJYz6w2PnKu5XTc48Mh/6aW50MQkIEiNCJIdk7Rkc3RYcTjPBQDkw
QBOp4CpxLotCICvl3Hv+i5tnKteRsveOS5ueXPyc5lH/MOPBDgOKGzJvlIUmL5VVTwzLBbMXh2Bd
qgwEpqIXZPleuJzN/IQEU1kKPOCfixUgvlp/0FmGxbJxj0UEZ1dF9K5nDM8IIJ7ZG+0wXCpVlAKc
DSdv0s56S2PDLEdyv4lPviFLwFn128F9ATLNxTEzcnCvvi05Ciy9zYwkgFjfhQ4wOeRH+RnIOlYL
MJUUShU+SPnj+xfOSqa7wrLbYKVGvWV4sEl0biTJ++bIWMTujtIwfPKg0ucSB5X6KNlkem999MZx
UrIvq/zq0zH3DopatadSom+6L/K4RBaIdJ+gUWu1EQ7/DJy8/vqtWaC3wAEopAdOSwB6wnhVAsHG
EWlo+YlOPR3M+OPsnA1zOtITZWzIW9Wwvo5SUql19oYjuq9L6JTqyXkrWpVmFIv5N8BOcgtKhSWj
wBPLJ4PM7LNxG76GtjVOnRFWgSgzQ37S5fQSnds7wT6uS0Mz/PBSxzil1oC/pjQs25o0+bPv5CLV
hyX6lOFPz0njAhJcDWGN/EWH0ysQkIesAof7EaNfRafbotNgYqMfZicdBp3EhTumKvdvU48WE68G
+gCzbuATaxHqbXQp9On1MvmMO60XbcxHGy2RtzmIw9FBrhI4h8cPVq/AXgyrBsgpqvI5kVqR1ZRB
RpM991UQh2FhUB7Lv8umnrSgQAdVSqtsDWr5lhw1vD/+mAxVrB9d//snP3G8qOv/qiv8xkRI0b0O
fx2x/b2+9xauaV58gWrjI2kxGefb/JrJGp7mSiELDb2OwK6gJZajav585pa6XJlJJGMN4GP6Lk1f
25998fsINT4G9UMBxmj2GgLmrUffEbOmNSib5GwSipPxPsneUbyM1AJBNc4LfqijlUVPetEBG+HU
tfGAlc9tPIQQoCE3usdcGb83Nux5wX8BSjQ4d+R333owsszI4aNPlZ5jim5jLow2+DwHM2tuVNQ0
54d/dSPpT5WdOqF4kteKOgbpYgXiGR0pDKOHjAknkhgUeOrIU7xH8GB2mUDffbL36UEVOB91ymN7
TDzPbrj21mqwYWqabc87n7iJNI1fRhtfs/kPT8uAzJQuOFniIiqhWWmW/gcktY/NSTaUe29Qbfvy
1M/MUIKp+o4eSynuaLy+QealDzHZDM/kvasxcGpEzWmXXbXSqWyounaKiZO1X53qXfBOHhzprk98
7WrODbE1rTppBKQtbGHgCtzRvBlF+dQ4NuBjp6j7k+8SQcjOUNOmoZZSM9wOyhgw700s8Rqxc/1u
/4cGij7oPTdTB4lN96WSM71suhHj10P4NNol1fGsOcz1V5lDd07xDmLPsgqmS2AWLiGisIfLCJXq
owidSC6xhhTb8gp42C6X0/QsvM4dRQbIKfg6r8iASTG+oaUr1buF2HMsKFQMgX8xptN8H9AlQ/7Q
/338AIecZJNDNgDiG6poYqZGXGM4I/KgO8yGhOth70foYolySmPpsxns9tT45T+7JWJ+v8OHiVgK
ZZbxCCab6tRAOOndPvj4BwOXZVZxrqDQGrOXij4Yuj0AppzSok0lUwUxyr024UIsUSEaDByFumKH
0KEQkAFPF+9WmcO+/Sl3UnJas+xfEyhG3mLhfvovEmNcxfrZx5b9KEHMOVd3ST1/xAsw5RdPOijv
An+rI//moV+FhLJTwXp3whF1QAoD6k0VWWVVXE/Jp/+dmfk49I6+bs1EVwXNkN0C/ZhI2jiDwnIY
RwB4Rnq4V33u2NIpXQyo6CBSmxu69SLOi821IVd1yfQQr6FJuT9HiY+I2l3ostKatJKyYsRWZ4oO
c6WksHq8Vbs3oJcKaefAe7dparfjjdWu2USKGJBEtiWMXijkhxSiHtNZvdi28hvb3w76PwlD1AHF
z4ZoTSkOaz2qST/6R0/7RqS+QAtdxrkNpXfe+1jsbYAZTo11ROJZMo0T9HbHuFhfO0d4MIWYGB/4
Wqu8tq60pzFp6AWUY2X24NShMs1lqGGcnyo9TtQHE19ABm60PCtWsem3VgS3MMitx9vq2mIsnVR8
et0td7gV+aTjOwXXnu38foOneMWDcbjk3JrGVkAIurFZMxPNfJEWEXrJLegNKEFwNbXHaotl4KF1
jijse5cjfzaYaJhF4gA3HjepKNF2CaPtU8kDuNEwoTW7fpWDmNS9Uqze7XLMQ7RiuVxRPMoKclnV
Od3VBkSSscZQCBm1pjZvEGgMk2Z0Lwlx7vTjEzDp32vF6jtfABPb/12KgwhwC7SQwSVG2jV2Smfe
EEkzWjWKIPkugIKOTak7I+EHDAXEwZtNcR4Kip4tMgUqYEVMdXRFZ2foRayIZXMRxz8sk5Ypb/Fm
y0iJK2VeX3T0nmB0qkc/clXUKlUS2brmUoCTrACuSN5lwMqKe/Bv/cZXoQyiZXc2MM+hUVdcmVS9
Nk+WFL3le/lVyO0FrCeeuj3GEPTa/4Xsh0HsQzkYn1bOFpRwZvAhPmfYrf3Vvkj4BHwdSv+mhqS9
XVmP16K31XEgFGN2H8Q6tgew2gOElJU3ADULmjeVwjuBYxAnker7FwnSq/z3UePcwf1GAcwAPK4w
0pkchoTBHc/J878Jc8ppncQAg4FnBfHixHHWnCvDZfFjbTvos4DFot3e7fJzQEGnxQpurg9xkW2y
ZszfA2YdrZES8uWi4hjTj/c4Yb0SYMTF+7LEtSa8b4JZ5FilbCKEXQn65096rpJoYTQN0fiGNkW5
P7zaSlkYLQunDdrB86Uav6eAew/hKlxFjsdj81ZjP4gaVMXdSWx48Tdi8yWklgTdfadTpDEaoMc0
0qynjeYKOrFLNeCfMExzuMUmEQr3wDZZkzh+Zow4HYwkgThYmLuEkay6rdEMOWz76YnoS6vBaVIl
87fpLxHIrHG87fhLibPaSrP0I7HuRvcFfWdFGApCqa1ZK7wt1wqRpo8i/T/Hk0B5pblPu4UVL6N/
qcbyv/G4a0uxgrQWfP6WkmbnQYKJTUhFMvLF0b9j2s/94QHwOOO8nfW8ght2j1T/2MMU6l485Qb5
HgOS00ZRYpIZe8jlZglHyfttklH1SyAXaW58OUduxw4QhR7yGk0imWBhpqMjVr5L6rF7xB+rJfen
1F2Lce2KipCa0TS6fjHEi3ZBYouGXma3ChkCI4zQueM+CrAME5jcFCfq6uxCzsktMIu6tzkcrgzo
Qg0lEncwhLJfEIWF43FaI/Lfb9nNzgrWvlnF6GZC682MIcJO7dAE3MWoiyZIg7gL1BQVi6JAdB8+
iT3JJbj2aTQ7sUKAO5naaj1t15JTSsKo1biRAUjt7zilpadXNfW7rjHzpOSRWlpBxxHk3a9bbrOy
kzdb90Brw9nEfTl9ZItmsf1FTd9RrHRJU+gTWRt3pqoeKVXk7kcr9FO6s49LzM4+vzw2MpKLN9u1
c9YXWG89veBEHZAcAP3scHJrYQ4WUn1enlr33VRXP2JUqPQkApmIDuw6kQd6eFX9/qefywTf77lF
dvwFCZ5iRmcGSUk9y8V+SJn52N5OpmO8YOzc4NQacEWcX3Yx0VV24Z1MhklthYoDgxIVluIzsmEk
pHPgbBViVFxXCZOxp20Gn5NkyELLj7ncJgYFGyORdzmXI+CcPwDHkc3M7i938iOiH8Au9NMxD7OJ
0BgzamkYPvIdqqUb9wc6NclQEbEenGIJd7JtMfUYAOHmxMhLeBJa3VaCrpD07tEUP2CerQzE7N9/
OwICCrmj2RlrIZlkZgiCGc9Cnv4l756DMrQX4z97uqr2Lf+r4SyC5nbWrqSsaXPoz2AfiRWUDQYk
E3GnmPvf2wxEeI/Ym5LcwvgmRlOmYD9YpSVh5rdjn/jf0OHAkDotXbOYAUlq96AZdb9308Itbm4e
FKLe5axLw93Fh7uWjIxJFa8cha+L9b5CROUYvkWZdHdFV1Ue7IGi7HqE/4hBJiIXuH/CVTvM3Qnp
dk6wAE7iyx4ak51kboxg4tHaxXAjAOtmzmGJi8o4eym1Z2l+bJWzEN/vhLbCCZ0jiQEiVkzz96E4
2RZGifZffFSQuKSuGA2iyvPQiPrjg5tdIJOKYtfFZ9dzhqOfevcTvWoNu4/rcIj8OzuvuTRbsKQl
EBg8QJw8YFfhXXjtQnO/RjzRVJUMsnzgHkX6krQ3dXB6m4CnEQuNdmTLIdoEV4exq48Ble0Yij2u
ppa6sXl/FCEhOqr1XXSdTsyvfb/AZlSjzh07YBTfQStU8vj8qW6CxWAp0x7cLoxK/LcFm+A9YsRz
DMOtCfKT+t8oHzKmEvk1jKXe28MovupM5+N39WOTY1qgppE0dm3vZEnmYZIju1CAy5Cni5Y7ruaV
Y863BbCVzlc9+RW+xAjx//+aCm6pl23SWB95+OMGu43U1C832M24oOVdNsDlbthpN6POX51/t3uq
t8hgjYqB0H0QINSMwx9o2FJjvWT5d/riNJXHep0+czEH/01L2xHwIjdsq0W7jrifNepk0WRMKsRA
i/j5hBo9v3stvufDVWL+MKxWZZcs3Z6UhDLaBwgJ6Qe5zN9A470s9/YRN7lWFutkmKiQFPVNXAHe
oGOl5mb0iCMX5QW3n3BIFxrHvFXR3YPXkh8tc7cK0tbDP7zmx7bnc6+LL9zU5t8czxtP597Ih8ND
xsBcBqVukkflsexaup7rfk81Po2HTQZ+rjktrpQVmVhuI503kL9brhRjir8ige0LjIx9TNncHe7a
RbM2BBZwW+0TIFU90Q9Tg+8Ujy1dm7pftbqBrpA//O6znQDCvvM1NQNaCBl/6d2N8G5PLfEyQ8MN
j2uD2IvWf7gG62huTzXrXFaIm2TdXwxH/xuAjX2i2W9ksHCFs0xuyI3q0rxR2BEznG7lnzlZam6u
uT6kN4r0dn3mky7n5mF1exg3SiARX0Xam8lH3Ay5XzZrTX3f0y685NXjgeNk5I1fKPJUtVEs+EU7
MzKDGaR8S6Yw8vdVmWoP3pnYMGFsWVql67f4jHzbzB/gdSb8ex+IZ2ZFN2ID7xoLR/Rjh3jD+7N3
E+y4tZt8M0vpMggtgyWikz6nmANCdxNVVNPerBCVK4ia9AU8Bb+jm408jX1kLs1YizrQzaJxgE69
d3dfIeBNKNhjcV+XCU+iLCXSWhlaJo2p8dMAlOCTpIlxA3Fz3fTKse+fvgLBVv2rKfFI+S2r7gIy
n2js1eRIBCZzfwoMX++IHcO9InLBpd4Rx6jxebG7SBNkMC0mu7tmNvI+NNjNLfkLrhSkdB6GuH6s
eZVc1N24PxA85Ip3kjmd7rZsFpt+WxXVwC2Tr5b2vMGE9NKBps1yLSmrZNWQAHMS4raPU+5kypKg
odZPp3Shj4WFNodfE9XospHK6wLWmLaFbWshWlo+PyYHus/35/A+EPd6pt7iJIDi+oEGOrVK1fNX
G6tJdfK98kOmfoFr7f4kfjnLzQGJEPlHhSbXz7GXw734DtWJdToIOEN0de/BNYwlWbwZGq+z5axh
EWzen+ep4T6qPhCpxn8A0/vLUH9v+a+xLwdU2ifa95Blty8KjuDBTta30g54AExj3+OIc1Bv7XZ6
qIZvorm/c/QavHLrlYbMq2r4qHhHiYzFvPeWoOYVA+49KWfcmws3rhIJv80cyWwwhzPK+ZfNBiu1
nIocS92TtC+aasezNm5+Yc4sP5A1nT44G3LOT2AfWyRbVH21PU3CUwECvFFxiwbyget/A1BVdvhU
SdwagD38I3TuoEloVdSTKI8HnYqQOpfdQJhqsA4gd+8+7UIgruWqsLFVwExZgk4WEdVA5jlg/NQO
uj26NAlRAdaXV2aO0uXFq9MLP69dFRh2UAwAKNtzDCNZ4mFN815WMXgixQ1DbHJZj+AC0Rjyu0eE
hOQhm3GFv5xMM7JvQbsTZKoZDnztR6jVtA+sJWWZhkityW/QdHjoovEVYaaEHmEFt1Tocc/Tzo0f
pwpc20OfnC3qRXQ8OeYTnarMYkurpxmstVLrlnsPk1bhUvhk89Vm8Ri4cOlI2cUCoQiHldU/F5c1
bV+Wh/6OZmO6xBdbEPrHsW9HAsEkDCDONG3wnxj/o/WGH00tKazXBB4gyLevXvcwu2nc7YmSMwzm
PGorwlrJgaHg5GMJI8um8G5qdjdQhKSfsClsZr9vXHNSA/ifbUl6y0sm971lNdhEb2b6SswFYBDh
YHBcGTsizZg4j5W/NjTcV7O/mQjqrbPFfLhmpk+iIovC+5h7qjktrThLp0Rjgw3043BiPIAao4Ic
qoqw+tU8Ofm3eI6PN4JpSGMh8SlkE4CxuH1NzvppdvCnBsKo3UZ5xHL4ZLQDxm4jVh6eOItD1X1v
Wcxi3AD0CBiBAy4T25ECELaYCEs3PFz3+k6CknEZtyBkuC/2iK6aOFYPu/dS/TL9bd2sbmJPs1R7
FzQecXAxy5R57TI7xF+6AGBhT7F58cyGDd+Yds7KngNg66bxmzHIo3msK5n/EQ48AFQakLCFSlqf
C+Ln0VIse6kW1wQJxdpSWXR0tlHWHKes87IrsHzO/vN6FEGRnf3jh173dQ6/+soN5hOFUmNAlrrG
808X6aK8PRfH0CwH2h/TFbcUytq6f9awwnTfgwP8a7RxO6kASm1MKxeung7LRBHmh45j944T7GEp
caYy4c+dHn6AYKe4wQdTkKWDJbkcSugRQwF8/qqDIATLrLkM9Wa/IOVxUYn2JsksuW/hlFeY395j
r9l6f0IHTsEBBoV8lHv5yUJQCB6cqEt/fTH1HeIB94vxdfC5xFF/nGvTeMysCULFcFpzQnsZZODa
mYSFGGTJfs/UK+QmaQ7Hx5DwdJDTHRY+abHyGvCGch3rrStt0lBbxOl9gSPiFRJJcT5C9sbmwL2h
5S8GuIx0LkyAJUHT3x4oDQDnh88tdEu1AbcPmckbwJBmbUibFVh7vZ6HMt7lL9sFqMw9kGmiEqfA
RCSsc9UTSZHqztq/ozP2om28Uls8IA7UC/MyumCrUkNrXzy6/P2/uFeGav1gtO47yPIou4h258H1
dgjjDnCXHXhYgMTErtsgEXKSp/bS1idN52GZREvXIF8Ghuy6qtOwvmgD/qgwNG+bIGW3drl6uWv8
rxm4ZM20Ze/20W47moUDdsBSg34ZjZUzX0D8heJfynQJWgcFbsRn5XfUUk0Mv0SSm/DVnPnN7TLi
W7xMfmTJcgCfXOtwoHWfvo3RrnekkaEABR3GiKXFfYTc5AKEaRWtnyJPfKTsv0Lu41LzRefmdRmR
9lTawu+lsr8q7YTMe3N+J6Dycx+HvtOIiLdC0ch7YAz3GH0l0rVVNeE7xohCY696BBmKlybemzy8
RT+ZdfPQgcIPWTcy1SD3qsaKni58LYI1hHr2y5KKjQaFr/4OY16mmRhMli0iFs8Ml3pFFc0XpZfW
Mk+sfyAGe+kmuLM/3F1HBSDQTHnfz8ztYzwElQ99x4lFwjqglbVZ6L5wFOxSSPWDZF3ubicYIxof
UgKgCLUvPSMzPGOdMArguN+UGC5TD0a4BrsiS5/WVCCgbpio6uGFlVkYoA+DrSMonyIKbwPr56ms
DfRm9wGpKnkWnYNn2rRIjifxaWu9j9vqJsBpsXK1HbDQLa7SGoY4g1kUDLp24Lyw1vSYhF+I1Si8
jMgp9uLj6YDgcU6E4ffMfFmOoilLEzp580jLsPegEV7ZKsD63d4FUC6KA30HQnH/PHMoUXRuBwk+
bVWWXhpgVOX40NRJE8K9xJKtyzL6zpwKCN6/q2rVxzoFO3YziOp7MNFL4FHlH6IPjnpAUMJb8ixW
2w8zGzyTMOHU6uJRIe6rEpptXXk5ESFNcBeOINjHgx6wPLLUxK4Q+yxEt0tOYXVKZJAV8AeSs8nM
gcVBXJFM9E4ju/+3EuKH5JKvSdYSLeHV82a7vn9VL2wG1C88PBy9o3TDMZDI8V6URT0Fw2omDw32
Gd9aB6rxgZHnB+x/d3yCeLleBSxrIssasvHd17XuyfsayUQTege7fZ6K5bkTM6J9wJcPOscxq5NJ
WXRwPUwDJN8TOJIyqGKARwXi+/VIFay8AUfd5+zzlhXSeoxaIk8dQnMMF76m56y9QKN+DzGU5CeB
56PEwSMOY2taPuI3USR8J98NXSJ0Rybyhd4xkqVTnjt69aBRdwdCMy86CKw4QDUZpqN4Rxsx4XYz
ux4MCHtUc2nsOAJ1y/0IOyaG6f+8gaNjFZg2GCehAH4pQn/HWCvdh/ib18ML5l+ULaztixutpqae
x1WOrwfv7w3ye9K4mVoRXwbauAqNm8QxkBIAJvOJCYueRvnnhLWBXXWGewR5f3oTo+BVJa9z5fme
cm0ukWUwY1bIzg0mIXMQV4Aj6K0RJsd3s4Q84n6wIldGP8MjOzyw8nKyWVzyHJBOqnJoZ77wvJFu
ftpTAAOVnwHzq0QsuUIkxcYcbD16Nu7a6loWg8CYl/EzJ7Hdl7vhdsZLei8riyFIm2MzHmLJca2T
fvRVeDcnyimilUZq4sxfbsXBHbAGIbIHoDybFH42rFx8xYjIXL4wv9zMFVB6G4mprhxuFVWkDBc+
M14IOyYFGJtPU4vp82/tNoqqt8E0ErysnO/39+aIr7Si94rccSknRViosNwteJKv7QiANHULNA+y
YNm6WGErWWnf1CGS9MpowCN4wTYKjnyIbsm5ugCXrO9Hl5vuNL7PtuE7HkHInqhCdz5IYXwxuNBp
+bOMhkxwMr33UdTynMw/hek+sZSJ7lrORGOkxk2qk/LoUllA8VqFnzoxRlILINBpInaZdOiw+n8c
Jm9dff9sqXpsv5qHK4okefEWQLzAg/MAVI2getbyRfUZhkPeXI/R09vqGcRR8LU6+6E2Nvl1+Zrk
ublAQLwaTglIzKedK0X+PcoaL9qgJzSuJesgWfXboPJiOSH+fKb9o+g7a4BZkkfEDTTkmRdgH5Na
Vie+2M4vfIyw+QjhfWBzJIDYbkOC7XrCLYNofgvpGpmTyvXf8fQ1HXHTTpXSc2wizE3Onfip6iSM
RuoPE5wkpNEK4X4r6L0rEvd5BfrA/MrWL2YtxOEjBls3iqNAR+1rxuahCDRsmWFjfF9F30CUuEL1
GK3Gn3mZmqt1YzMkcAoeYsdG8q4r1eI/O67sOZgPJgApoa9//Lv1PzlMg5NWuWJfPQFnEp0uU8+a
wuoy1lkwH7TIpCe0rLDx3ad1m7fIQ4pgueogKWtFzKTUwyIDnGcpbcSmUvMrSVFbcgTHfLNf3fNU
yI24OCuXtKNRVwtwlNpKhKMmSzbbBpJrKf+mkBax2NM59AwhomSE77SNLNKyT3QC1k8A4h6l9Fyd
pZJGX096BmNkTyVFhtxtuDccLXH3ziDQgaKTsEJzowz1UFIUCq/kSqiR4e0ru2jTzHNhdBym7tuV
nOHRTauecYb5Vgo+F30Ip8FY64XUW3KtsT44qcHNHNRnvsGKfiNLAN+Zuhng1P5f9EEbcArvDU+G
HlT4/5JXKPEktH/5X9tRbeeKpCZOsNwqRIF8+87MsPEQ/dZiKsbQb6H0LfIT0VCfTO9u5NEqGb0h
nZMUdFKedWI9qtp9Cz8fFkDO8TpP5WiyttuiqG3v3Fg3pzKulUSPTps0QQA9iAPg7HNLP5VMdSq1
jikkCqB4qS3h3UbhflD0RSzMEyCtphJkVWlvcWIpAJ9MragYz6ymzyzonUR4L6DQbE2nyKbzJhw6
dumSGd0DEfgVcSjvbHEddSRXnGz8hCou+Fqu9+LBQS+QX1LXuUFmL8LcP6HyLjO3Y8eJO9KQ7lLf
VbdxRmW1cmO8vtX/3WbKT+CQ3oaVouWByhErbZ0lry9Y3RZyzPGEH7XHzE91Iy6TPt3lCqNB5Uze
IB481CkbXadrcgg/IClEmaMMIW8YnyLF4pCTMvB+DcigQ3OCS7JEgGhx5tn0AhL+9tAh8hhBLh/o
jbEE2a/DTNRjJTmhT9inwb1w4Fi4H7TClvPkwfIvmg4hn0CGpJrD7jLnLmPJDHO3O88gE2wFh8ta
8XmwJpkRLm3GH3qGSFOA0PRAk6qRt7IiUURe9bSZ7lU1wovonS7bxN3IrSTCN9U3wlVWzb0/2MEW
KpoEHQDmLA/enMAcSaL4xlKbAnKORNTmJy5B+SUA4q4eh09VvAQwKUGrngKj/Vaymk7sq/aJhdHe
YDGnAFyaWdPOpul35rt/Mf+iwn/NDWQC1g5sO6h3VDDiekisN3oy5NJFP0O5HrFXsuzW42bEPUQO
NmKLm26bWOfMh5Tej101jXbUG2Vzae8Ujl5JbCIRCRPGnwM/IzfSKJZIHhgXePDLWMg7Dp+QHt1t
6/gVuTFQoGwO+YOuSIDVJZOpzzQALTdnWgN6KQm+6+MvZOeoBh090q9dOgcZ9qeh0ZpE3uRrc45F
r0S7fgNSNGkMSKx3FHHe/Zgc2epOoVaR3GxFOK9kuiCslG5TquyUsvLtUk/9zyDplVbGROXhfip2
4/thwVN1j11VZnKo11mZmfLefyQI7WgIKOuUqSOi9c/jplLkUyqns6cyWxIy6fLz/p713IOAguOr
k6fPqnDy1ZomHnGTeIEh2TOASdY+bsGE/w9Pcx9K7bWoBcIIINpW1sSK9zHLOXhypzI50AFuNlrq
xnrGs9FzlfQLEfSOWFhGXD/2nMl7hkZDviltiegGlFdiyeS5pUl8FlAeVuuLVA4r/N0ROCdOu1NV
S30C5zlQOpv44lrOe1UKP36VY96ErNegeqOinkJhevdaefd6Wtjw2lKwYQsxzIJvTQ4MEdcLQza+
JAl1gj4O98bfpZwIFn33CcnydEoUEfzlaxibp9X0MFtHhjmGE+D+KUR5VPp1/QTu/TBEq8NCspPB
DO+qA3/f00FZ6Lqbv652yCDl1RTpR7Lo1HKVumG5anz/DZ08jz95OuY75kVRZxSYd+osQG2Mcbw3
39hjiUE+kH643zfdkyCXT9YVVSPLsr2CgZfLWzoUJjyGh/e4/aILVZaNlYaajInkRso4l7WI0ly+
qGUFErAsikKEJFOfqJ+r20Hc8HrOuz1KvtyUVIgd/JOKb+qGocbiX1B3E2O8AnQspSU2yuk9wHR4
5hBh7n/kEPnfeM6BTZeWcxikK2Tm6pell4aThldob1TqVmyjqcQBCkAD3GhX0V1jy3VDZj+8Twnq
ngDFau3cmF1OZwXVVyLBzC4DDwlKupPEWNIEsC/UzRkood+oXmYCScOu1fJccG02NUKtKYs1Vlj5
29sFAq9eUp4RcX2k0vmnHPSpZsrKZ+gpA/avUMEFU3+Gx7ACb9tBWOQV3H3YrKs7hJ3Dob6PAFc1
ptuCYxGFr1633ZcIPI43jHml/jMniVm7wIDuES15cUDRf7aU5HW/pFUqT9lVV+/zvcfI5wPyj6Qd
g7nwc4QpbU1FMnTNOXxraIGZ7j3ymBeVC1/OmXYnwWAisZYB3O97xrcaY6oo69PS09GBdU+Dg/Vt
7VAbpvn6AV82+bydu+ZX8AFz0AY3ZKZ+kJn8hVlufC5zR4IFF6mntqmMQT44Cv8hTAZCfS5tJ/XW
cdXiodahaZHA2UOXiGByq1hEZ4uDivCTzOD+wixEytWtCgf68ZuzuJ3wPJ5CSj8O1accXPXx4OxV
S2mSzaqD46UlEjjoC3Pg8RXIhXduakEhkIvXq75/2i2IG7ze4m1kpfwJoMC19W5kK5jjOsmUd7wC
5s0He2K9cqPB1s5U/OTjm+pL21jg3FWuMZvSMqIwpiYEVU2eBl80HAbMGh+DmI9rfsjVwWKtO/fg
SfWvAy6rn4+wGy53kgJatm+nxJdbVO4cj7R7JmkCxTTmNXW03D3kyidL4tX8T296+AFmuK6l9h8F
OjjLd7TXro1h6pPAcWOVHqDJ1PYcLJA2+hrlLS3w9BesZgyGojg6Ervmta2Mxbe+VDePi72IRMDb
l5iAAw0SGQahA8Eg2ApcMHJS323rQavW3mtbHn+wAl6bbXUAri5bkqifcG1jZlz4cWx4ON+bRN4u
+H5VGyRlcFpVBbvq+BJP8DvZfp+zfyhFZrJWXgqT+OVpuA7xK0MmTunYJGaqM6vb8NXz6MNZ9EeA
ADuJEO6OL45ZvNGo5FBggk5w/Fr3tTRonVwDUCTafoeywHvmaZ90eiycs7lgJe4iGh5GAWXkw/6w
8uCs3B/eLpZXBBvys/N5lgnbW0PfLOIZUjFd0xOpJ24iwhW2LkbBHWCMt2UgqUC9wpxDaQmI3T/Q
MLtKFvATs/KzXWo2UeuqKDKGYjCG/g897K07+i+F+SWvIH24TaIeXNGNhP73eCjX6ym9w/aIG343
nmQxYbifV1r4S0tHMJA5jRcTIcpLFFtrrFtEQjZ+7uZwfIbz54GXgat+pooRVBBwo4WjA4/SpQSx
F38BFS8KahdOYElcL9CDfa7z03JP5SPjzU4IJudpzR/CLaUqfs8ts0oiRIrDUjFNiKXYvs3KsDPz
3waNeL0NKlctqpr5vfyUogAQvzb33H8ICVE2+YUE5KNTE4huCXCTOtifEqDHcVEeDYGcpIrNKTws
ZzVO8V2mwQ1fzxuAcGh7C0sJS0HOYiUgMnerAxE0GTZUI//Ukrz+Kftt+JsP6ZBLa3aFLLupWJv9
PktVi5s2+mABT/FaVtPi2+4aEFYAxEmNKDlKRDlc5w0uVjO6+hoIZPYdAaQu4Xpj3Fe+ogCXrSNk
UCEq5g5vNzzr3PQR9WlVwSZhNZ+zsbaQubThcr5zLJFpc7LYZAh6/Y1XuF7vcT3x26Wmp+MrlH41
zXLLLkXIQi2zcjwY+UDnq90yXdioP1p6ZBBr+Tju/83JgWUsVM+53VEAYazpRtIYF4iCFb3XWobE
/Lu0iJDAFwhxaEoRwoOf5fVeVdZh8lFPxhPMKtvVuds+hVKMWhrOX56NBcLwkt9kc3dJeoKqLwU6
0bd9hDJJmtHuON4wNl4ylEQbMBXG0ELZXx2hC6SlH4ZBLPOv+TW15S23s6fswCxtXqv5AVj9AC2w
fRpFKdTs7ktwtd2lATk5jTGSnJKsyd4ic/kkmHBZ/4I5M/XK5h/bSvl9Cw0tBwkCKQtbtE80OxWX
eplNwn9pcMBtsw14DNs1d1zTdP33S2mMTCUaCJ6Ce9ttXVoTDCDei9hTASmPpfBsXm307KX478gm
Hqv0leRWt6qQzwC+9myC9iFE8YYZtjdz6WEk81c6aQji/fBIttw1vdHzzv/V90SgUkoXEBl3reL8
JU9uJZ6uXR1G9IZxkAoItlBvIe2K/GfSdWbLQE6oq57EF9+5aTi1FSc1ANQrzgQVCCXx1BvgXOGA
gcWImRZcJMwc3+npzSn0vPVefAMJJg1AJhp/LAHI6atDS/N9iIhwBQTi2GpzcR8w19j9tbd/MDRQ
18ZEd9d/HywN09bPtS4kW92R/s5mB3nRYtAC1VDOKpb2fx9p/SZibMlAmXZ7BCa88OkemydYGNj+
KGvZnkwnlm+x29YzV17vhZ7+6rzARrLN/mXaidzR40a5umWcjlVmcIpd6ozwxLfKNKZyAMArG7vt
OatoBIoJvn6JSueCHVqO+zRIKhrlAil41a8QZ1dA5ikPkXU8D0+Bs2KngI3dx88BGwOiqn3z75sL
VfrmiLDRilKNrM4T4m63fzUw8uG/KMsRwRJjbN04uGcQGic6m5/65g578svGq4duscXToAIUE7oL
GvVaox98LfMC9uZXcUHVncPuoHTeVOPfLjYbNUTYxTXJhgGkIn1H0iMRHPMoyKsl5e278RqEhw59
ynpTYrwzdm7g8PqWtE21X9qJ05xJKTAt55C2/Cezqaz+LS7DzWKe6/kaqhzVxzROcvUPwUNG5rc0
qRYZ3qaBOyYMq7Xe1PMtQCbjNIDbxubsdA3oi8Wcu0oIb+Z+U/3OcM4yBZCzYJ0UrwxKPn4q59T6
7KLZOYpbdWJfdrPUkZippu54WXucXZQk/sy4nkyPAMhl+CyaM8BHpuvZEu8+iVtBmlQemX4MSfoJ
QNtdh2IYEGG23L4LT9gxiB7rV49g9fbDCjPH3zjhwIq0AXsm2WMSWVK1wqmZBIYGtRXAMNukMwz8
FTU/gGrka/1AJu3twZKhPqIAjx2kcP7Kehk6PRcq+aAKAwQfJfgTgrkJ00WnuAG5CNK0GBikf6E8
v2r4GViApi79NSe89YoVOSID24asQYmVaQwZnNPXdg0gyIxvEM+L6OtHff5RfDFKP7CouUZtEcsB
jew3RXPBvpRISGA+Hn4t3hjKNYd8TGtCwArCjwwdgo8kUZ4WoFcfLoC1/7u/AnVVUhycbrilLWT/
oa98kbUKKk6lp+g3Tj9p6XXdHNNHqA1eLN7heSPjVAvYvHlkmVkvYxqN5BFBjfbr4f0gIv9Igcsv
4FLzMGkdT2KPnpElKytBzHGtd5Syp08KRoU73hi+7XW1TZIlH5/CfQU7NBlUnxw0YU+SOjkTXVWY
xPdRg5s2VO96LEbtCq5KC943CwhdmEp/wYlP7He40TdX98L6FnjYQl+PotbspbH4PM8GTTnxb1bI
ZqGhN+sdmPLDvR8pTS3dzdQuq9r+yTbDs/nnROHYAyJk1GNy1OFVn067sowUxv6lXrK2qeFaL0B7
aYLuZFoatbWjcsUY0eH+AHFQ0g7xM/4mOc3jq6bqqKfECA5DgBDG6JpB9sQuTSIy2X5ml51auvj/
MDBjAvYQmQur5Edr0WKgIZl2NThKc8tBSOfiwksd1sBVfFON/BlSkku2onCmsVjwehUkhW9a/2mD
vZil/IvazMV0ryMJsSA9MhyqXETvZBgkwnJN1BqYk2XiFBFc9d22rWdwMeSo60WiteDz5oMxPXxg
lPrjajl+1G/zjjfVmrjWf0IFH0obBEH9s+sGtNANO/LYaTI494RP7vvQxXEXxE5NGQZYfWTl+Rv/
NIiw98SRGR0yaIm7lKbmQy6tTiG5nb7MZiZ1balsysGRaNfrpWkm4FHfYKRd5RLCDKQft+aeWCRp
vDJ+3LK9AvcCu5mZFOp9hApsNHnBNFQiD1TjB5rq2Rbbj+FORhGca3BtjQziZv7Seal6JRakIslt
njFeJU8rntwB6sLQSeJiRUgt3FWThQDQZD8Uh3JDo3lnVab87MhFp5tGQVSfMm+9YgbJ41NTs7bN
Zgs3sIwslsPdVUIwATRGi7OCJXjTFCEqE6adAXW0dM8baR4UhLlXYn69aWXymJcgxyjcvNg//yyS
tuUA6AXAfc9+EGADAaQT10fltkKcIvLkmJe4zwPMBYAW21zv6em9pZrtAUJGDI+VmHKBE9TQFk0f
JmZk1u1jVM85MOTuCvFLtI9QBKRNtWtxVvcgeDnJteKmGr/di0MPygj+hQMKmHt/6l2Cjzb4U5oi
+BvjJF+mJQVhINku2pE5CgW4r5HSUm4N9D4sllqkgGGSSO6N6vXLBiK5ePh6mReptpLk92z1Klcl
TehjN2+7Agv1/pcgjFzbI3GRg0vlAJL4X49dp7K9X1QN82S+RE2N9K+7HYuvk3dYCJTIi7CWL3e/
cdBadq3q9JZeVoYCFUJIaF4/8S5ydC95d7DAwi3RsSAS9TZsEnlFjem0rnAxgEitsYGs/RTaRteX
Xa7rmrzQCVbtp+FqQdpbaKlKou25w7NSyWFZ05fDl0soS8iYaKRSrD579fopq7tupKmfHAYAFHqC
w9RcJXyW/vm9dlYMEOUye68J8+C0/B1YsbmP1IOr7pT8Yyiy+xtjXF460ONUQbivpGhhzdBnIisC
l+yB6yX6Eh8w+P/00vga04u16masnE1RE9HhDj2rYbD9aAp9pCn8+f6PvHUYch41SqUk50ubKHZp
JY7fq48sRdESmkFMJUj4p24RVHExOsFxHM+uT0SQ/Hecdyi5d1zjPvHGy49QMBOLR+8P5Meccp16
xPC09G9uFBPMqtLPO8+GSnea4qWREgeus3cgp114MOKsNbVbb22pSCgvYRnDyXYgZNoRRoBDyPQW
bHIfK7qXfWp1vuZ3NNJbWm7d8AZiSImpVXbhBNtc7sbdhZ8J+tbk1MwSJaICLT7hCIJwFkVtmYed
V7antprWhe71InIi0+8KTCn8FFaAT0Mql/5DIGxPqUiLE9xgYDyrdL8jlLD86CQFZSrfrmI9AXTj
mBAyY+tqLHZUVg5O1/uKYFhxOe9hFSTL6AT0DEiY+4lwjKZcgdiaT/5EeVfSPOErezqijxjD7s/e
8k6piEllvUOkuIAAsAm47pRhXDi2pJSPaQ5qaBLKcY4Z6J8YWiS90sjOetlrMSpyge7BqNQZGFIB
+hcy4wMBXy0dvZKXEIGjL/LE/Ke13KTsUtGWtYIigiZihpVb60t0d+IMDmQudF3bws9cVtj26Zdy
ay9C2yC6Yd1+BiFubuI7xaaKkHR6Aj6WiyM9TvFQJcHWoIBgpsdemrWfkVjXNBNlwo80yqaL17Ss
v5heGNy984iowTEZ6Y7Pm+S02bwlQXePV0nOqRHkyEkxKhhdrH9Jav7p6dpe59uFKY4QYKzaTNrE
D2JgUF/M5281IGek+wIliAkx9osKX8BB9MgyDI0/gxXcczJznSEm3ogT+z8rfRPvb1CspnXGGUFD
3jke/7YuctUxSEDoNJHvWwK4kWX6KftGKmo8ucEFBZfzQ04WyDsPmhe9ouK6AGGuFlG0Rb3cUlWk
pKlE942Gtlb0wMpFZQ53vJTQ1Eg/BI6Wn/FFuXPyNoH6Uxhm1Y4qlmBuIzSL6sD03ingMmVG+6cX
EIe3+opethstVRPteAYCb14jkWbN10Mi2B1FvctQqyNH55r5HtRQHFx4nMzrn22hFf9g6YVEzLC8
u/G9vwfCQLCau0DIk/+vlNVUNcGSDtOJPb9neNCWxUtP5q5MT+l7t3xEgKSGlHQw7PbWSJDggqQw
F8XtYBYrQMTP6Uzo+5C9IvkdXLMoKbOEZ7h4Q59sfXfWs6ZuWsEXg5KlDx6y3jOqBnz8RkhUzx0g
IqwOF6vFwTrsAVjTgMhmAvqBU5nYhMhrtdEk8DAR7pMlKL7f+fihKCerLBH5JGhm6qzU4hOyRZZJ
yuRcrgaSUuc6fqwnpwBj2ohPb3pQFncxH3Tcj5qqSKGkBOoRD/tEch9Mygc34/YvNZsgAlXJNQ2g
Dbe0LrU94/IgI4V02A4I/2vj+zughhxyMfASmeft0u3x76IhYpFOMKSwDpUKEY0mgPj2cuGqWtPk
gtEtwV+P5WAU38GY9FSsoOA5xwKljfLu5vzaOPweBGsuohTlmC0xN6HgxZvTVPxCAsFAv897pGYw
AT8z3+w1Jh6DPnHLIY1GtZYoUbNqMP8Nerenr5CnJt+R2Elp/2m9jIqUJH4m/k/r+gJhXwQKxCD8
3g+ZQeFDovogtn7H5FrWFrVYa7U4b9NKquaVf6fA+rSieSEaESPOcw4jB6b+fyVYq/W3La4cOR2N
xpi03LRbm7LyUd8wnmpg6srTgr+gHsoKvHH/vF6qeZ//FgdCoiq3X4WEmk6juZrGCKqir81L35I4
v9cGyhxvudvI0dKK/tnxM/x9hH8zYZX+VebrMXOzLxzAH9ZIFUtftJ5gD6BwPIZyB8ArVV7oFNTX
LlGozPpkXJH7E1OiLUgoWwH8ACYp6//Xdcd2umU91OVJ/6DfZFJ07r0fAAsK8GZxZnLgNshL5te8
L/SEDV+mqtKoUgh0lOhxnKmwJKb7noNPz2ucQ+9Z6J8pTVwuQyhrR5PMzbp9Fe4M6DegJ99E8JBv
lUFRuupfEVt+X7GYicWWh4TSfm8dFThz+9Xcsx3emf+WNPT+cbCGdYgy4ZGysDaa5D8M+NCVz89s
+LpKtgaow2ny51NBTTTfG8+LiBRyDPgDqFRsAEl8PZj0ejMslN1LI9pDFP9p0ENsTdJx97r4BCYy
epbq9K6vydHekRwiEOJ1soMDFUZzj/KLHKhgOskv8JtKeIdYX5SswK1CY6MJBfF6QYxNB918obXf
1MQ20bFI+6D09cZ8vIJdcSoBh9fNKjHV1K0ZGcHwYQc6urCeTiDDXPqDlkkAYSH8/sWoDxQIFlKf
5/g8CLM0AkuKM8pEW+/agEwoYIHGYnPKRsMcdMPG+hQaQFdUo4OA2KRWrHd5yBF+bKhyoElYBN25
UY9qkkGwWRoN9S+sT7g3mNHEyLsWikDzpyDA4OyG3v1c4J2tocO7llr124Q3XhFaOzN/FnWU96Er
H0PUd3UinDqfKpfs/URasvv/yM/a/0WlQVEmZsU/JBGlT8DwzQWhzMW4isp10WuFfMf1CAeo5pt+
YDjGuvM06d2j1z01QOHPJlZAVmKkG0u9fRpREU039kRdLHHF92x/aWfdhPfxEvqt+8r6JQw6AxJk
goKSBeKQ7APX7YlfN/aVTQBiQTHeuWOVbUPFeCywbFHe7SQIlloOIEJf8b+NKXVT48hsd03UQUGT
0Jb6ML5pJcbM1T41HuRyVR1KUEikzgh2UqmAax/yj2wGYx2bVPQ2mkfLNVZvosAEgKjm/qv2tOe1
DbjHMxc61XfZBhZ+0QdV2TPqbbIjAKXeoEo1RAEmrn0a6BM0LcS2aDSckKHID/q+YoTVb8f2VB+G
Ag/AXJqUuoL3DcqW2mBw/rPh/4/OU4niMk1y73TvbHHxdiWhRUyV5iLRx1YGk2cNIm3yuuQHMBJp
Tvsx4cPW5H33N/HI82b1/5voAD3GOJqv5U3J4fgsyPv79q9xyy14Kz8xFjXJtUwzfK+iJtvp/Pw6
b5gRoB0wx+NaYuqqpL9p5HxvFHtvA/LTgqfQRuueGHRq9VIhuBIlYksIRlb7VSvQpG8rBERzc+ZM
obu/b82ZnISJa8XJyM8goo+DIBdfDhLqUBlI0bungOZEvv3hNvZWNYStCUQyf/t2vERkaxkxvm++
ltY/jdVxx8CCDlaOtLmefOf2oQOLYAD7vhmUh+yUQ0qCqCHrJqid9tHMT0f38MFtRA3NRd153HsQ
Gn5gr/rHB/8dLOwp2uigMo2ZFICP4xholejbWc3hOMQhKG9MdcSDDYPLGpjCTusVr0nerQpq985L
O4kruPYhEoneA0NjXDa5ElnXuVJQ2WsEvNeULaaSVPS82/Aj3bcpcUrQjbq8CX4c3M9vepEP/vf/
QB3XtxEMudMzL5QibZRaCJ62d3Hf3RVcvQpa12CepSlEiNxZ9MV4xAsa5+P0DEBVGEfKLJisweuT
2h3rFC4jKJz0PqHSoiQt7d99FJOvcmlQrLht+zXO0Wd++46ffjk7LyyjmwdxADg9TcULMrHH97ET
6/RolXpnVBQPGBVF2Tz2T6MxwqfyNZ122MKDogOyOJzz6fW0jIL75WmiQpkBMpqOBx2PTalTDhto
2hhZHIq2yWQFRfWLgaSFT9vDrc8hg5RGUssY9MQQqL7jr6d+VfjRLwpqjWacWBbDGqg8gjKUBCnv
aL5b5KcsLXRJuoqQGzKiJUz2hdbKC+VLcULQSpt7Y3yvPCZjmDmcUBgzF7Ct4LnjdWEOIBcDcHgv
11VVS14Go2buWxj1yIv7GewLZc9lJfFmoArx6rjiP6YfeLotMFpxFGWmi8F5Uhg/LTgAuV7ObM6a
X3RTlv/iwih0pNFARsE0hQEXEKh5FoVroI9hoaQf/YeP0ziheO7mV4/3UXo5nicW9ckww5Gi+ty9
EFD+S6XZltDe5n1tX/9hFBrMvYglPxyCDb8UxwO8/NdrdF2G1NNtMkJ1Y7aXUkTg45r+6XcgPd7r
vGUUmmoP44b2QFf6CrfDJlZD+YnCXmw5Wb6DyVoHjB1DH/EMV7uAGOGS8S58ht3fYC+0QMABityT
k0P9063MQi8AfjM8YzfxYBuiw+5e4+WnXFRwcKalc4auU5Cz62sRX8UTBXs9qSxgoBccKv6tdLhu
o2cSZhqjJ22fRYkCwclf2F3ox7SHkku6du6uLr6wTsrIiciiRguwjtbSkGS5gA2JiMumIalg3zD6
ItBBP9wRh266v9u06L9p1qqwDKi96JkYueC4jldyPG6qCGzbs9ZLAdbGxIaUcpgCFt6scuIsDruD
sLyWORuanlPd3XYMT746grujMeF2tA2R8kUaQzj7YJ28mSSocEOFnfJ3HZSZ7KPV9xijq6KLPm3r
vr+gAv96xsLvzlgitDL/ctJ4KSUHQvxd+c7EmS/2OfvnBd5sKA6Dn8965x62e3qbT2PBJSq8+HOk
Y+LMvDmsK6BH6oMQbjcIvU43BwFKlBaib4FfGgML6gdt+6FeEe/P485PJ7zwKHXxANz3ur6Y/Kt+
BHvM3cYrWmqfMVVCGOXD0HRMn2+7IypOnJTWIwCnrBCb+OnIiLEaeopIgeHesPqnmdg4EwrLR4m6
2X0gNwA97uLZ+8u4ROgveSJaRdYS5667mu0xdU6pipgpV5BB1Qhl+U8bRo5QSovqIHsVLc+DMr5q
FSyZ0wucLewqGaxOB0UXbSS6KzAZ/F4QlTLrzNJc3xvDQCG70bTprulheso8kKzvkw8tsWMpNQge
IH5LFLsrVT7anfh5PVMI4Fh28E8zWFjewhpuj4KcCVtcyjYppq5ZUqHf8HWO9I6Ua0IK8aDav0sl
1LF977cCeF/K1Wn99EONeknb/LTQsicMidQISyyjyfaSZhAblVpay+sMOHR/yCsoUsWrF3/n9qrX
CqoTRQvo3oTrLy+2FiNiHj69U4SRiGTuVIIGR/0kPNrOIlSyjlXt/ONOy/aZFP523Mi1vQ1nn0YL
QlZ+5UCwI6/YHrfhW+9gT3cce+ol7PJhqeM4v3yYj/H67+sFIJjn/2mPdBVAZO5GYCnTS1sSdUsc
gbH0sbukXE6+2NZfBbod+DYiT8TnkIKO0Dlj+OY29xWCd5VjsLdQJ3aEgjVCSe8w2TJGEBvGqVz5
1YJvyIvJwX+wjnhW74A44PLwRnrfP0JusXhJxA/eTnJ9WIDQWcEhGOKhzBTsE+FINWDQACsoCWtk
A8Ahc1hLJv7fcpoUZJYjI+yg+Zsy6C/DNvswa3kSUE9BEsjB4P0WghUbdXI6wyiq2B7tUuBH4DXi
P0CYVcWe5uSWYX4zqZYkfwq6rEdVj/lVSpVVG/col+RFU+1c/peBaSl8WU4lVfRrRIJqFoKym0Gm
AHEU4MzFnuSNsLm/Z4yaa2o/hwgPmkxWF+1FeWMrmVhzep1xPmykL0AAtsnMwa37R6VKI55c2AB8
EsWCikMicMufqhq+X9gYr55u3RnWwuTqZKrEkQsDEhEzdY0DEISZXOf7so+r7WXg1BjEnuVKhhEh
XoMrZmEtvximaOTuGgdEtg6whZKf7un/DBuCF8mhS/op32zf7EG6xxE3Jtrsr+J22tL/gKbkv2MU
C027um+gghm8axpCIAGno5emWo9bCic+BDuobmXvmjvPbAYkCKhdwOBL3UR3EzJFM+7OrzzAtpAp
fszxp+s9l9DgzD3+y8HaVsKqmRRhCHIriGaAZbdQUckG3qgqyrHtKhZSkKPU6D0yVM05Zj18hpfv
vMQFjIbIYAmqcZy03Ze1lqdv0MoXNUhY7kqmy8WJIbDf8i+5Wbb3inZoYVqyT8nN0pUJK5Wk5l52
QQoP4ZYvOPRWl2t/P+jKub+1jEY1cjgT0krPRujdEQFmdVImdF2GnxbThOTjTDedI8fnKkK0fFx1
TvMgeFYE8EF+kfKjSQEUoo59b05ttyaI2nOBAHLtWVBx6ucuildBRaB4jDEPK4jrhmY4dnrlVbPy
8rTqdaH7Wr8vI6jF5fXsDElv1G8n4FnUBgR+XGQnr64e2t6aq8A+FEDkrnykhSXD7CC6gDUKNDPg
Lh1EugCOdFV4rDqUHK16PrhwdzrDh9ioQhvjYWZ/Qtcyuy0+vC8/YQwE4JbRs8rVs269qo0Wxiif
andy/2MRzEefnGx33HSjpRUHtEpWWB744sHB5Xcm4LFQnrrI+2o5or87xX8bL9u0ovcy7UMlis1Y
3iDaBK/VuhBpp95/lvx8bTcdTIoJDC478QzNNm6Pwx9M/x6slvQxo7+LYOa2iqayy0pHmQbWg/yY
pWwQxB9zopC2rTEbKU4TvTbIEVoMTVtfg0ScNoWC7/0oQxuwNdX4A9qfYTweR5mwz5ZWBIvXTSGo
2QtQfkrryI/tybihfagy4fK7G7ZrYCpw/pwSl7eovEZS0zF2dkK9gBYPEVPQgIACP3XjYQrpfx5o
zXDYDt40jjDTi3SrmNe/CwUNvoHYNeMKzTtT9jUHW1KLdvyRZep2qCvjbAo6jKZUovDEmCPwVnSi
pq1pUkRFRWVfES660tOvyd6hgobH4Ybdk6MFozk4rTTG4AcvM5iVT1i5N/FJN7qlmcNwnpC0HRaj
zH+mDPnDEiEonvE9ljyt7SwjUifMpsrsyAfy0DJVm5hFc9T9cBYqxgMb4xeUsqPYjs/HeRS87f2L
n0u1rDoZynHLB5fo6Sxyt7DnWwkqAKeGycOg6pPL7oUIwxjtSa2HYJHpGnMl0rUju/XZVZbwe80K
CUU9nXLkqyY9KQ4K9M76no76wFtBZTKmZ7cj4o3+41g3dwjABbsYXT3Q9MgE7I88SX/rQzvBLSFo
gHMVPvtendPCGqBLNCewH2Gobpv8v+9Tkldk6pYZ5njhPtBQmxL8D0yn2A7IQJRR8bKxwbS4n8H2
hB4gwfStQUCJYxbcbMiexO0qj9jD2R8QUIuhlJxX/7Fi4730S0zdo1eW9jqMw6GzMWpqABDHEL1R
t3uD/fTlSPC7dvG7IcfN6v2WEwtqM69608NQdGr4y1vbr4FZJdCx8zFKNQSIYQn1fDIz9Q3pbHgu
OPdxUwCnqrSOh/LkH6kg/rFLaTNAoeHij40BRIGZAmLN768IQv6gTqEvZ4HQRxacxQ5kek9pKhQX
UspxzV4o7Gbc2pfLUQqLArOb7lcqoHBGtGyVY6WohFQ5U5F59DO9kK2Y205PL8pZLNSVkYcSfASS
FA/M6IOFEzhvwfdf/MDDA9ZttpdKeM1Vfu3oTFYsVrmE6kFlDoE10hCdvdKLrM5VkRtmhhBZyyFT
xffLvzQBc72AznacOOjR+Y2SXGxk6gN/pF0voC/CCtbc7uYZDSCdSbulgN9ECUVpwNbRCuNkVCBr
kAlzF4gCJlk9ilqqkI/bDTvNgd0piHXjYjchnCja4Ph6ul4Q1zjeZm2pHJ0ndsCh3ZGsTwNuiLBQ
C5/8Ebk+ABeNhUJhKrhvbWDDmMNGwJjKuy9Zhjl84uAtF5P7QZ3218PYkdhFwgASooAP2+s1U6I8
HMqtwVZ0/9vZpLUdq7VytfLNVcB1rYTrHKwDdmmohIs9dPvJx/NJIrRsy8MyHBOFxRk36i8wvCam
/e7B1k9lTdInQXL2YKii3CciukbHG/U8DsvO+GR4lK7AYgvn9ZdO7FRcxSPOV6iax2rKz8e484Zf
O8zPpw2W0er3ntFsNTJq83rd0zwvDmKKOggpSLJMi/LfpqieSohBlTTQm73A5gdikSLn8YvmqYTa
N/2eqlQCJXg3RF75Ve9dBS/MJcgV6L8knECFepdEngS2IvoXK1G0csj7SmZLCXw7xFhvTfZXY+l0
8Pt9epvlytE7ba5Xy8iOQ7ZBgGIeIxC+KIGKi28eFILJ9+vH091klOq/vvL15iRlkRH/BiuCdtmE
hf9W51k9SIhZDS7/02qHL+rqU8+/0imMI0aqBWl66pQkOlNuDq85pu3GZc5JH0/mrB+NfvgMNMwN
GA5oGCorSvzKKABeVwF0fC/+TMyhZRihJAxn5+all4QnD57ySmGEg8xSwpaQ9rfQWVB+sdJQOfbO
yRZOAhZzvfSBbWKTLk5vXWAX1WvFJNthDUN/QeM0SUdvqTTN0fM5ygnCe/nEKj3+TLk0IMD6Mid9
sUWhSjgmX59uoFc8BqfvfjmbmY6+BJ6JofYwtToerB104lXotWhXL+rcF7MHBu0Jbc9/AI5Kyf0Y
XYcwJD2bpg96EB+i/yPUFgpixcmFbzDy7ZNeD8pxaXE6TsqaQh/iT4AQhmUUidzBeNNxQPFVaAOY
mE3da2ys77+yuiCTshRxQAAHoaKSNhLCfbg7nt6yAR/7962h2WHV1oeWgSA8kaRRzUj3gjEdsYlN
MG0aEWXrFbHNSftG4zORAx9wVFu/QLv/o27wbGiYlJU8T0PrNgRs2mS4ffo6AbWSxV86Jj0qfi6a
QcEkRCwAqqHp9CKNTqKLu/Mx972S7DLxlImZ/jQ2womkUR6QEtdNev7/bk1wUMUF1bB/zbrE/SHs
kKjQTr9ACkxbrctb9sie4EngWenXe4gHeoFxV5wTGvzGFy02CrYPZWeyrdIOkaTH4+IyWpdEoquz
cMJ9C7x2irnNi+SEXxd2Ja9eBdAw4t/kavAOvIANHgqoCQUjCZJhk+bSiEgVwtA0gPbjBMpXtYZg
vk0H3v3lOy6eqExF0DdVuHCIC63U+ObIfYXjk0yFd5wc5uGK89EQiUZGN2SlDd0oJKTX0aKE5EvC
mwLfNKDNaZfvcrXDtqsMWEaQeVMuNcC98UYbblJp4GQOh13HXiCUb2WRZV8HbUy8QLVdhjsfN9u3
rROteoQsZEfb9LQRJTXBwitWMtYBUw4Rf5eV1ikJxb32+npQz1Yhzx8B1+xeF960+bNeUwYVSsa7
JKEby4azUpxAOmndYUZYxf6/w4vBRnppSpOPSvz9s89deHsa4nz4v2Ke1hxWIGRL4tfdWDCIWB2N
iDhNdqXhTYGSI7kzqCImmFiLjPCcegZDdvq9Njxc91ugFcoX+iE0lvwy7cOG7FQiQe59fHwxov9P
jV9/U/OjoMjSg9NWM0G5u/cYBxvwAaAdRU9tfni8VcFDgPmouEQDUoIj6ddvYz2VowSqv9IV8mN7
wwlIQ8+yoyVHPgvdKbRVGbU1SDgLHQzxNCkM3AtKL8dfVGmIh6UzsfWXH0m3reYQKhAlS8kwvFNf
eNpkjwqCA9RPIJxxBLHaRrrupjZr3C0JanXZkwrVXLyECJixGg9NL8AcPekV7dz6Kehn0Wc/E+LC
qjS7rhtq+f0qzv+hPgt91+W6C7CjvB3m98NYc2yojKZQRU8sTVtmXslaOYubENG0wG0m2HRj++mM
hGzZWZg08echMSxrS9OH7k5tSuzrXbubZkxTB4ko/6eIiMJu5b/df2mYf6s6KzlfyfZv+tCZX98J
pJUXUhfQI8lQAq35jO1CyVmDyZGq22XfvYASJHdvQo1YEbKhkVrhLK/b0dT3kC74+s2xnjk2h3T9
X9g+ERtO5hXjgZMJv8KamGkg0P0fIOYCBz+kLkg4HQuddRTjJm7ToM2jZefLoc9TSArBeyaqkqRB
pfcQTMnTdig2xHejTb325edeIPt+sz5U3lNr1EYfmuWO+aNfLPO4xY1ljhBRciHlAoZmCEk+CC5q
eQ8O+s/N7IupNa18YiJ7xPwAngEj9akdW83np6nrTx8Mcr/zSp86wWlnT6ehjiqQb+u8ejQ0uyBX
gPBfQdAVbYf1tzAkgStG6uUL+F1eMRPrcQ3Zp79jFBwtdPqIIJcnTNFeZ8HQDXGrkF/GLy+G8is5
RFJbkbriqvNFUGo3OmX5HIVfNSfn7WPsjHqiMk+OJnVYT365wOhEdmb6AtTa42ERy6q03VU/VyGr
hofVVqtb88UwUuh8vSAWnczaBqkIGVVQPQZapqz4rxIIa1drym0FbxJzNQ9TNAoReUPCrBUUI9Km
0xzFD7RoGfGIMTm2QeSmvPLe8b1y8kiz+kuKzMkmbFCW/zR1JjHvkv6+rcQyRCGhmHCNitrt8B2o
rJrRF3BlOYezwbUFSDQ4Nu2DuGI/L6TFE6IcYtn3wChdmS5e8Pv7Wc8gFgHnJsm7pCMFR+j9N6Mx
SibIMgBG6dcBE6g2+3cdlqdInnP5uR2ukMT9VoNsCkxOtUtpuf1PrdbosLv44rrrmrFNWY0R0BmM
RecxamNMqadcAHzHT1u8ms8Hij5bIEVLX1QRDAcra+LD2q1LsI6IuDFDDqRABhMwalDqJUEnzXKX
ezNGU1L5ywAmEmDh75dogLBMcGrxS0wN1V1zv5Ig+5sblKyfTNc+mp5vvk+zwJ3aMqdRdayXnB0p
d3QzNeZq8Xrm1p50fEgjtEDefojnrgDtz/N4PTYc4y+BJ4wq9Wzxu3Tt/9WIOSVwBsbkFull1ozG
mIXEXOP8QwloXphi3UjkU5BkZvU9XM6JTgqfTod3fLn1wCUfScXICgSmAwJvg4L/xd4LFSE3/7/I
sBjuV3Gv019ylK9Cm3kaU4yjMVqROE0PpVVK5hhP45wI9Jq6h7Qqtvzo+jbSEmirBKPhHVcZSW5g
VeBbiQAZDrncBCYGAQQRrsSEtQg2JN8Tw5L+W3aIXxlU51nVzPJSY3YVDZbg15VBLXDkxEp+CJWE
y67cipgX2ABY2YRTpYn115CdgMONBid6eooQvKG2fThw76bl+t3Z4sMORSGFj3CPlUqY+6hc8/Ay
SubQBf3rZihZRX4ZMc4cUUyC2xxgXnpDWX2jIXv8O1D5q1/7QbnhEl5qB6cogJD/KNc+j91BUUhp
feh2b9b1SmiGnkYJWF88Fcz0eriQ6eNjZl3FPN1MuiG2ZLt+GTFxvD7bSrUeNwRCTEuJjldCAmHP
JpqrvkLWOSgLaIFk2U3EwS4KCS7p3i02HXq8GXk8aQYCEAgN0Bh+zBGZxAMB29GbQYcpjMIKMgNY
8kCKNoG7nqaCHOfQ4x37ppaFLNZ5a/miWVfgvQRQPdjjHBC3klPqohKmrLaOfXFpL6Tgo7LF07ag
tCmf9alB4qxQiFeBJ8BWKa1EJ/IxvWni7p/y5IvN68QDtCxHEFOREPM0/0E7XyrVb46EgEXNEXFe
fUoQbxGaQ44qY2LWGLwB1pL+jDcsSIflgVoXUJG+h1MGV/E9soH0PqTjS+8EE5FJmGGZGeNSYNxt
V8Lheyu9WlgG/0nRd26NFrbXdEXc23HbWGxT0ZiyagYnJavhq+kKODEc+jI+JVnJdbu0zwwq/rBg
ge3SypuKcfBJNBClpW/ypOfHGa7HecEr5doa+fA0n2z80wG9pjMVQrig+uwS7onHTRJMFLSISwdN
SJx4IeiNrlwphwOIfQm6X2pLw8nJPKNlUJRqncIPivrTZOHKb1mj+BiXU+ytsb05NgJWp8X0ksGF
msPcqdrue7J2hJ5nssh6GQ2HSTUNg1oquxsO8CUa2QEW+6FlWczEE7QzgpU2w9FcJJUqTz1FQXtw
ri8hnMuAC7ECfPEvXPlK9K0XSnoX++GdPWsUrIqGss17Es5/ZqZUz69QWdbZFUGeoczqRS0wJOgF
MRpaemj4dvYAxvyeZSmQr1jtCeex+hQEGp1T3lmIJK1mXLff9GPzmQO6SwmClXlL7K4X//4hkso9
7A3kVvfiGdmbBhy7K+A9NLhDKaIqRBQomvXoIOql1mn7ty5mdnO8zjfMmvsb2V5clwfeR/zpScrj
zbs+4v+e1KaFNcZAcI1JxTx8mpPOjWwUC0G+Pf5wV+Z6n75O6nL0ILQk4XeVhGmcZYRPLW2FqIJM
dCwiTYbbOlykIlEOMT6NsV99OEEDo2WshnUFTDo7qjDbkUWhU3F09mkO5FWQaQ5o/452Xqi++JLy
6ydEE/xmTgzOyyZ9Wskfp4M0Zb/0cfRpWd4Bg0DCKYDS+n9j7l/0aOvdknnMvvU81U4I+JQlhzNB
DQ4Yewt4ZKbuuEoSvpm0s2q3S0vxUlSemwCKMo9NWze3LA0dvJ4HGnePSjgYdE97lObXCq5Q0VZF
pW3FBjrmgGX1Om5W3JNBuDx0t2GlGupKBYqYkLOs4Y+hLu+ehGwDgqsqlt6fKUgNZrw3EsaU8y0/
uM2paHt5ZD4LPgyjXSf/xPjOtSeAyiE7Rjw2zMs5gUBKxvGHbaA6a4nc8rewCTE+1ne4bHzJW6DJ
ImsfIC3Hb/0f8LfiLzzC0eJnFDr42Pp61T+Vw+PH/nJWtqRAJlrmEPjaRelD4Iyqx0+wfO7l88XV
Neb2AiBBa2YRoyKuMHRpRtNP5uLrSYhcsEhjiYYCMy1RXvbP4uacRA2SS0N24DdOAjkOU0ge0sV3
aJWGZDeft5v+5wBD3+WbTjqqBt0pdBt7PhTov4Hlo1cMFydIMX6OULzv+iWWyaWah3JI085aIjeI
lTZu8JzMo0bdULFG60KTcDqweInhIkfBhDjC96Arg/E66g74U/8AF16nwiCNV+gXYRNGyevYikRD
MplYY8F3Ai74x2jKjWeWLeuSb0oXUQXGj2VocMgSc55bPkuMDxUaBWmZs7+ZTZk4NBZAqjP/GOOo
QWYZpVo6uehHDVVTbjmHH6QINJCa6iV2jhrSBD9IvLEEycFHoach35vmxQLOMnS+3qAwHuh/q3CX
d7H34zPFSfII2CEpNUJ1qxDjMysRwa+b8zA8PFgxoqF5icPbxVnPDf0MfjoBGH/MvxiJxNb2hX6f
5CApwJ7bxDadp2kPIQCQe1H6xu6U8kJQOKUPOXIA2CS919VDbznRPf+ckXS0eNnET/l/QLCw7I0i
/XI38A5bfINo4zz78JSCOwUtGGhRprZQHKerSoF58ww8amOicI2GRlD6l4ozSG2uTCwCArF3rPAi
tPD9JL1xtto1/jhvTZ9tyNtHOsUQRF6z5qnJGMq5FUkFh11MPQbY1++r4pAdvRs0JYBgd+6dqBYD
Wv4Sjis2AC/V0l0po+d7uQNO+ZujGXtd8R2CLQZkhi0BRHd3s+v0V2mJ+yOedmpoNNRGc3x4GCnW
bTInsmLvWci0tJ18QIpSLr4BHLTFy+8Kn2GiDhuEaW/gORjSNuSjNHwLMsUpp3hi1NrjD5jquxnJ
iKBcK9abseZmqVIj4Vdb4aXckOpxEnRgM/m94t67HmPmLEXVzUGn0r5OPm5tbJMH45qWEy8Hb7An
vLwdHx3gw9tgtKcDHboGz+M2UzzwXlvcClAlxzldtkz65vsPXLoI/8E4lnJV4h6NXpAOGliGLBtT
a43Ro0HL40P1qAVxELbaCSwRdVgq01nrkGU0C7WaO3hjQVnam0EeaKiqxpKAGtgo5F8rriUxa4Kw
XKSltwniZLQbUR0gEYCb94+VHXAiowNrk9Av8ahvrKUSb9UBEV7FurneETZxw5sIHnCy+qc0a+Bf
K02c/3Wc/VY1bbcGzFOQCTVtm6I/EwhCi2fSZo4tyEf3jE6SXghUJBHwjzN79TXkaWK9xaHKLBT0
my/qYG9nYT3QEf8R+QXifuAo66RVchBTU65BzqTtkctaxscGfjr6MNKQMiRwy05W0SzpcdIWYTOC
z5s85Xy+3g8QR2ca5dCbjO6z8TXrNgK+DdEkCIJILCuZpGs23oGms1GeCvQxlliPZymoM/EXGaYA
zfs3DzR33sorE9PU9V68EmGwyPREMvZ/Kj4lurGWmGkPi82o8OStfx2GSJvu1fKEYCsSCFPdm51m
gCnSTFAlyLdhwqgkr5bFDl+xaxJh5iMz34dJanL9dnI+q6WQ4b433S3+aiBSo18Oris6DvgRytWx
GoaClTS/KXjbjfyPJIXf0NwZ70SLyPhed2ZdRZJahQ7zAW1hqFe4xJa+E1uCUwdu2KMemAMm66ew
pJEPGUMRQvloEE1nO8dAPmmZcypqSMJH/BgHz1TI6F6ElQHYIKzsq7N2MmTSYGI2hlVPe9HsnLmp
3JIgLYx4zFQimWCykzH1KtetRl+E891RILiCRIKLsvImoi8Q/jAp666RrcKo01Xt3GPvG4C3x2u2
w68yzuDqhp5JycoOgad4glxZPMKmB2+1sY4UgADclK8hbQBk/WQq3wDVuQW0aoQDDtCrla4TOk14
wm72hNbGuyhCPbizUQO+KylWmRSykyquoXLCg/edNmcN/mC0CM9F+cMnpN+ifK0EwxEjsRL3ej8N
KVznFprWf8q8kYoCLsFNMV19TcbIOkU2FCbr1wjFBziDEA4HU357HfAPnEPY4UN3mWwZ4Vy1ktKD
xdolO2xpReuZ8l/S3JDp8D82mtMGI/KbS541F/L9dyd8oMHjfz1YMLjp9YvrG0utSv1Zo7A2p6rF
ZplBvpDCpOH1AsPHfbapdy0mGNYkZXUHhaBGumq+9qyOA3s9Wayy+KwryJZjNrEkbJUxUXzg3ocn
Pq3Wul675h6HODSyuUbj7yD232VToIo6qLNgRfdJ19vBdshZ0zNPmAReRldDsHHYz9ByX7bBjgYn
EQywufWI43CAMnJqdnLJ3hwKHF2m/dz5EPNn8uZpWlIyL1TKsDjnSgwjxY+3ZIplkQKTFKUO3u7I
/lXQEwM/OVaSj+x4KTce1up4Gy04c3L1pokmphs0q0UMc3uziwreihitjF0D10wlIid4IS2IjOsq
mZ9iofR6/AgUplwkNfdyHPGww5K3599Mu5ayVoN5GbDe7iGSqiUssn0vnMEhHG5AzNua/sTBx4Q9
659jWAlQ66N0q1SC64glKGhNMtMbQvpRiznckXYi60ttfkq1Xme2KOcFkDG8NsT+Y5nBMivcrrwf
9s2nBOMD9epYpt+mKqlFIrwCdukRjfOkcc4z/oqHXSIEdXUKgyllLZnXZLYiz18bA0urKjm6UgFA
Qy4ZkNAgTUgGubRGHLLmGdJr0wa96LAM+8mVIeQ9osiUsX03NESTiE0649j3BRzIksRe6wTNSto0
2uNzkMcBfpsXHfY71FrzBguIpcnsnDr0VEAFQZzxo16ftxJyB3XvWdqwpCwmgYj2YpOo58cHaj2B
lXsdYTgBo4IXZ889YrncanQe7wqKwEd1J9uDjS1oHRd83lCoewF4U0QyowX2elHBZ/v4rAO7orE2
Tjuw6rEfWcbWwRn/CL0GFQiwv/7v58H1RD8d61ajzMu9DmZaRFgUh+wbA92tvYCGKzpe8hJQCPHO
+rfsTMJ44aLJ0gvpNsJ3fq2jE89gqBWabrMt6P3ZPfLZSC2qI9PCJLwHHc7qD3QzmPlrFKk32KzY
/K7uD2DEHA1ph0doYLr/TWCqQWC5o3dYBhYU4NrIalwWL//xbfV6gt2aD1d0uPp/kiIampHtZQMc
xyEAcTtl/agmsveFB+tRr40mb9tXATIRFnS/dEHEKjN2LOjMcgVgd8ecjNaCEvAcHAvIWvkbhd5q
n3enNnjimLnUfknAwl4eNyxIscoMq0LWFd5+LUpykW/jJcRVrrI6XoqJDFlR4esbr0YeO+WZtxfB
RcgHvCdMlBrRCuHduyMpFhuG0Ai/FUhS0zr6inGzWbpDiMm8DVE+adLbx5C7z9+Kk+EoNO7zIRbG
XTIf/aTntPOuFvOZuiN8svsIQaCD/QlISO8uioICdx1qL1Asfj9TdwxpfgsgbEwsAa8imJWUg7m0
g0Ec0QZh/UkQOtjURnEj1ZR2nADDcGGn8VJAnq1DNgF9OoLGYpSyJv5BDF+20qjAWffVp6FZzYmz
werMcpV4vlJb4Zyv6CknstEIoPqnl8OmaJLwahlGMD1G+xUBoxL9kXTxA7wq24xA+jRvuntKz/99
/kvWHUdEeTBQp6AXsp4pCGh2gZKhQl4kfw83dPU047v+EG6V20B7HRSC/C6iQAIqf6eyNonFF9f5
y8tqczyZMBvkQIV6Baq3GWU/CmCRtUPtnu0WwDBeU9MRH99V0nrBhSxMJ5xiUoihi+OCSHg6XoPb
kNx5vYUD/qQJ2f57XydH9TiNy+800IHy4bHO+y651pR+Oa9sXf6A4wdf1Mdio3JGbWSUvsR5c9rf
8WoF0s+NxzXXtqTHMWxohkxEjmK+vHHRP+9Dl8rGeJdVpcbSI+vmjTco/QGpIYmqp6slUTdXFHXz
EctI5MQm6cCQUiJFCi5dlCibLjz+5mUNCAJwbiGeRpoHEQ5QZvVxhFHUGod87IfcJXR0IgVAkEZ+
bDtOJzku6mCmFspK2NVgBsYg/iCMJuPXZsESkkRZUn6tZRBaAUE9y47SAVxhy+sKo5ai7VNmp6dY
dWPxZaH7LqzfOvi9i6leBlGOAfQF5P2VtHWL1F/VdDbZL94u46UKUrVa5aanvDtEthWJGycjYymV
liqrwWQ3oO7VG4xbq57/0b/qgk5XMx6LWeQKhZS0/bAJYpYhDBHRk4TtNDFy7atnm2E1ufQqwpK2
TvMVnmeAEjhpW5Kcv8tRDuJ4HrMvY9Q97Hb0DuETNoFpUXmeEpVdfOUki2SK0BKP9k1venEnZ81v
vQQ5udHF5fVUBtIvcWUYIG+aWg6fxVvPUqJzoSz3TfeQSR/Fm5K/W/1NSOxqpHWcJlvv4tngch6j
+3yNisH0NiCe3IGjvu0APUWghVMwDFz1VK8Ve8vce5UHYWd/kP67frQ4MigccIuZS6exLSOfzeaf
6TZKWgMxHT7jxckTht2PgAF/K5iXMFuSw2XH/Bll2V0tQgGxhTWr/AYXlfk3M/x9LLy/IqtNHCC8
3hMGkkiFyeUNrdgf9J1xQXNKER7uXR7my6K7GLHE+9wqpCj3vjuwKX2UwuQS3dyQytZKKJ6Ew7g2
Rugs7rBCIAc9hI8rCzLQvxM90+CSKiPyCq2k8hpJkt1ZqVafRh70umT/SQ39AD1BKp4eVBvAPQLi
7bZdr/9jHAo6N67DqiWV5gAqAjXmXmDlhpZCpsMW1p27X5AGgZDwHZlipdUtTSeDhgkT/Xdk1lgc
PkQXrFjh9Gho0rdYMPAyPPqQIf9L683LtAf/JyFwquGAEcleyfHCmz2bHLj2zXkz9mWI3fj+VLK2
MZcJkW8hmMQD4bG/NVg+PF3ZDdF2OWZGR0EnzLEXKbepcQTvtbwKg+r95jdHZc3ySO22BrLe14p1
HeDJnEzJRgzjd33w9OLoCneKt05uXIqs3Qf6Q7g98bCj5iz1XsvtPIraKAZw/IDe+LzVouhqrSKC
CuvUe6SHi9xhvmwUranhZRZJKmqCBWXEXqoA09HSHR7H2jmrKr5IByiiyBAtH3NUltZ3owDfipbc
iFjVDY7Er10nyTvBS1BMll9mDX/I9FjfbqTkE2b8HesiJ/lQDklJAcpIzsriK6GwrLFwahPHcitk
0dl/XTpU/qjp7fEgRz9082WpV2OEu8S8B8bygkrCr1IAvitUq96IZ9hitLodglifczN95yJIFJKi
2XLIzK8QYuVf8kKPYSQBJwS7CkIURo2ZmNynG5WOtMuY3L7Gjh9u8BSIKLCeeJKey0eDjc8+F1XA
qBh+XjNfKOLTrPpy9736jS4byvyPxn+cajLpwBH5484xQzepyCUZBX6La+1U0abgBCbbnXE7Rt1P
zqsaYy1pS8sqh2ezYlz1dw5MGeSZXOqOmtPX23b7hzteDJAeTi71gbnyFi5p/Ei7gLyzknWDF9TQ
cV1cQAWATuz6L54BTpWtIyOBlRMiy3JY2coO8+9UqNsPhIreToTrs/oqhqXoYL4oljW2s+TtjR7i
32SCh7N+LoTIjdQgbI7lYrDCo7fD9wMlCfgsDuvzDl+Dru5rW7b9TJm7hsngRw+tMZIYRgQK674m
Z913XMA0od2XPIqmR12BZJyPYmtj/jZ5op1LhihLQaHMT7TTipPsfT6DeSlWP9o0zTWlAR5jRwWt
1ZbEMIK+a4VEgy3WqusEIy83LHCa/P1SATVgQ2LvM/xfq85eXPyZhf+1ODIqmX5u4Izq12OTNfpn
NqO/niqP1jC4r5ACFbMsFVaWiAZTqjXFahAlFOiR0fWUS+/f+dUfEvJmgBTkACZ+QA3yJXAdA7dV
+7n3QUEl3NbCvvoRhvqIbBLS1ozRI6KVlvZ+Pwv46Ld25OuIB+labadLbC6mdO7+izi20CYZQ2+H
iwT2lqoNgz+FTivITAbM1mi5Y+1/IER8XORBIOuv4DNieP2Y981uu9Yi5e2C3J2Nyfg9YCs8mWGR
YiRPbaNDHcZbg7q1nyLxoP3BmIDpK0lPkjirl/zwdp80xGQrhh1kl6xuzGvDLjp4IqEk3Gk5Ppsx
ZJk/vb60iYM/kj6jd75eU6ZKIVNLGfj0I1W/cXYc9CkETBsEvM4qMebfMKwNMNLCMQxxw5/2z7ND
QW5Ze+KQDU6or3ojDOlEvxFKarA4IKEF9NsjSJPYuHBxP8KtqbSCx9nSjqKc4zuBUahVvYeXdHci
E07uSXaVRpeN1WWgMOeHXataCfyEDNB9YyXcQlawPZZ95J6kc3WXlI4MvBuZc0I3mXQ3mFhsa9Ri
ooz71J+BiK3iQ7GuqwyjxuBGDIRx7jpwurLs1UOUC5W/vLOdE8sLaKucpfOtKPGsfeR7eJCMTzVc
yvmremWXQMC2KjpG2/RTosciN7szI3onOz8QRCwstETJ+/qdev5Ip2Br3CPcf+MIZYcnozvhmmwi
etL2LmcDa17lP/SSV1WALaUegriX5fVjXzxyyzikMHORRg8odv7exghKqg0+mMjb0nosVEutn+Y8
hGkQnDcvJ4tag6kb44/ti/joxNVXwmaxPktpmT/c7Sq1WWWIa4THExNjvzVYS7rek5GWpJLtIZlT
8/Fn9YspwpKb5tHJPaxqD8Hu5ycDKtvbUeqHXs35WztrgwPNfuJ9Bg+1UTD6uBYBd7hpxHrRR6pg
+gzKQ8xZT7PQKb789tqvErvb1ShIx4gah4/FX2S2ZS9E3Ic2LTkRXXO+/9ZA9PvPS82/f2KLUagV
j9R2p4pnCfkswPmF7uw/lPwCzNxCyqbtEtLGYB0sK/5TCbWHeTLPioX7i53XVUd0KLvRVEickXTy
vdC9UsQkvGCFPpRHriSttZk1HTkuiu/BtuL6KncTws2kFAHt3Q4wzUmsF0u4NkwjRb8gzU+s1ihj
kklxVPSPSJlJgjndLYCvi8+k3b0qcg8J2MgwON8+WgszA1DFAOsDad4vfKS6I7swbbcyppZASHy0
HAHJgFn0HPKK8drIgYxePxasIhPRHv0/VFVRvRLOVG/BlC9NzYDi54NV4yQxVk2y2zlHF+cL+ZlD
8GjzWcRQuuHDjo5P1NvD8vB9KpT218wqCQ0m/qh++P7EAq2RVbb3T7LHSwRdCXTZIyRSz4bWOU3B
NzvoHeKWBb23ySpZyL2rhlefd80ryOJ9/o38z9qNWk7R+C8Y3CPF7hfvCD/Vx18aV0hYdVN+DfBn
0wpPwJyp1Gr0qe57JJbTSPwzaGRqVIab5tm5UxZfRpzkif2Ljm91kPFnCLE9LbVLUUfdM6JBjkzX
d7NSRsS1ApZTtxb6TZORhmzinet3JGZqTfRDZd4Zdbwh+DPjLfjvDmtkleTDaUnnzorHylvmcS5g
W0qydOyHmDfSe7ffJnqUW4Akm1WKaX1/UGOFFX2BnJyfagzlWd9VU3629N7Gm5ybFFtbhWUJ6Ozd
SWAzN5Sj9+X6Nf56Z83R1zVn4xXz4LOL7PSAwqxa7dKv4qlIEmP9mYvJRyz7HvkxxKpxrRhMwBwl
GWxJapIUrSLhpoV49juQcd/+yWqsJJEKU27kmtYHd3HtZYba7/5l/+zGVplzThtf9LfdxWabfGWO
1QGBA0yx5y4VEdoje/xWKjFb9V4sBO0K94Pb3cJY6Qbby7PjQsHFqteQa+FPBCEUIYG+agqJBOmu
7baj1qVX3BSe75YRK/uEju8+Gewr/9iFT1pJSM0ADAB1pooMF5mmVzcxTSnJPK74PQR+JmzTL1os
kjmk5X+lXWwftq9qE9ELSnr1Weq7Qwxo5ODVzEAntJGJGQLSIf/HPW6QEr45a+e7/KyUbGn7FT9a
oRhDuvo/MKLWrfXdzMP8yV6HksM/D8k1oDDxPAYk0tbvz5TwJEHOMLj4Sm/fStclyShfZ5I2jXNA
vWeEnMtCBED6LxJjotl45LMzUBK0n9v12uFG+Jwq1v8QVplEw9FZLAAxWcNELplI0D6ob948GZor
73EJ+96xe8+xAl2AlGw5LgA4n8LoeLtYo62Py6vxuxB+yKkLl4Or9T2kAT7ag306XG7wG6uWbq1O
6KnzJI/wDZLawzcMcpDm34jKH7mNKG7nsxR0RHHyQtNDhDtR0Gx4Hdu8xsTvXgaeqAGMvNcwULsI
m7P+Z5W4CbdtRGTAQA6DPEBUWQ6Z2GIpv+b75ids4cLOJ0/rvyzZkL2DazZ8aazQJpKp2LsGD91/
f+Gis7VpLBAn0e0NfdoevYn4+vj8Ji457QOPRjI1vkBAX/3Bi/LoVwxGySafJKFfNPGoJ3h+oqp+
DEKGbiKCyoXAM4RVe4s1hA++jHE6qztXf49rV43/EbawJRkhwuLRbN5ZMQ9sPZ5xjUuB61Fm4ih0
TumesZChB3G0MLfYjzRzQWppqHdBjv4guSP778wFJ+Ec4I1umUurCPzr4uX+gtxHU0GBcycUQWdP
3F/YqGTpvZgoihDDR/kM4APgPcrH+cqLGkQNMlV2qpcxuBRGuaIrFxbh60j/S3OsKdXMeqHEyNVY
AZItPuo7KgXALYf4gnqXtel3MFjpBM65Sl60U3wX1atcLqSGH6sdhBk7khTi5SrvJrky1W+zhQy3
eyZz0V4Y1NVB00fWuUv06lk5979HaZm0XVM6lI1r2SZgHHbQyaa7dD8zAyqOWcGv00VYXbLC854i
T3AgrvUlsDyW+e1qBaq2qWiYSvT+DihL+K8Ye3pbp4Q2fWVVIjtKXwZu65u3mm1SRJMY+8zl+kXt
Uk8YaiyliJZkOSpkoBIk8tm/76TpQSGNvF16wxwHtKSny5nrmXncYO1sLtbwlqKz4KV86Ul+4ORo
9aWQfTg7/NTh/eTZGfWAAuySJ3OAxhZSFj9BFCPBIPFxYHEk3SLk1HUASHSh+BqVQov6Usab8GuL
u8JdF81eI/+t3OcQQgDVe532IYjcCdX6Rt9+Y8t41qCSSL8epINsshXRIK3rSAYCoAGaUYGOh2kl
pUpTEnzlh8v2i8zpvDNr9GqB1795LINwOngCSbkHOGM8UadOacaLXQMf6vCQLJ0IIfSm7g8gwhSt
y1R9nsfajIcMM0zVdXph6unMam0fLbceulJgh9v/zicz3/AqzYcyOo7NaFGLG3tizhTNtMyAytvV
NYuKB18sjGupTTxJMIpZcc470aA0bbRSmDiMsjAHkgD5KSlUNB3gdmK0FwNgLYG/QNUGgKRjKCMp
FUbeza0EZcEVcrZqnkjBRsGZLQSBA1SDGDiNzHOkITGK1f3k8mxkgVQtSmTy3Gv8DeRav4/e9HcV
SrJOb6zAZ21tVROH2IYLj9C3uPJmpGuabt7KASv8mTcYpirrHm9pHV2eVIgKJGM5JXw7r4FoGzu9
+s5cAz5OPLRFOfpn2DtYI6Sf2J+naQw/acOiL0Yve3mtq8SlQpSWE3lKQ4ChUEti6Ku6rddBzlSX
HuWQh/fy+bPQN6ZMmkCMsNqOU9mPp9Us+obrypXACkhNRglDvIiI/e45vraiNdWJ8nvppk4AK9Xh
DHtWT0g0WOFvzYxEtKmWa5XJmLFDVGscji0bcPvjBhamch53YIc0Njwd9bYt/jhFvHppssjCZXI4
7yIgVkt4D7mBvtJzD7MSZzNw9RVUnbITccd42BZA5udTpuUEnTsrtfYGUa33b7WkgPvKAbxc0dfR
hAV0GTpRDUQhmr4Vx8I5EBjgFxkpX/iAF4Ov/5+Z3mUCBbDZ1XRkg1IIcrs+FkZEXykC2/GFx7YJ
GPVP2bRw7rK14AYKDIurV/PXj1Nx6xJPdwBWfZPkNPB10iOsrgYYDKtQj35tt3cfbM57nq10z2w+
0eJU59dwuHaQrjskwR9KyM7PTVM6Af7pPuq1uJZsVSmp+MMl+2N3ifjT7XnJZHc+AS6uUsBHM20/
HSAfmBn+klPMa8GLGAxAEkAjOnP0qm54/emW7eSal4k1a31Pm6VW93jZEswZfT+IqybzwOLLt8cO
ZQUk5Vwq/0edmxsYs9GzbwXHl2l6BXBFiPgXviY+HWpamv/Os+cNJqORcL/++bdYJLMkVd7GU69Y
v9aEtCIP+VsBuyUrdrmocYJWeV3GBhpYW3BxWbAM87iEoXJX/+jXpFvidW6f0oasL+25zpxwJ9Kf
IoFipl6gk5ZA9BhgfuH0jPpV4nAiNZHRrxzHMXE8ppeWoMTo8cbmi22++4sMQTR4PWR42OLfivZj
RmqM0sWjTPnogh1SJEa+QqS+Muuz6gy8kjLPnLzeWLkYS35J1pG+reNrvqhalIYK+pVbmQ4id4xW
PeNyOoy2jG5VOXlLD91eeSHah6RSYm+uwy2Kf5s2j+hi/m0KyAlWK9DhhMDeghxOua0Pz5A6coUm
dxnF9toHUqN6a+jlvv8RTUzrZdYE1AirYmxBECMCojWgaWVR5DgxwuiG2vpW7ColAiarD0fNvhmm
c09UnWuoOS8v1LUeEp2zWa3voJc9W1oSuy+ugc7clCSgQrOK3w24IdNwvk9ldiXsaN7NgkI1DgMO
dU5e8/W9uq97qXt45ZxIg/sYeqMdcmgEAbxGOda0KJ+Isu4KNh5tP98nOjxMR+0HWAStAWSbnlVZ
RK+IP7QsCgTEk5ZDGO2hCQpFNd+LtLkcXTLvflro0J0G/GeKQGFBCx114QChy/PDwmH+xizauh8n
yzRAllF07KYHzlTvzr2v+8ZxG1c56HBrGVj7qpa6Xz6jDIla020WtBwTrAZ9xBm0yoBowZT7Q0O3
SWNnpx5NGS+IObWKDIXgH7O19VkYA2Qus9IU2JbGnA7Hn9MCpvn99nwwvFc5AouZuRPFmgx3czDb
1hDSjpMZUQEp/2i7IEDy3bmobDqDoo94UCUYe/dbgp/ZcpjTeA7zjAFjrc633+0Ar+orzuFH50/Z
9xzajI+RixnjV6A6bHYtRSyFG+B8Hnn18IFQxVfQYOnH4AL+RIN8PG1yzepjkVqL54sIp69ABsnV
b+yL1VJTLltWc+e8BtTXk+Sn0LDvxRRkZNUvUQPcurppxE5HArVSS2i4XD8QsVfTI8h1qieDVG7+
Xh5JFkGzQU8EJSTYa4hOH+NmalKhJvu3CG2lTGOp+Y23HWtb/zHzwzQz2IS5k0tcfKre+qZ8RHhi
2yPoQ9cYEc+0/qfR1D3Sepp3B/PNJJo7vA2rXrEGig3/S/gBehu6SsmX6uJHaZPhqyK68EFjerW1
E+HAg7NIJclWOXr02cQ1jQ9oDGMMP7ThUIz8nzI5rdsJHffxjg+M6jOUH0mKUY5BA85x2kmZm0FS
poka+J+ypO10AKHuYflSr4+fTjIOcz6fhU+r6gXJ7yK3qlLx5Ug+KFGKt22gVyJsq0glCoQnYo0T
KrJkaeHXMoZXawzjMBYmXz6W4f8g9zLef+SMBgFuWqek8BrjSxsB5hAZfrrG0T9m4XjwReEPKvmi
cB17fZiF/EUUZZc+RX0EkUKRR78Rwt17Z6y/PuoN6AjcZcLWpE0egg+ca7JUiCWayLf6RvUvLqMA
zpmHcby4rWx0RyaJ++zA0aiXWAup9f6TPI756UckJHfvQ/xgJ4d/N54O2XiO4/0M7UjvFA6i/mHI
ML2gBwMLFPutNVSn22aF8ecxFeVtkicpKd6iudXqo3x/16h7Qsk1E+cElrm+0wRGuvhBSLo6x/Pg
f0RI3hCIzpakK86ghcfuLRvoR4yHM7pIvpfJGT9pIc7fzHGZ6MJz8W4L9DqXOlieMsnZbLUpMHuU
+Y8nj3jEt6Hcv41VTjoHKyWGHRkvUSxt4b0AQorXI2YNgwCTiAy2B9BPjm37YQyglKTky+eDTfqd
CAsbQPRu0AomCxY4VV0D0vI3b/DpXmIQ9MvzWTirSxQQ1MCsqhLY0uFNz3BCuc9ADDJrgbgI8XVW
OC0WxuOzQa4YCDwLAVCyNHCqYXPELCpr2s4FC771HqRwFChcxpvMBSmXoqk2zaYMc1iYWMiL++QQ
PGj3TZQAy5W0TihRcUn3kNaG5Hdh69b21gwr+RYo0r7RZpz8Gs40HwPX/e36SIR6odfIqsDFL42z
KkheQnC/2CLv+h3xDL9v/Nz/q4qhCNBEPKSoD6LhMs+YekCoAuvEhIGgQ2nJAm/lLhqhami7i3HJ
HjXKMK+jgOSA6dhd36jjVU53EDZPnIWg5Lf3uGVMyBnH7FtTujls2u7TdGrb78PlaoPvYzoklTt4
3kONMAblsDd8EDlo2lFHPvaFjPRFB+FN1o92/zeHbdKT9pCZ112zFcFutrir0Qfnxme5N1gceT2r
b6Nb2pc4FbDy99/NljQzf5MpQFoSlW8wIF2/hQsP+K4Z50QyEXAEBoUp5/ZEGU0acUE4Main0VUS
1/SKvbg49cZfI8q6ZD+qa9cVY+fEARNb1QSOOztNqV8V874w37VqF/TpucV4Rwtq3+xw2l6gaPuD
G236aizl9aEcREIItCE1Aa8/FxB6GTEDAYbRAzMhEarJz6WEYYHOfvp+xEWHE02b1IUHyf1MisHv
3/rXWeS+ZSGWrA+Mtl1m0XCLkWR63aSuw0qspWlOHNZhiU0HGVxnGV6jJdkunkCWxU/pmYZfSxL3
XGv8fl6PLQ6v3SJlVWkByhTMzPxVQ6IynwMXQuOobYQt13PiuY0bgxjYmmDwriAVXRS3/5XmIPWr
WBpOCDYs9aG6r+qz+Q0KCPdHw126DqddB7W1chSF0OzxczwxMT3jSWb36t5aijB0APlhuh8sDE6h
vfu+ksgX+sWV4wrOOdQk6Iurv15CZoWcNnJVWjjj5QfEx26aKKxVkn4YttTRIh3cZnqM+rOPop5x
6iddGRP6DMuAyAhfM+Mfq0Io3bQUhXTofCHApXxWfAbCMRrlqbNm3DbzkRI3LsUiGjK6Hdrer/5p
ODz/haQs6X43TRBAdNykVUgGTt7jCUO3JuOzl1aeKO/IFO6zc13tMjpVl1Eww3K0sVEUYEIB0Uh5
E18ndLE+L4XEsS+j864+jQAyad3s+b7qz0Wz0Pdc015Ucsptteed4mYZYsHYGRcgjGy4RMgo2v88
TvLzPDRepj9RgknerAOOyh2fF5Oj4vlBFLfc5J+Uc+RpRvjl7Bs/BotRBSHjpYumJ0G0M2CcD8+S
Dc6/kN/ZJKH5w2G6Ggk1cfTxJfMpWOXnYMXDGBfUxPt/o3Z107BDJ/vz6gdvM1Py8tMvPSZWU5Tf
9v31Vk8P2ygV6Walib747TUWdzENKkZN10UMQpIjjxK2MguOwNQMtGAkALNEWnQ4hoEKu0GzWThe
UTBVIC4lpCrKdOJLjIP/n2mFf8DJowns/mhWqOcAhDh5JcFfnCONUGNHQVJMBikBwUy4pbbiWBFb
TqsMUlsvlDSAnTHxoOg/4BtXLp8JmE0Om2N83FybDLr3vps5RD9Z2YWOoEc+QZy94UEwyN0Z+EBg
NFlqxSRqRjEc3ftKYf0p/QszX6RTfRQujRNyCBs85HCjiYMb60Eg9AaGYV+ygN6SaryrL2rJmvVC
BqO9Kk6TTYFyQ5pUtl8pdvlqocrA2lh5d9lRdiwgjchTlvWSmMVZdu5SIG6cvpaJLMX05f+I267F
iXL2QXSn3/aoZ5Gw5PXYbs3tXKG6WkZ7tD0RhQj7kaqpOUenR57cybqFVsNKNlRc39ZpzolfXURw
vUQUh7qZOVHjeWHI8fUsCINrE47Lmz+ZbjSIiwwmYQSLjpXz0JyC+kOJ/7uM3g5mQ2Y+EO3Zo1Gb
6CzlPwVZ94bslQeCfgePjFT7EwmGZLLpAz5TdMrLU5E18uF5htEah7P0Ux9SDz9tAzgHtQwlOg0t
T57ATfpxGxX8Y3sJ2IGhqXIi0ch5r2iG/yEwzG79JA2NtnvyQQXNB2V8x68o6gDHz9R6UOrw0diX
HaK93rR5AG2SOeeGFZ+rzJSICpDrR0fOHsY1W/TGPKZXdABzwpG5KxS4OMKdWIshVgvZxJZpJJXy
CYJRVh6u8KOWAXMxIhM4jmRQYcjCwRGjkNgIZr280YJGfaqv/ke8+svgbKu2nYty28Szy8eVgiPd
P1jTC/1dkPqZtCJacqrVOncvpXNbYR9LUb/koDbt3mtVxWIboM5YabA6Epu+nj1XIBPcbXNE2kjm
2YZTiuaFljUzjH8AtnjXWBF/THCdj3aq87TgvVcPCVvnySrf4Qz7MsSbwADblSH9sg/mxuYyPv6+
0v9rwv2gjTzkmTNBUIqx2SJItU1LsmkC0KLek0kTnT4IzykK47u1IMdEGDU3EJY1rKn1FO7GwpdC
Syf9wrYGSFtPG5xjgwNeur9nI9XrCZSZb0hbycI4Uq+t9S1wo1KprrqFo0cIyKd8D1hFC1Q+l2NB
7D04Ytt6TCaauT4Rz/snU2TpP0AIyAEz3DjSOpEJmCuIXl5JB98D1hB+ZxsX6Gxsb1wqqd1v8zyX
Nixj6z/M1Wzubs30zKlOUs2/4rUYZcpM/Pn28abCP3rmuL0f21949Qj7qXL8Qg8Bz3Ote68NoJiw
7zoaWQ3Tk7QBD7qbGv65fBJAfNlEznyDfeBFpajueYU7cmUa6+FcElDqyUqoueryiVz3W9idNKwP
T3kpfJv1fScQ5BftYeBs32i8N7ao1VgjQ1y6d4IOZgG341mILN/sYWwAziKF+yw097dSp0rsm4hR
UMYFRs5yQPVVk8Gowbky/ll3BWNYQuQTNriS3ALicfp2J0DFpWwiSChr1DHi7Bprio0WR3VWBP85
LL7zVhxpZvn08gQRB4ELqWILPzvZqvT90LD78Hj6Ehc69BuHIr2QWpPPlEMBGh+RVy0uKjAWw3Si
+dO2kVtUITTh/Lm+si/LMB0aJ078uCCyuPQcWKwo64PsLwuhatd4wkVY/uj9rORUrXPEuiQPYMmC
kz1LvF1kTkWsRuJdvcyPpEtpYLFs//n5sfsY0oHRtl/zMjphbimDaCs71jzVciRCMohSSFBi+i0C
MuNHGjF/N4kjBQNnVkQRCVTMiyxJtdFl6YUsZ3ePBwjMwgFN+AqR1/ckQEIXvA+GP20BZ0kPdSxB
NBK4G3ydH9htsA2kjlcvEkr9CnFfw8zvPVGOw4BRde2Zh1vWzhNNht2cvc6rUnqMtvapeq9jkLol
/WfpKRFcMCb1NL6VwK229Zsziw8ydW+K5HN3PmAyQsXon9YlqWhj2TT5RaS56ay+Lzp7btnu3OkL
ZxkWuVi0lgiCDmOkuGYM8lmwcjKJR9eo17B3EJRs1PLzTb/T9HxrnrBSto47951RoFQ9pFqkxQfS
3GvBhqzdxI2x0dcxQmrep/WEgHyNQQ9M1zgqCuDkRoRJTGCJtv18j2Jm+SOXqrDkBjf0sVqQorH2
LHqjnS+TGS23sP6EZmDc8h1Ran0hc5fDcyRarry6+wuY/GEllUFEL8vVLphLTVMaq0ngxkVy0oc6
uKtn8jT9poyBBORPKD7Q9CmlqNpISSmCS0L7f2FPjEseDZQit69rhJ/JsXmxbYwOkrwF7OUa77Du
w+DDn0mGslXPaS1WiQYi51ZTRELHJrFJ4MSWexLVYSIevDMVUaK9xMx2HGFuKR8wcEPaPoZJMwVS
aqI7Luh7de+PwRDXw8jDvEWqvCysUppeHU7nAT+YtDx0J1WvcZNoFGxrJmV9XD4A0vmef75VdMSM
Y8FbtY0B0TBmrT00pWR82PTRk9VHPbDI29N0IOrJeETpGdeZRhqXICbPdXDaAijN8nv4L6zhZdMC
1CXsbMuLq3JI7ZIs5EvSfOKbHRPelgHkoBa6ZA1zDERTEqdlOqC9VxswOo8k5aauT3kuZJ2Q+cBD
Cb8FEYAWoM1LjJXqM/km4xUywcrq6Tq1XwGg+ia9F0wBhCeXeDvL0OIiweQfd3ox8n1yoI+8efzf
p/UvOdk5spmsrBa/d3LD79XopYmPLB4mzatuPq7hMc440N5g2/6pdSjO4yjWWPU1F4Ze2jvlRY0W
+EUNq9eMTAGQ4e7f0FNDJwr99ORHkMiDw5+ePCyky/EF4Pi8DZK1ecGCBBgCvMX2frgxhOCKLhVU
WzebdTnCNJpso9DSkUi59kmXEBNTGgPW+iBL3cDwSlFHZ/G6ilkLhEI+bcX57i1iV0UpqljNG3r0
PDsuiXKWEptdwBGgN4T1mMHxsbwLU2OgcqU4Z9QsES8XyUaU5uiSSbOrzJaqlhluB4hYx0ppgDPd
AoKXtaWG6tdOqQpBlf8nzDT+0HVd9S0Xi/Aca55dVw+zczAq+G/aRQpxR2zy2L4at4DH8+d4wMC7
tor249u9SkEEnY0rsTeQVui89QFhEIvB8AkjiofTNHyC/TRG0GMLWYoS7BL25B9D/6uGUn0Zxtxz
67oYstJi9oOsTTwP+96ZuV8f8t9Hs6hVe/iGapc4RwBREhlFl5FX4hOoT8pdSJ8vC7zs/+FTcvVz
wAndsSaaUWJ2h/pqDFLLRAGMwfKBUb+8FbrQ6bmp9Vtu7FyMH+rjf08/YkqSPfvr2Bmh5AnW08ml
HHcR8cE5ZNRM2gPSkICaF7ocfEa62ODl5wreLZevm90WN8ulTCRxWUee59BCNfyJBysqMMl0YK2Z
aiscUWOWUru9lSWxY+3T0xAT5gs6bN2cDYwrfb+5t3gKv/WjuQvXDSwZRs60r4Dvoubgac4yIJIz
nDWLYGYOWAU3TTzr7MzJ9+cmFnHuFMQJ19NBjG4G+GSZ/TEt1+wqmgOjIuFjEtuuqUfOJBj5yoIq
8z6m+58OLXReoav1D6tsjpUfA/SFT8z6RYb0+4aGx0Wyiu32XSiwBP06vBp6pUgHiz7mZ56VZEAH
zBjlpe8iJe/3RrPnaVukYTFMJNfcuQu4tdhXdJMTxzG1qtyzNlYCcwlhouLswOtSa2Q1CXeN9ZLt
vjTs0KBSUtpUi+rgVDG2/7wT4BOxdVhvU3C9+VTJ2UnihZ8+NeSFEzxEPZweu6It8jkXuvlwWqmf
edjOv3eRwiTUOlVPECrs36nuBajBZkIXhAD5WVA0590vDDmAr/hxN5k/7zjblBUPON7nU2jgXXqM
DEv+J8TNKhjtY+Waqdyo/vI3auaiRU4JZDuGOUllDe3+sWOFTWSUvaK+gUWIWX06PkNgLjB6r0b2
9DG+/kt4HeEgkufgjB3Q4S1OIphCmpV+55DLrSA7CQEeYq4ySN0k+y7HiE/f78LWOzqbNEGxRbB9
6kHVfBwylB17Gfsw9baCR2SnMOYLQq+wo/nfM6Qz6fmn+HTOMqB1Nh46pUSjWccUgtSeVttVF3om
hhBsOOTqkH9w09zLJRe+Kf7z+X67ZpPxwMgaM/rA1oWOOacG+uC/C0deIDU0Veyn9gz7nHpDHN6A
f7EouWCn1RI7Qu7tVvd65B6zIiRvnIIwjwNEcDXVcTPn2L2PmvGKBUqwBq9IpPEXRyMihi3Erhu0
D0mxBvquXqsOk83auUTa4JrzQuhp0mD1YAKrcDnB1lzDqRR7UsgLwzYNABFrGNC6n6z+Eenz4BYl
7YQpoGmxhaB6l5Zj8M1UpjkFTvN0aDlB4uPHMCkbfZrb9cAPYix/+zngmAeklnZshd1h9U0Hrfku
bayGzV4lrJjkHupieubWxDC4TZ8e0kKnLSASi0tFslxjLLMhl2HnoAYXvYCNPaN2WiqNiDvZmg+5
tsI6effbfhcRlawVKrgMF1//Jp7nS9a4Azed8f4q1AhHzHgmWX9a6aqZcTuxjEOCoQ0k4K9DuDKd
JZcVlY00DjjDv+zB/2lew80ouza7ksli5QGLuapYWqTHAQolQphjHGLfBEA51Ndwltw6DmndVfLm
R63KxzUKxGkuVJzrDt2CVEHX9t/+bCXmsmfiGWUBkp9VH5L6gjsCO8s5XvMpOmPbSpx+Lav83poP
kyjuRWgL387ptkd7yxMaGknX4TD9SH7bOvFL4fSutQ141zbZnpotQNqbLTyQ1DtUlyk2AYHGNIXw
OuM57UmpdNaVyBA9kYS4b/XaTfN5P7PWxZiieJYNJxmhqRNIj4S0g6DYJN8Cyxog+XUOVF6U0ZF2
vNHccZyD8f5AhTlgZzS39ktd3yzNXsBLf/RqWngTQLWDy9T0gTLehZJarVKtHL6XwrrGfdJQvP56
nN17VlEXVYuTiJ17xF7jHxlazlFmwM1qh2CXEEsxdFhwct6iIBHvlCV6wzHi2ESOG5nocLvMvYJZ
yuT9ipuUin5MSpzhIYyAWT6j5OsSsh7PmtCuBUijmUi/I3k3FtFH6hZqnZgA47p+0rn3Kfe/lQ9O
YQrYqakmIVcCKMbkKAoqUVtkLd4QHQhUXIyIY343SXZebmKb65o/n+N/pRi0e1eDjyxHp8yAKJOr
IlPFMMMzEVQRberBEj7gqmQZrUZhYQNz+A9U55glS5RA97A3F2vvpRFsG+3j2htKcJN9eqUVo6mB
1pAxcpwqNcvND4Ve+EEJykZSFe8IRYaTlNquy2oYrXhcKn1sY7Fgs/vACFG0N3btzu3El1SEptug
4f+aJGXSKut69bz9MABbyJSSp9yOfqaaoYlgbr0Sg84SWsFThOZ/sC/w9pMv7KMKmpuVMsdkdVf4
7cbpl2xMBdeTLHzR2SVTTPML9ek4HIDMmNfD2NDECSCxa9Q+Hv7dHX0siRMsTLzMa26L+BKyEd7K
Nkol1PAuI3BrI1L6eyRTx7QGyBHX/D+jnn0rCgJCQbNao6DPbNvmD8cQHy6tW7/skXwSUomnD7op
CKYDwbVjTCPiqPMZud+FhBEsvlOslYZZur89HFmjcVKVc22DfAuAz0jc5x/sOSVDcX6zA8dexBIx
W+5Zg+aOwI28geg9B+HuMKgnMXT/6k0lVaLgI3uMrc3Cf72blqfrceJOo9X+nePQM+xMlK2IzIDH
wna+wluNQRmHznkA03F4prvdxuk0E9ZmOXcLOH4BJKAbOr6ZlNUox8MKGU0enC8tZVgQIdP9jSgL
wsinx1YpEMuEsP9C9UOIFxHSp+yITH9o2ZuwBWsa2/pRB4+8OM8PSlR7mpb2TLuG3lTl3bGST8s4
Z20RfWbtxnmXK+wxUYDzu31xDySPWAb4/No+nK2Uclk4dfXsuS+XNjnZLcb+zbhjWb1odE4b7tQ0
BB1PnqhuEoOohKITSsrDxKOYUfkHM6VlqwQGEU5Jz8rVowbaeKE9N4fUztbazpcvHnhtAh/PaAJM
bzvTyLSqnO0Sawm8TFTlu/oW127BuUX1fsU66L9ijhRFolHNoYig+PJlttSSbXvs51g/EnqKB5cG
EUsYw4uRVGP2WFQndA2cPE9vtQ2MLeX9Lc8cDNAB3hyeeWbRzJ2Wojvm4ExR/i+Tw/q5XDDpCb2S
vNrwGFmcLC2LkHKNEeqaWQ6rGxdXeaJh/1fddXXzCZ+uFnvm4uHbL2zkGEBnjb+lOJ2kJ2YkvhCA
Yd1NFa7a5bYHkJyD+NrZS0XSqW1XcPOROb+RvkqAyVWtDFWVDtGvdEX/20Zjv4ca57h7KGJazeXr
SkSryyn+8NpqMdti1DcgP5x/SFC1NfQc81PLbbCQztoqodPoLKoUpyE3nt72u19Jh9f+Xu7Zx6zx
PS+MDeczBU6xOp1d5oDCiAsKPql5ahd6+vknh6+cDjvs+kviV+Olk2jtfiZJ8xf+1NEx53CVrHmR
bq7YrPZJPDhFNpGtOlOHAQF59ew83xkF1pO5Q0/ymGMEItakk884zZivGGIao97z9ndpbN+mlalp
Ni8JVEKI4a3jEj0T4t2MKCZ34tUF3GyIWmSU1EdsRFkterLIlQcTwH5w1XyRvOtJgrQLyocVqwJp
zi5fYNkIpUBH9xyFcJx4p8WWiLLmUD5QydNR9nCiC8vQSw5yd5zTkYj3NS4kCeznKHYx3OTWOzJT
+/H3eHYPCLVKva7z7CVlV1/FXumFjKxiMynUfyIIJm4LLsnwkxc6VasGdmK233/UBPNxcHc/rFVs
/Skpl5mR5gSR4lBnhXqCRid7qAEAOfntbolJqVhB/pY83JEOuOlWLegOx6ixQvb1BS7JKWpItVwS
LBrds0wBAnbs4utsOOjyViELy+XMt4r6erw/y4hNx+dGYCqLX8GavftpJVAGT6ySmiLxmMvv9Tlj
wLMkk94ZDUC3ZemWuIPFy4RK8Fupew8sX1sM/jYLX9tu+wwFsj+Ari5Qbo14ak0/Pq43BsR3QQgc
WkBMd2rjrFc3uKAIiWnzgDb9VDVbA4BJioPeL+5myol59D1Z5KO9iBpjDPXTe8z8cMVXfJAZzC2q
D2gOV39Vg10rzKr2FB3/hPq4GscsYWxvCVi+4j1EWKNgIey+k5hN8ppn6jqe9ukbsuHgh8CnSRqj
8ii5cs/57fCr3p1G7a7Fwim5BTudOx5i9d4cYu2IliU2wWrxWOWFVN0LwAMn5wvqWv7zUlvPGJVS
Yq7Th2s2/3wPARE82askbaSxMCEypXp20eGVkOCYcM0bKDdcsW3qBF3+L/x5Yn2h9lhv+KNVZpFS
bZpKRn3s++xJvgj31Ac5fGXYHrdwFVrjupF8U11xXijZ4xp3w7xb6zi0pDdLreAjj4VKhUBCJ2yY
MiuClow9Tw4IwNFibnmjsJCMAE8m4F4YWSt6bpBoAx1XNwGSzTHZ0sPkzR4H5KibEpjskRDrVRIX
0QZ9gf40fPuoQyyw/qs4TJo7/Kz7z0CTdq8+8cXb+EWfj9G1caR28IKO01/703mq9xM99A418CgF
k7y9WQIuSiyWwG6ucmRfTTLDQiFyuQnBG/VExhZDPavm3Kcf/6xNY0sHo37JbT0PMQmyzqD+/8An
4bfWoK9+sEnUl9AEvzSCvNIeH68B5/mRNXYp/MVn4EWADnC4twrdw5tmVDhA9jV2OcuBzSo+AFQQ
8rmc2tb+zUWLTs3GmdZ0HfDs3UczdFfnQrIktavUDA09qOlx22k9bu40ymsdymrRfh86fhjSXHu1
VetT4vgUdx7riBEbsahcG5cXLCTH3tsuVpAp1+8SrkcKiyApAXfgspCuh2Yys6/e/KCr9075V7yH
3uGCZMORzx+A/mQdu5huSr8tgiVRIMyalcSJADLryEuoZov/kFHU+2aUjDQrYOsZ2XIUSOXaydFq
AzO1PcfRrDXCmPOTldjFTEqSKVxSTfPcF9jXMtc/Hoj6ffFaTdiiYFIqRSxAEL/HX/isbstrwodH
IyLBMxq9I7yHEi4R+T6vdJuytfuOELiS2O0sjiwbj5ohNICfScsS9JMNW41X0zTS3kgIBvBg4hCV
KiP1TAtiUaA2U3Jovzgmky5KIvu/2/J3nI/dWzcgv5kWIbusm5foa3eH7gWff4Gc+c96MhFehZNh
Mh234lMRBBDzVVfS2ya3u+ovF7gaBisuDRg9WDu14SnrygGVPzEoGeFZzFfB0XF4WHKS9vQI6622
hUmhMklteojnk/wwMZqFh81JRDUQrQUMtr+yGf1uNpycibdB5Iis8YKFSupeq/VgTPD+GNytNNjQ
xwBxdAn5ldDfJSH7i9JVyuDaaUBmDgbdPzFDccXYNuiG+NjKwxlvYmeiRIQnScC5tAdXMYf2p6q2
Te6M+f1VxlrqijPByZylhsd4gGq2eZ7TzmR4gQS5VwFoNFnFVI5mjCw7tTC1R2LI2jE0LjLzZGjT
ZsZS6hn5iNXIhFEH8IwcyQ9V9YhDYRp+zCp+2ii52mh/6Y8jnlI9P/45AOlK8b6LF5jnrmnlZkwn
F28PE33E/kPi731i9z8Tfur5Q0dcL747fuoL1UM3JM5f2ZdCHYJSy/vIeSt5FsVnMUqi73yzMRLs
nDZEngLI+8Ozdq+XzAwPN2pU80eHgM8gud01DqLo/i5lOvHEMTHWts1UQPCpVEZ3vhLxpAk1v/Je
UIKgTUutKZcCjfNWQ8wxOibixn+aNTY1Nhf5e4ZknjGGx2HhuD6jiQh6RsTgfHCcoLQcfh4G53L9
eyRNmA9cuyEHL8+feWq9k1eLO8nH5taRZcKNV4BRmIfHBjzlT9QhQA5hGfETurISNOvFBfUnxHbi
zCFc+fe+DwDI1Lj4P2UEOnAG8tUMQvdsrbFDQG0AoUDWV4nR/BV8KH+cJjXxPg8YRqkdv3TrBF0V
ZxR5fe+Xbigj7CeSJfxLtOPBsWgyeGZTUV+RswuBrjPUF0cdG2DfCmQ7Rb9j2eNf/OQzg1vULxrD
wdYuekGXikY2FY/o7kHv4OKljxCLNsTi990r54+UKiqLdB6bvwOVxA7EBZdtpjGEyeb4hBQfaDG4
04QNBHoJ9HablBSphdkYOzDzqddIdd0aalrJ7iY8itwPfuPRTT4FK23ho/bB0M3UOZn86WF8v6Wl
j3OCXEp1SbjVJfnFlfeOlvKQJ7Mr0jnyH0Eu2o1M/c882lBvJO5ovMfZ+1OwsbyHHHzEwKDBStEV
uWzhwsYepztLyaCCmRa7dqLr7e1NyI6PjD2V86lz6JVQU5MPvN3uMJFEVDqxlXokt6WPuNPnntCO
szzeIzsa0NQNGqadPMrYJOtWKvMp0CCG3wBPLEBtNFM4EuF1WHOmeWGXLZ+n1ct9qlnZI9U2L+VG
TktLruyNtm2dBufldzJzib/b/5RWPYBnuQigWmDj7zTLzZprEl/REhDlNNjVJ5cdJXXvu5Jm1Qox
XVi8v09AATS31stqz0b+ZqVL3oLqK0Ej6clnYwd4hoAIXuAZ88iXiFoYFl3s2RLMuXEfSv4pBlJ4
vD7ukZRuF64iVE9isO6yqdycwxiX0NsNaPkdwmg0y4jwjyUEIoF+UypxLwSFeVSWmFf7KRlwtpak
zNoHUWT8OWsMOgPOV6pVZwqWxsf5cIvauoi8Vts2TkD0339nfxbg9E/bDp505NkxPrwv7/DmQC5p
d+l2h/0nXzpHBg/VwpBjvZ2BznZCbPg1QT7NH2xiDip6cLAcyscJUSWJUTovR5oriQCT31yFS6IH
jjYr9Pj5jjdY2qM5bxUZTDO4PFwP1IoFPNDR4Iqe+FrjK4m62kDMeOngT8knbhwx6Ft/vFq5bD2L
VbB6hZMsmVktFuGMIS6Sad+WzuEkjQF0w/zqVYC3agSEpIabJSALYFK4YKXJ5Ht31/irC2Enh+Wi
mABQJVdT+L3unwoB1F/bSA63WSazldNByrDtJeeridy9FLRAkjnNmTTHnA/O3QCv8k44drcmjfuU
sLtkt4OSPkMpvCNvH4l08IK3S3+WKdwxMruZbd61skT5c5ruYndhia9oUc5CVLFmOap+Vjcl2rrT
Wpt2/yYcqFhrULK2Tuh+Hys0qFOphLuqy4wPzYRKDqhkJMxBjAEF5zbbyPBczDsUX+SyAVukrwEq
d/S4z6VsbTqG7zlbRGcqRc75/jF13ta+H9Ylwv7vGBwo05wefo28RrmhoIZCFurCHsac0fMf95CW
pinEzgEYeORveewc4UzOGtWuYRp78aASXOqM6CGKZ/BTtyGFwmKzYagYNHIOU5rXMvbnCpHCeJKX
CAX/4iy7NaUc2RJpNNP6IAkBYbWAExHWG8lS4DY7Fog1Vf5po1Pi3REp1WyVcbcOZEfVzP+SJmV8
GqJKIdlqRGkOQM5fI0KoX5nyUXTsx4rQrzH3DLvgz3XksMYbE6RXvgxZRM1YZePR/UggLoZT+WeR
xCFmgVyrmvs5XrKtzpoaZed32cmUPqOj4rIWG+IZunanYkmixu38sBZOvXOepctUskAxyNA9UmoL
190pW0Sb8gnNYQUVga4qUjPYpsLhDzs+fmwmYw66GodzvuADpZKydh9tu+9JltjLRnl1LsjTdsOW
tkmBSHQKWu1sYczzDWSOziybHp4OqnVQXQICR55OKbN0gO9IdyZeAfaoz3WCs/79qaRmKBtjbzkn
aXLJecLhNg22SMiMlsNLZj9s9deempLjyRkoUEfHBUj7+ci4ZjDom6piuKl9xJg8SOKxrkk29aGZ
qF33Lo0pbZQdhkxyHhSefNV4Z9iJl1BzjU3/4DX48b8BGVEXHQXwRwvjOyswM+4yCmU3Rg+9UQ4F
ms/Ya7CfbqCNVEibJbotoL4pX3SnicotfyYh2Fx/uarS++sLjC19dwHUIraMIbCQgsI+7H0met85
IEjmhRu9dL7j4B0x24iAtafHuwW9/+wLJsfb/o1wkZMIKg4yHsCPUt/QrWQ1t/nolTXLcFXpvUaR
HzqsyyQZxuiiItk8svmh8YP0eqfJvqX/XPZpfOLxex1Th4Pp+dzowgkU1gOKHUC9mXpenBIQ+tYQ
ae7nOAd3XpboOlN6a7GKI7M2c/V5JJh8znWso7tbDtnyGc6PmgahN3kxhFY/s4ym6p6iE0lY6ynI
mOkJ5B8feXJwKxKbiZr+IYiTtXHxkEeqR11MBE3ZZXIHHJyGYXQkbfBu7OMWmPisSue+Ke4K9gSe
4gePGIYjzC6ZCK+OGHe2dsz1swRfY66mfcZCmAIzemvjah7zmOmlQGrVb8CsNLDbEBJb2eIEGJqn
HSOFkhc/ttGKug4aQeBiC/e9xa28iiYRumLoOAkuWOHcxyOOMw3jtwwF2sSufFLkBvjwyN9hyzgq
dSiLIO6IXXn2vuMo6k1S/V5gLJL/EX3PdvwhXySlIxJ+lSUII1DfR9yv5e3rvRmkj83ZnXHESKIV
QyLtq1LhoNGBi55s0sjTS7xNrQuAXaOWs00/iQFN8pzj46rlNdMM8nA9fhLkml0MG0vXO0we5LaA
nieeyPOgQBSA+yejjDEcAsNfM/rrxAPsUuFC8z+bUUm+THEFckZkjoavNGIEty47YAJgv3q1la8c
Qzfq90nfjVPl+H1YJcHiIPhrVnTdTLz6lTAe3cegYBIPiEkuvlVLOalfeP0QpAGWX/JCp017Y373
TYWZVk2IOAIRFnYYMUvSM6cIiMmZq/YXJXrE5wep95HN0Pfs9ba8LPYMeWxxkyfZw/yv5WBjTGKM
3xDHO0XxxQQRFbx9YubavepOVpbfEh0SWoEJgzwKH6m0PR/edEj7olFRT7jWjOecGkdXRazDYwF9
vaG/3H7Hi1C0ZYXTx8pPt51uU6YbbyG0syP8PBXWvACHAuiz7K9LOvTWhrBTpGr46CBskwHuPL3l
8LfaYXv5rf1ULg/ULzfC56Pyp9uk0xtyEbBnKMWzl+RSGQYTdb0VOpbayQTRV5yIXIYY2/5g8iyc
okUKXF82rmVcmEW7/AnNvzoLzUb9sauKl+mS51Itur/FwqsILiQQrQlj/Dc7555NyJ5DJskPJwQC
+tiYxuHOkVhfF0rxFpU3bfQRMEDT/7ofKd4XDdcRQD+5Glb3gh0oAj8YxvglF5MH/4f18e5Z2q5x
7YHnfxoPJm3ox73Xfyp5mqv472C2cROHkd97/NVfwoNH4aT/vB9Wm/kWNQsr7BI+QTgF8wBHF6i2
n3cuV2iY8tBFKQaFdIWqhfM20nh8t2ZVD8V0nIq9xhfpFl9nR7NrlSK2IPDoCrCRxpH5u565v9Nc
6Yo34G1HqeAOZuthk6uiDnrhYE1fHO7qD+wvDK2k7ZZrZelzP5u4JTXE3CcKuB2yFfOAi6JMyON0
bgB3Lbqb5FQOqvTcPD07YxhnBiToV6B9DS+SS0PUpHeu/flYFCOTCMgHgA2P3mJ1KlzPiYpkZH0W
CmXSrgZlZ8teDBv/Cers1O8cpEUzaWfvZ7LYssiS0Iux3nyZb00Az5CZhJROTeJKIagTcSbbPfWT
8PW4wdWk1B5+WkzNn638ZsAe63OGLd5JocTZcB0Fk2QHZb8SQdgdJvgO9BrjRAJ02Dsjf8HxxZSZ
xO5dMkJkyfrT/6vpe4jXahsI9RfXF5cbPInfliSy0Tr3+5rsdtIbpaghl5vRinlX9T0Gq1A/Ccgn
VyHNKjpHdTPG2bQnn0nTLG+/+89gbjZ7x6ov/a+ZM8eFDeKT4/tmbBK4YwGKNYfRzjQzz6V7pO4J
Unc4IbXCgLSPIcfiMrAOf4WOEo8AVEwKLSWRiJbTmauG5nBXivovOihzSqKzVqQM1fdvKxg9rla6
ZwWtrhb0a6VntnsaAYkagF08pPIirKnJAU8CFMa0tgrLhACZU4nlnDK45GofhGVwi38Eh+EitbEp
ON0AZHb7NxjTNyO0tDQKWziqtc00m6C4pkdWmiwtYKmaxBEuQjuV4fyjQU6+V4lyD7XWWWELzOkP
iqnG+u2SE2oJ5iYI3OqylHUQxmQhlrMuTSxIQJtxrfA55YF3joiy6iwdl7+80oU590gs1doU4iVJ
kVGPIaAMOUaczNi9/pFgAUU5YZyYTGlpkBkmRUqA/cDWsGFAYachuRl+usJ8PyNmETHQz3JaZaeM
DmYzn4Os7FVjiwfxUt5SdaXaKxrLN0TGlFBffZnP1enzfxi4eR6Tcz0f7EHYiiIlIvx6OFpOKxfl
2QJbetZw/PhnjjQqUSkfkHOmHQK13IusviyHUPIb8lwnRgFVruObrx3rLtbPnkeaac1yHinz4QqT
GCvBHoWqGOP03AXyxNDqxeoFmSDLObJo/kQmb3GhEqqQhbqaBIe0lFeVMsluoYkKJC+tNXHadNan
Vs8/EvHt2GRvWrm97vqZclNZCSpK5WTjU75z3203CpUE8nJyLWHQG6A5j1P8fY0lFCkDbZdoIpYN
XZ0C9VKic8LeO6usfJ1sOBMY3BiSnkZFR3cnWFxulfMpVu3/OEqzPhE/6IqcrDBwg9b0cdQBtza0
Hahhg2iJV1Bx/m5KcPwCgmogyXIHar8T9vmtM/yBKh+eO/kiURz/sbXutc9Qc4B6twel5KX4eg22
QCYKfP/b0sI5vLdTi4Ex7X/cdz9wz4FypOAe9ZBB9mBzAzjJvqT7HN/l/6CD5tucvz/LNRC9Kds/
ODMWnDcAOeD3fjzaF/9sxfslPFeKD9f0tcQ71xEC8DliMdWqatECimygGJVnT7Ki4ogVJ8oYYguz
5zyTpj8vS+loyuYVcm8dFkODIK1J8pVoloR7R1fC2k076qTS0AKuE7ig3ykSt2Wv24/uNizr/cOo
hKLB2LmHirwQhb4aLSzbOA1b24PkrJHZ5IVqR6UmmbxQ6RnJ69FVUUhhcMk3HA9oO1oZd3Px22Vx
yb7LI4zTb3/IeRUj67Esv7ZTLRNqK9QG2OVaqNeFqQiCSv52sOnJqKyOuINMCGtnIKyJWJfQ3veg
x55M8Sdqk0dpdy/zFERyOG6RECzjr52yjzas54zKOvKmyQMkIzo70sWyNsUDnbt0IUvIbOwFjLxX
3N2f1QCZD/M1fk+rrpqA8jsra7dIsERvhqHlUWrg0CWa78xYtnUO0d/TFKiEvS1E06+HjZOS0NkV
5sI8DWkFVHkgnvNeFGJc1nI50UDc8eHsgnRTUk4XfDrFUzjJG2UGGuJ7yDxGd3cj/lKprEoi/tbz
tz5gqSHx7dDo7CYistnIw+QG/E8wbAxMDGxM0GURc0IItuIJnnQ4NKjSWsvRRh5B1JzNppGJTs8C
cojZFpI0RE+h2JI9Emj8S9t6YHKyKpdirK+d/3O51YlumKoVElbjvFCtWW4+AYWIqAEOUxvMVDTK
BWawDf1w03fIApzIdk24y9+3GqvF3E2e6BZjX//iQYeX0Z9DeEo5Lpzvv2ofh9tO6zXN2nqxDt4J
o7qYndjbeMDTr0v2JKNxEfVz0bmncmQ8BQyLxHwpLSt5hfd8d1YWIlM/8jt1Vz0Z+Adv+eCPSiF1
/mKbkNqpP5VhYuoGqvrjjRbjVVp5j+7EXrm3FxzTpR5it6VxlBMNm3Gxi2IEPTg5praqGxoYOEEu
C8Pf8E8QvVTW4Fp9avA7IcLjyTuupf9NMi8NCFJP7I0Xtpl8pyV3D73KxNXnbInejlPEVV2VYFx9
7KoV4jl2pKQ75xipqAXgxRK7toFKW8dN3qIa4MxwFgJ1XPrMYnnaxnO1kUYSnIgnooGJEflJM6K3
clsi+xSQNbORfEoFhtTPopD73PiOKl+fc9kdgHg7PF42lB/ol9IzckLUUTizwIgeL4AQctor1PP0
TY0hLSpa2n5CVfGoe6VUe4Xof6Pwe3KvAjBYbSwLnY1e6IYW0FDLkhiWgm2MnHfggx3qDcYReD5w
KM2mmrhnwm2iu+0xuargCKtUnKZSe0r/oZiWJUVju8sSIRGkg80jY4d5XDSUi9yU76876VK4L8Tp
c6QJGtOyMWn356ppwVGWUu+QyADszIMrxDM4xgOrEx3U879xRqrdr4mORTaJTsILrfbfWlj+mypn
FAUbVIweKvaPkzSzyhmNbRMgN9B5N+W/1nG9WRxFVYR/ykHVrT6uD8sTGaPeFo7UEgsCtQ7hS4Vc
HKGE9q7riJ6KtK+P4LM3dPeN6hNzHF37O6ENgyX1UoKp6tSgOGDcZFtsxpVDKhDnt3AYLLIGXdqC
rOay9QFsXRlhf/+nqcFeoS9/u09jNizaR/Kfur/6pEFL8H+6TGSPkUzMfJxQSqaa/OeS21CUd7QI
4FN8XCu8Mu0nCHnn85JUIFLJCEPZShemuIgrLAwxw7h6N17+lExobJnomxXHCpZ2hwbT1ImS5nSj
XWJZ9IjIYJHekFs0KrhifLJONHznjSgVi/ywwpMVYduWpV78CXpDKQkhjPRxHVpxd/g4aWrq+99O
pe6t/6kyxek8oydVnQpfrj+z/UZDp8WxycvIbPE6ufEyarkyFKgVtxcz8ZeGot/jSFcpUf2wwLcg
9V3xqG6plCl+TUTHqWJqbgwMennnr3QhmSrIn1sY4vt6NT2tMOCI3z6NmZezkIODwSxSaBu/yz6Q
PlM2JHHzrB18HAjOMLxVQHlZJ/WQK69yESdVqTav2VjTBYIvuOQRzWBlCDQVd6Kw3gzkzLyybGg5
BfVCnDCrSIuK7Ew4eDbtG9/nCKaEMcTevjg5eGEGXeKH08oYhRyqaKtHbyKkQrOAIKS+4XQx0Vpr
c+IfCOT+gZWqHBn/7t++fWZ7vVAx76Zl6R7rV1JuUWqEERbquBfpW+qsqbb/7gTyl0UN+DCh0Mr1
gLoLAp98oft3yISutElNFz+vIJMt7Mi+SpIp/FGCn/PXdoj6Q8POyvgghda0ZWlGXACRjTEZbQI9
R45EkDKtlZzVfjoRzBL3UO0qj7qlSya4hdlR5XonKJvfYgPlJgBK7bfUWKplc+SKuzX/F/Kr5x/x
wjPLp2dFD9YNp6MVRKn8ryQPFZerDfLU0LLyKVjBIlC7LtDWE98pUotb6NJhsbHyOQoLEHDgmXw4
ycMow6aa5oHMJrXhnNCaLDfIMDEQTZeEB5e2ToBIYiqDqmhkpjXJLYVq7deAwQI/VvUjhxJLSj+c
IZ80VimRaRNbpAqw4VdIaWMg3HAsqERfegLSlV9I9nJe6ycMJnbfaQPYZgOchMOxvPws7mi7anA0
LsHo0PQVsoA/VBdhRaruxlgrQVuJoGwmXC2xu9saxC5BkI7y1IgTlMgB8S6qPDKStdN0fObiUZUq
ZT2TfTSUcrWCxs7aWwyYCexG9cb86aup8c8maZ9BTFzXSZmB/ApAdpiXpHnhdS1EEbr/LQx1wx1p
KYDT76p0cq/bXq7yGCBnDbKZ46v0eC64foBG0cWSZwhBzwaY2o+FS+UDDfKwX5w/2komT8JEwqOj
HkcmQcNnrc/+K9wF2vaJmFr2D3WmN6UOWMMewGgSfHSoGLbzy+mr0/LkK8+sg1lmNNWeE321eD+d
+eY4Z0bNqnDm1n69zJEGH5iwzRrjjRXt5ZXW5JxF1y3KmmBh2q6ZMprgfHHxGCQz/ntiLhDBY0nn
3/Oi5LMxY5Wsmj4gilPsZHmnr7oPZUplmEzuqXV8KkR8vG43i2dXcO/TFSRuFttv5BXeSEC0MOoO
Xv3tmEXGbD1tT60ot/n763HSaAAtjaaCUfz/19/8TT63PxvMZ7PFcFmIYdK87wGtYQDjgHkXiM5Q
E0muiEYhXNXfm5v0ex1Her6TzZuy8WSxZ6jBx69VjJRUyh3kUAbLt6GoN/VvedDnlH40CtMuRE6z
NqfP0Me0k8Y1HLqVGeO83c2Y6LEF36Wi/LDXZPU7SEyVxwKNYMaeEOPEBMLYNGfopsm7ijU9sQ/G
+nvR3SRiJ56wFMQfwpZyNjAbP6VNl/Aq1VTPvlSSAw5LxzfD+FPbWZC82Ee4wZh40+hIsLKdMO5G
Iqm7+58YcwLhxn/KGtc+meklgPDhMHDG92wKnVe6zBEzKUmaVsOUfZPHzn86QkCjQcbGsx0ohIiF
Uxp1PKa5u+noEbfa7C6l8RzLb3NTAq5BemsM46Dmx9VtzimttEXLH491P3cAxzqq1JZ5Mr27M8jH
eudgw+z6bcFGv4rRBDOFgOeu231jbq5vVzvRbb9j0dInEYp6ZDkwaQ+Mx/INTJQSBzKawrjDFekx
WFVftu9TO583/I9U7ueQHZ/5TTlGiah/t4FcvHIsOssOQE9H+uG6hhkr8Ji+NJbF2tGQiWGWSYsJ
ICKdeoUDyeiHRn0d/4BX6VSiJ5yKplEFUIg6UrF0oocti2NKyKoXEjpSo+J1FI9fFjxp9/9JH1av
y8iD9YH6tovoh7W/xHqUJWPMRotPF+S2lOS4//sVucBGdvlleBw44p0UkZ/jZc5yJ1YpGos1Ay48
Uz83ai/wZkP5crJXVLhfCXKwXH/V3A0nUZrLxFe72mrGI0rRSYSUgfaVr/5u7/J9LO2Kb1639tNo
xJ36Ud3ddwbUktXhF7WN8n4Ri5Kv/2/7R+ZR6yksg9TalO82Uyw6TjUYd/HG4hkhTYTZqp5xZsc+
FISDWM5s9yVgzvbJ3e3Kn7cc+xeK0841SXpT3q18BCWe7u+X0+6okfOvmbGmAlpUDkpO6W2rIdeT
2A4+uwDWb/iRp51m6X1we1GdsJ+1RN5i0aTVjj8Kbkr6i1oq4Zz1AE6HaypTHeVxkASJqrCiaYvI
tC9qWWiJ51qW8SebbZ2pxEuyBLKSnmPoFIwYeeq5MTmCjXcbaHxclBsHxHJm8vxuvlkrM3xpfiO0
cbZdJELvyoIcnQ0RbUWuYpKB4JOOxi0FuIS37dDBe6+BXSRWlHPsjmktJ1cV9Wl7gkvqEHee5fuM
rcLMobMJ73JM4AHdy2Kvget/0Sscd2bslEHfC2MTHR+1g7CsrIeQgYxU/ax3HxjeOnK0y9HqazNF
ejApCle9VtqElaowPS6viiOvhbDM0Yoh4pRNsB4GdZ9ald95MuAcGnRBE2/G9keB9g/mcfD8cfrA
iaZ94tlJuXiBmpVR2X8iBlwA0JiWUQIDZYiiXgA8AUNEkbDQaCEqe3jfrxqbZGs91v6QQRlHwAlz
oQ2oDhWrfwWcsOEpMnX15suW1w74W149GVo4uqgyVL2AZGhilx/p85rSDkmiQxzozJ5R0PK8xcaI
3+8gWo9HPOhL8Emr6lMIDklSzKUWKE/aezd4Cph7O6okvtx+aKQ+hhLasAoKTe7ITd63BDu6Gc6x
1KOYg3SYv1tXD/QCAK4tgmwFak+hZUu+mlgVsj+i+5RT1ZjQB3EGKiP4esL/C3q91lejvN6aW32B
qzq9Reor+EhYBxnf6gbOYgQlVk/x/C5flL/zylbD1u9IdtCEI3qqzLqmFbb02K6CBENlk8RmsK2Y
KCEEtczScGXMm1r5z1RjLyNHPPO5igvvuVCT1RgAUbIri7OpmhrHGav9NbtaQwCLXB/bgufXICQg
AL+qlBKX9rSlfNj/estG74D4N2ECjW5gTFMBOf/MsXv+zQ/yJM8SA+MpC+TZ9pqKCgO19qfrbya/
IAEVHZeAB9LKBpDETjMpvdZsZ8zSQQbVK3I9Ilf4MtlP+IhQCXEp+QI4JNe50Yef/zYbKu4iyQSi
DQ+a1GlCnpdlXrA5G0YrtnGJE6sinhZF91hT/thaG4O0udkGj8G7ivsioxpvF5cBxOZWSx1ECb7/
pleMkFEBbIzvPbT2EmkO7z+klT2WFol6NR3m1mLC0a4quWgTM836zxzk3b1c+jgixu+Bz++/V7OW
GUD5CoMVnslJPbT+exuzJkpX16jdw5Bq0+BRZvm4jLGBUU6Byh1QTLWui74QocI4oD7XCJtmOHVe
+aAVSHVsBds40zJCma65SV+N0yVohujYdx0Arulnt+NQgvuNniLcQ7HLSqotU4qGqCoY7KBsdkwZ
g42ZTTLmOmrC1H6v4Lp+tVKJbPk6nZt2NcHTnyM/DqDxV+oPxPQLPFIWb8WAdtWPiT8j47EYNwL5
KDiIgWrtUpLWh+DHF0P15zor8BpoPQDD2itL52ExHPAEn1ut/rmdXQEST4Z7x+YEAoEhc+S4lFhR
OYr5/xfdYEFKvhKxvIMiiVXBC9GMvd9UObxWp8yvTCn2rLvYdC4VxQKKlSf3dpMvIep+wc3X34u2
Xgi74D4CjkFS+5K0aBEnBU1XtmanFOoIFQG7TTvzHxQLg283EPGX6QZUMaBMwKpglXFFjv+C50AM
gATf4LM1KqCcz/V53ORXVJU+n/GIgM/si88gFgoFAIjBXlZLw7Ow3DzKSdylkqVMpQtdEeZcsdmW
rp2OgotJ1+qjuvXk3+ajHPTNI/napLw5u9CQPnakp5J6SRx2PYGCpaPeKtRhKQK9ppOUTHWYKrIu
shI+hpXZhVdabFPhWxmS78rn/dx+8/AAICpdgphRUhcvO8u/81wWYxAG8LXj9MnOxk1f6yJy8Mro
ZgLPD09qAA8fzQpb5bGRgCw9cxGk1aUoLy3skivneeSUjh1xBA7xHdXLyJrUG/Xd8JZ9+LGaoAZO
qgHD0YC1oOOxAi+RYXtoGFds78JfKtah0u7V6O7lsuI6bZSF0rpk5Dss6fmmfDLPGooIywL3deMU
bpcJnNWZqrQdpIHMAIAc9DR45Ty0Jpc55VpuA7CyjpOP5njI0qUCiOnn5v3hZoX4iNPYr3qfS+BH
wIRjkghHK6PXRAHGe+Ws3vYjiAmhsNTZdzwrS4zkzKJMxgxVVfhrZPwU2KZc9qa9L7t5GUL+8zts
wl9OGmdSjMZTI4+oqIPt84xVrHQxszjpVxlMV+N3341hyot5FHRKIpLpGycOacCjFDWszYNsZXK7
tD5jdKMxdeSOp0s4R8qIWGzIUDxLZ2c70bEI1BdGpBQ/3NKRWnmcXLFgH0iuYkwMFQJ7qOK9WJkJ
fsIqlB6DLojOIzaaJB+33XPfn/xpScX2LjtyC6RVqK9lQKt9v7n6xC4ysfCEkbYGBB+DvwBT06CW
p714BvoefLhv2rlT/75Mhk5B3XwjhZyXMvwrDApIhOajBsFwbqK1sSH9rnVt62StUlpJh7bwDaVM
vaOKaBV2IM//hwXtcmUF+HcaKTB7L9AIFof4DWLaYjhLYBTKotmgptKUD11Ni3X+45eMJ6A12MxV
eNVLgXlOwkjZzl1n5CAc5pCxgtfdPVs5PrdUG+GZMVPD7Oe2vJ6BTMC5CeYM/cVU83Ew2JVwPals
RlUQ1sSISQZTFfWny19jHCeg4QvK5iOZ7mVbhY7Y3E2ymGdkV1AtucRuw5waHg1OsfWCbEdiF8+j
YJUNyX9St/C6Pc9coup8JLUou2v1vg9hNBVfFnkmemsqv3EeW/doYTH1WfEmT6g+YuDrXiVKw2sY
sPvqJWvFtjxRiPyIToURCaoxncKCWGChbYELavLSey9M1tnDMl4ecf5Wt763CDqO4IXPJS8WsuGe
2dg0ID0Cse52NZTUmq6TZzF975iPLZSJS6dsmjXIATpj4dX5814rQb1x9JkY/Ka3ZOgDFTfN+Sc7
9i1ZH4nmTqtfLSps382m1JniSFilNTVYuwlPi3IpPh5wtu6RNhOcne8ZFeLiIIIrgNIXElc+Un9N
gpX1+X6m23bh5hu3MDWz+DEMRGPtAVXZowOZ2oZoGO1Ms//uVJzHbb2PUzfmoTqJjxY2Axa2+/0f
8ceD82gvXBkgEwMWPejrf7brKu+JgLrTztkmerGOinxmSNFXw9/20G4Pv+/pRt8AAl6ZvCTO8Kcf
hwgTGqutZlSKKaUmm13z9araGXyuBYHMGrJP9o8+TR5k0N0/2pyF3qNPij8a5SpdXs/gbQB+w0Yt
+LMwxOUPwuEOxp/zBw3XeSHNtqFhWr3a/HS50aUxaL/fBHgT/+/jnj0iFb7aq/BeJplvBEGZLbbA
4LpY6qqFMDtjZwmtO6Krq+PVQMpJx1AyMPOaIcbK7rl8SwJwqvkLNGS9+vsxoYtCtaoj0e+jbSwi
FRLElrUWvQC32kN8MAKQAzDpSziZh04PWUvs6gfL+0YusROPqxNlH7T50gqkLWM9gVXHTUB4kH5v
hlb+VVbxvvg+UF0wiYk8KAlG9mPq1VEVQL1yts8pS/zj6zKZ31VXbCST2Yy5b1pBzJCWdZLU3KHY
EzjtyF6/7O8nOeHaV3l5+1bDc0MaZF6nO0LOIZjDursU9zz4iR+gzxd8dT5CYTt0rq7+H3/m5bWo
97k7YNayLmd6Hvwio2Bto1ubzQ6D/Ho8Io3IFV+N3xUGrMxdpDG2iYdtns2LXLFYrikfXe5dFaeY
kDaVxozbjTaRUtguYg0HaZhzN4nwvGn17eXxCZtHs+EkdPMjrk14ubTn/SVVRYEdMBxumACkGnx9
Au0ZEatp3inyyv2nz94GV2xb/a2dowTRGLWkWeiA5x281YIRumXKOuL6LcN04FOiOQDRDWzxcBH+
pBMu2knbcIR9utT0UgFFK6nbL0JopfBTEAly+tmyvRlyM63spEZyayO33dx6kF6jg2xJqK+a3RSU
6M3cBUVEjvUAufHKT8JfDubohxXcnvNBFeviAFetHiIimIiEt8jV+LaAuYYkl7kecKxK3S5vOSrf
nrBP8SDhV8uqiPxBjzFj6rd/5NzzEu8v3shBuor5MDmVKv6k/nLHbLvfrdf4X77XElTNhdvxDnjq
DPpgfRTxBLqe7ni/MIMpHDYS/3xfYQR+BD8jecbIUZWmaUptMyPeqsdanf/+ikAkHxNb82VMz+Gk
grNOZyhzdzkgJF3ovDGg+l3CqIMob2lb5JIE2jje8yaVjKGKKI9Ir4VBbaIHdgeD2uwVsEo37Q+H
AnPgvlceFEveGg8J3EoXmeYfXvrmC8LFi8DniDsVCFXsX+z0+cn4xF7aQMCGDwhLO/wwI24r1d5h
OVfASjQKbp68lPGofbAmlR8t7bcF9sTrPhNMPvDIglWcYuMCjx+EbqCyLoyg4yYZV5e3L8AZVHPL
yIIb4pGlXGGHHidWVTu73Ljc+SpHZ2tt7Ad6+ZHmmYnWtlIcbNnZzSwN+cbSXM8EUeGKwlZO9WDs
SzcFEpiZIryMLdzZ6FO5N6Htpr3crm6EPOYrST3bdBjXTSE7XyBNssJw73itnLWGK7ICdflwoWfc
L+VpTg155xNAW3/jGmHSSa6BB1YnHCntzCBx2rdq619Su19N/B5pC+JKTo8pAAOatuGN2bUbi970
HIiqLYki6Kcqmz9O6JMbzZY4afg3qkPMEWwZ6HeZLn955OGQPUZTUNuO3lAyHTkdPhPgZCGJjCx4
Nar7LhayIzKbUbTl3G/RWP2HJDPVmcLyy11QJizSg1rPTBXVCtDp8yXwQ+sGUCfdzwOAkvx9FRiL
gdjZCa3L4jSg4aEwdufVG8xunEpkc/dt1nzfGh6ghmwC9k9zYIKHXdcqvJG+Dbp2e39DrfkWqLtr
0N6P4Oogg5T3DCNJuXiJAhEH/pDKQMWGf8GcwKCzeMmaaQgmR7aqZdYZATIh/AmHcVfNwSH/K93M
o+WvmsFFZlB89UTIqAtmAvpZ8k2p+pDkGe/fVjw7gicc4m2V7AWXqmYe1ARsRqN+gAWhUSsL9xeu
VnoCvD5FE/pTIqLVXX1oKQ95AveAbTS1gXN32+BYePXNkXiJG8Y5bO5usRnQZQeqYsUNs0bV/ayY
4oqKM0YPXNVUNUmyw36TyPC2rtyTnPPekDGRz4phnzLMEo9IIC2G3SWDgzXfYaW7+mWcaYe1xHi0
56YoJmZwsRJsCB3ROS76WOo+ZGTDXRsEduDRT1duUBvpEeHYp+kJMam2VxjO5oHMp9R5wsyHOUG5
wWX5ulG5TzdEKHk7qz0FLKk4vYptAqhPOBEfNNf8zGk0IT8O1hNRAIM3EL3NridUxLU6G2DAjWym
j9T1VsNMvsJX0UYEbNvxUORBkScxj66pbFYgs3klUAKpC1rxSbRl0Enjy9Cy0xwkbD+D3iR8sQZ3
0WzJ3a4Bs7MfnCwV90tJnOiNLGfXy90fI2GRC+prNCf1/0JJ1opnbRBkAw1LcHd2IXy14VL2VcwT
1CbgdcZ+HOsGXwp742chLRLuGfNaY0RwYUo7eP2mkgTcpB5SufK25m3Z3OtgoMV4yKaE5S1rEUR5
/Q80mPd6btN7XocwfTkOSN4fPTT6xiGPUWT0fKT8vmZLY20W5cCsl1gGFYMolorsqwHC1/tbabsd
YKYlZimjWaNqvyO5BCmim40r0eEtSTMl17RXiNuHI/rpFsSyCgHOSyFSp8bm74mF9B1IyvLRKKG6
Z6ZaFh2QKeNkscwRtY45xRRV9Hux1WqR/1zJSlFiEkPZ+es6quvPQac+7ubWyHFMq5eSGoJPMcks
HxpOoiHDvouF047mfyJA646KnU8bh6p8Y/5kqcjawQsKdOf6lWKYYnyV9ejuHLqfULGK6vrTyMoi
3C0+JwEJ6PvdBlNWlUOEjJo6KAbC/62KN+rSv/A4vUx7YsBpPERFM7R5yZbREi3EwQKmv5JW3vD6
jg0J2yT6KA8grBGqV5MDZSwzXxib+FIiSye5GxfWxIhUKLeeNCl9bBi4h/nNB4Kyfq09S36qq2JR
5WQtCeUT6tglU5K8dysQpl9YLgoz0XG9Z9sVqYqE2gDKca9NJQEEuaciI1/vRXDCc/mJyjXWgwiM
2ogTqLEpUNrEzSHUUIC1fFtvvbB7Zy+du5QJArojFftKvfyNNxc633lKCwRpkEM3nfBie1szFI6G
9ErV6e0SaDv+qxZIL44pwfRce45EYW1UOa4nrVZSHBHg9zquwZYbcPQU42YkIBF1eUCe2pffC0D7
opjtW9NJ426XMiTTi2uB5LvwVCHR0Jsncn7UUDHLKsKegk3ff54TsVfKWKNLcDBLh8evz6ICN/pU
IyCbH8u+0V3SuFrGpUTm63CeI0gysKy0WJwjPfpqBVCnwJukVd8elp4Q/dzFtRsr7jgDBd2ZmqVV
KDa8HL5yM/xo7qoAl3EZM+lcrjUnZMNqScO2gzuRph32suxFjeKyAyhFJkjWNCigUnXfACxfg9sN
KGMT/wOe/OaadHkFgxpChnJJuqGjzI231lRMUn/+TbB4wESDI2IK4Xttrw/ut6dt2zRApoVT9Z08
xUN91HfPYnayMHwBXBOonwXWX0bULCudkJmQNZr30E/S/QDE8tqpcDC+4neYYAcGQq90wcMNZzSF
PP0fe/r7uF9JypO+H2ch94+BmipDqO+pELUBRggqcNpBiNx3pPlkNxzPormSAYrcF0jgvFSWO9eg
WfR+5+MZIiCymsZQiJCbDqZwSEGhc4keVMCOxmY1RQ2G5qgy6N6PpkYo9yD9exnt7ucB9DQBjHjO
bl75Ri3W6BZngOimK91kj91SFAnPoQqCui2ZmwCreP/5azIXXWbKMeuyla99LRkCwpLWjWVqemN8
dbu+/yl1wFFSfgGA5raVr/zOejrD1cmR40FsuwX/XiGo9WJ78/Yn48v81a/jI4173qsYGt0NId+m
f4oirYj//9JsDnO+eZfr5eljZbk8Xr8gmSNQtvE+DyDRpgkJRruLwewQraA4Lk6Ug3Y2esj14qas
QuZMYjL5uGYPq51hqyLz4uQLejHSng4GCO8Fgm3GpfL+N13Ao3pYirV9CRcPxKraTDZKKzlM91R/
YYzbGZLRUCGu9ARmEG4Zdjm569Caa/+solaslGbI0aWKvfWvznqtTbYinsspnmcnd98l+QqEApun
6DH1PDV8F+ww4o1KzrLqkYufKpBoH4RuOJbA8mCeu43BCWy+uWFgY/yYXCzCL6nUrgk5rnsHtAM6
5NrSXYz4NVf71WB3jB4OrC2mJEX2fC61m7jmfRh4ayLUyzZ34GXLlCNinIIBjJADPXw6TlOsOfjS
Lm06Avtjlp+fpMjujQsrQkiYvqBzshHl1isMGCezFydzhu+ZBXH/ikfiOAUuC7N1LdKUZF3Uxuxc
vjz2ONiE7xudC126nNYae3JkhythBkROtcnSsVKtbmH0oOTaipJHwI2cmJRdPjHcrNYAog09ZfF8
qTmBjQ8rhZx/rqFA01s87cEKZMyEHdKoHMpMvHboNlnlaZ/ZPkvbvPN/FC7hgZFUi0XPsDHtt23L
AT92USAvuf3MlAHhBvM77PQoGRL3aefTBMq4HCrtu8QGOTTrrtvbe17Rn2sFy34xRm7vb60VIsP0
/JsUOsY8rxKBZk4qEu9U9tWjoDbQ2NoSntuIf6qKcl1fKyAe0WJ2Q9Mx9B+ZzAUr/yLtK/vlGRGV
EIXChu2K5DCHm5xArzY89CjJW8lexh7PpuplAN+1XRrT01yj66tDYrZoagoPj76HTSRmBR3lyR2U
zLR/L9pWEk1yURfah/6MlHA7ndrJmV8RKZs/ShHukm/l2hZMPKSo6D+o3bIOH79jyh3MwhCdcXQl
m1EUZbT8l+5bGs5IO3QJSIasLfnUeJznIIwOwZss7iH++GWQzML6ZKK3pu8DziEiWPNgUidSSqbx
D6LhVZVQmW7YZGNK0WKLk3yg08YQpkbyfg6I+PWPXUZ9Z862Cbeu4lm3H+8DuncFPjGlAYFgostW
IuKOG4NOYwk5MHx8YE6xpAFAmLozR+pj1UftpBc5j4D2kX/OvFUAgb3C0UQ71kmlqyB9Th8q6+Vu
bUGyL58xp5BAD6X+dyBCfrCJZGUrr6x5QBw4wpfAmIFk1bO6KSwKEUVyVlEOpjPbXFZ8JiRhk6ft
mRn71inj+m0DYNz10NHr7fi0DIpTZDz8II++w6DnTtsuwaXI0GbB5dglAQZwbS7YlyRSktpsfF4u
YZPWXv8jUld47omie4iACmnH1lov+oYbtBA9p3ZV/bbwe9ozlb4ZZxxlbuGLVB/KSGeZjYw4rxTW
cE4CUexYcZYLJuwl7o5e7IvJJZZJD1POVlUb5hr2P7BdZTF7mBDZiN1xXbEoP7N/PznrhYU+Uagi
bBkLXQfPGpHskN5L8fAllPajyup8tgASCzRxd8EDsMMGvUtEjt+70nut6Xaa66wKDpR6j4tzGOna
Pn0hJDcbm1zhLJrsQZq3mJCdd2EG1W3jpHlOfTvJN2PkytBkLFugariR6NsSOJ3skjf/685EGI/V
5v49Lb8RkYizVqg9EK/mPWw6fuRcE4ccjmD/scLKQ5mE6oUCn8d+n8P3y7X8koHWbgwScE7X1a1r
wlDPBbDPJ3dizuYFNtOQ7sY5KdNsE0cPHEodavg40Wjw1fZ1oKvNCMm3FjDqgEeHMvPmE1k6uC3F
hpTOijYg7lZVgmnbdODVOG1ZwUoWWtBJM0xUR47zmv+pyLRulc9Y/LEa2uUqF0/yEhQAExDn9Usm
YdAi3f1Zf6L2tSUU7SWk2ZB9HP6suZSybpjqApfNgcf9acFZsQ6G7sduUzwcQxhMY5zfzQHttwbh
sRgI3k/m6Zm5BLcnUBZf8NKxQEz3i+zrDfU+MMjB1NKYHRd3BjdaZmUtfgdyBzNzKo39nt56ewIT
KCh824n0pS4CCb2pVT1jkmPT0N3t3hEv+Lrt+ffwQ+ZGzz8QbV8WJWHB+wjsm/0GO3BxZ8EiPijk
b9zm1aFzFcPrHbWsKO0n0GRMAKatXuj+3yufqLIA5ETpabtOiMj+hTkGFUrA5AK9eZ5YYoz4evAD
C8PxeVmPI2yDKUinp0V6HDbr8nADrvs3N/6Fw9CO6TfTV8SjJa+odkV/gpVSaxm4SKoTluV9yJOv
9v6HO2cZnCPpRfDwQS1t6AKWSuC9Ow0eAjVv0t/GfyMasGTuB57DIc9ml/cZMOL+dmh/yJh9brIg
2S5z5xU8Uv0/RrnKP+cjM90pL3MX1iVWAuqwj49Gulrv3YX6LWBvjqAzG108GVPx+ratWGpFyws8
L2XD6+H+cgStI0tSREfnA4jzVQ8Yw4QJBCQExRxGVLbMzZrmqCuDkeYf3u6SVmZT9rv/93jH7KnP
kSVM6IBB6fvF1tns5WH8R8fqCFTFqf4+tA++UBxNjQ6hUNcBXlgWx2dfMb0z14wa7SVBi8FBzEW/
c0UX39OhoyE/YKj0vkX4mvpRG2GTakD26FVCXUOAR93bROItPHrWYbcINkiMYK4/0FIzuLBo07vl
uWM9kYXhHwVAqDOugvn+INb3qza7b3zS623sBp2prYrotodmyanqzXpfFbZM7I1b0WCuSKy0WMJF
PELnw9c+7XOJ4K6Xq6JAsHIUWpMHd8DXir66jcfFEXGvJdNokQSuRjJSb8CJEyeao55653ljE9bz
bWScpWUI6Xg669RUeFLqh+kowkV5RVHoTafpkizmgDTmIGLuSHXU5fXyj2M+BpgIvS/dw6lI0Ksr
Q+6dlFqdkJ6/nCBKOZcx4XSlYDl+6JgWVZGww/2LyNKIfRU/M7+IQGQZyr8X+eT6Fbtm92ZVPiHz
WbH3e53D5kbupFkHArRjNcLJFKqciHZjRo4nAMsot8Ls+Cgty/r4xQxZG09b7kX/IIrBm/gR8yiL
N359VGMe8MRI8FrXJBoI8WbRBywkaw7V34C8Axyv6xuOxK/re+MGjVSuOTKv7Wom7GSdPnYXwa/L
x9QRTc3RSloEX/V/fPChLOcPlMQKq+o0O6YkRW2dzuc6aO6l6TPj0sPNbjj++EjZaNfd6xdj3Ups
locnq6B3y2BqHM6v5iWxCsZMSvsf5frdoGgEBflOeMhreLwiC5s2JkhlC6PHOQLLUzZEEHBdGHeu
9EReO7YTKrNii5WcJvlr++eQvDPiCyc+igW0tELkRHZ0T+PXCnmKqwFj5YnsLzk/NOpH89oINfCF
La9m1kI4iTdhJqA/WAFMRLXn67uN/86+bJe7nQHi6A1jtx025gF8ISKJutm81HFO3BCKj6HH4h9D
jeBjrUUIR9UkCyf6ar91y14FTprxXYmqg0U+439sz9nfFsCR/1ojNd/uakIqFTFE2d1UNygB+3XS
4OIHoaFu5kVY2UFkctbxXEYleFVhY0MeZGDZrjH8luStpl0rRNBCwRadLWQmXrD7vNT7NCP3x+vT
EMOfqmYpehtrMzzD0ewFy9dbSgXI2JkJBOFkdc1PktfBlv7jkEFRHopFDJXdC950VfRh+W+Zn8T0
oQ41pRw7tDOOIMJaG2QxOeRF7iTm36bRCIhOd6jwz9Xxu/ERRwWlQJ9HvjhLE3fMoVFT/EU9DTgO
0I8DFY0mHXBbH2jhRuGLkSgH+3aOiKTIMoXBgAnc0QTMC3GVwbJTLBgnHUSbToNwMYLrkmBs1p9Y
wbcfXDDi/G0HZ1kspUrcOH81JAfE+ui5tnms398XK4LC1LWYuM8hmmXcTBgUIucY/D4oNrAl0d3a
pdpif+hF1ahY6MthMKoMq0NGhOi27VpWm+MhSsTE4YFvWmU6O2O+kpZOOoy03+kBtXOSpH837lFw
WB5VxDvXVinuHdWQOoPdJIYzsiBisdQxcQfxdJbNxWsY+9oo9etAfXBFB2xFsT1ulbz3yC/d1oEU
UaCdgP5ax16+6eyXg+B+cEH/XkApNfIPvgrwpkgWjAnvb1tjeRTPGTpZT+LVeaboBBr+Q8CbY01s
hEp9zeWP9+30LmzdEilhn1VbMQBELQbMr3PgMzoHZgHIYR7hlhiDvz3CDU1Nc1XDppB/Mtpvz79y
yjMu+p+Xsfgsoyltb6Vm0RbXHqLOd01fd4ONH7x7OiSxTUfdypbgEIxnK+8jzyR5EwFDc8E0y9Oy
WHgZSDmeeGNlz6qm6fhrlt2ZekflwrKDf27pARordFEEkQeW6uohHl8aJrRsX+F8XGWZWk4SmmKT
cS0iOhTXZu4eR6qFWX7s2Zts60uMAeYFfm8wvvpH2hDYqKmq2LrSNalHPWi/NBn2D8TJTyLnnG6k
+lDSoA/9DPNQorGi0Ee2gGcWZHUV11xpBFI6jYqChKmeBrd6tv77jEocV1Mh23iP1jr+HBMboh0W
Ni2AuD1r9ksZ6BdnpjfrKje77MBkMFT316AcOZyZ7IASky1MDCKSCtLpDmMIBL5uBuHk+O7FBksV
jspEEpbwF+sJ4IJeWp/QoHk5sS4NRDiujXw6cg/V5qBeg32H5lx1tK5vNzLHKzzDkasDYdlQ1iNl
zobyZqwcllKXlalrF/S0suD1SIB9D//5VViEj8CY/ms8LVrxLwZhj/OEk/4P1htrShXR7VvL8qbL
9B8uDAouCsOcP4Jm/mieCiSc5boiUbbpREVYShMggU/Y9wgXKDu8HpX2VdNDLJFjOLVeUMCX7gFl
XHebbsW8bZkEDqPe85NdhVUwl77uTfJShA8CtnVwJ4EefBpPE4fR1/ZzS/F80Y8nkCrjodpVoz4g
/enlukrNpfXgQLYlGXcVzooCFWkCnHlcUxx+sJTu1Zhr6qHgie6pin/oPVkIhvD3fsSgxpDWJFga
MDENCw1UzVxTuE0Z29DM/i2HMeXv613zYGSw7Wyr8V8e0xB8fyI/kFZRqOPIZXojKS0oNRjtnFE/
6AXty+p3fjrvnNkEDHf7PeCtnAL4BXu3tivm9y6UCTV2xnMszwf7dwZkVZC7JweuwUTPXq55CWl0
jpBVtwT+I4N4d+VbweqfG/SnMY5gs+eYvbO6dFbWs3prcio+25q3NAd/UgWXSR+Xnrx19xP/FoKQ
Zx1rWo52eraPltnVdIjLtrMBqXIgtvQ5DfOlr0D1tqWNG8d3Oxtl4Jtrlf+WLAzX07eFdnlOrviv
ydJX24hUZSvxbo60U0vDsdj4mBDPupOcWKVqXE2lP2SUCL4FMJuz4E8ZA3TzJ9a/HSy3gewFcpqR
rIRcwF3xTv6yWvY/3+YlUMxbeNGuA1k+AzzMk7Evf6LguRzCXCbzpmc4e4m1rBAm57M5nPVbMp/5
qmNOnwkOdin6YiXhpvttPhDGwRfMNubnJVCgDTLLmJCXgLNWvYKTEaVBE6U0dhm9yHdAVoi1dfnt
KKmfYADrkBApuzPURo/HCOKrKNT7vBgQGYq4uESHESeHXqS7fMc2r8tQ1hipNYoZQ4cJ6lTVFHV6
5uE3lP68xi7jW7OHvcT630NsJiuKxwHMpjx684g/8seIOY8t5IMhtIpdPFF4nQ5cEPIRcf/1InC6
gvdQ8OD+eAFggE1gbkMrKmcnhJqAgqi7q68fZxEuL3My5IlepvD2DeKa9zS6ZVBHI+kmN/11NrCq
bB0jLnxcRYdIJJTQpOx5IloL/Pm70ToB8rMYRFOZWXJYwGFwgEZYLRHhAfXuTyT2o2TxcBR/sjpz
9mvffpFlCQP8Utiy6ueOqbDAc9tt3ocCjv41907ZvebUHFRUEAeulcpODXmqO0f6R2GwJ9DeFffy
1x71Enuk8LGU9Bt5KPnn4UdVxEW2d8QAk4tcgXf+Xn/BZdwKLhBBLBa9ILtAOdkYqWvtxBexNl/r
UaTiBsUSQWCaE7yA6owUAbyi3OFJ8zq5FamdSeFeOZmSmspkUyviJRUeikyiHpGfDPEk4uaJuG76
CgKSv/nnwMg6ZDfbLM/AKu7+VvGbirY93VDQLdTbTnU+DiOESKC3tJU7p8uhi7gsP43YazD1GpKl
duQBnc4jRURTU4FGM/VQR4ttIhWCio2O4+yxqmXUoF4JRWLmvFuSUDBfkLB6BhItdDvEC4+e0i8o
k3sCAAW+bTTFxJJJs3ZCVwwYtEReKcC5/QMorIcCGKmtqerAw+YJAXvtjKRIQ2AmJEigHbMIePV/
h5ufKtynwWFED+IgBoIlJGKlwrVZfyMkSk6g01+KXb88AWzsx6ex5VjCqSVA1EA4JEcRgdJEhEY8
VlmqNpYlXd6ylFx9CMkZXXmptPmkeU2P6WPfDX6ESlNyPIA1ZIIoY6nC+C7jHf7C4MYk8rOMU8TU
gJy/BnKgRTMwh+1BvWsaS7NgTRwh62Emx8CCRR9Amdz9h/iApjONpJHv14KDVRafTxJWMDlPg71C
iLRvh6qURdK+iIm05jgnBeN3uA88mvY4kBqlSoxmCwNYUB2nHGbUpVGKEcPHfK0Q2oaorSUSN+Oj
ODbz4f3YVdaZZxDu0tWzu1cQHd/D3//UBi77bNDU1vvbYraJEwfEHOYGr7ujOzQaqv/9tOlHR3bS
l5LZszPFZcX6MYWrWUndh/UCwWzGMrOn8vdXjcsNdR2mN680uAsg51EBmeMSjbES2YTGMEMn08v5
a3HHJPOS2WipIsNrIhYLqPfeUjfS4rwnP/JygS4UQwP6XZocjVcYlTjyMDJfrwze9zL8TOm/TJTR
sNBj/1aGpmPzZjf7e5MAkk5xnuljGuVgO/qvwZhq+MU1IbxOsaEdvMgWL1BdpfWSUNcpj0RnTbPw
5mjDHSlSz88kyJ0yCtOxMYHqgd0E48cIvgMWNChy6rH7kKymlyvn+TCsu8SW50DHLFns/Fis+J2O
LR7lQYa9dAU1tPwE0Jo8EZ/jBAWjDka+6NqQUXVfvzhEakblvNKcLF631Ke3eGzWKliPivRTPIFI
u0q03DLY4yDmJRLFNDGXfj4/ZN7FcE71JFX+sik6G9PkL0IlXIF3ZSZGqWTQraaOMMKfDiqI1FPK
Ui2bZanR2bsxWcQZnkrqEtDmksMx/hyL8fC2MErxc2tuczqC2uDqw+knmalips4SJ9iq6APYFaH8
AHeLWi9nCDLMiX1Fp9ulhlkBJPX7oPvG/Yth6pktsn0JjCN6vbqihV+/tH5CRwRRGFLCqDIJ2655
IO+FkwegfJ9CDlJc3B9bf47F0QcSJp6GP2qtsQgGVFscEptYVQX9J0JMbvWDqBSzeNyWD23M0kuj
9WBbPjTvSlOproxOC0dHF+yrjWyprwU/rrwsvroIJObF0u0pYIlWyK7ogQaY7OvEJcOj6YOBiGyr
fh/eEXdY8XO40HEin/KwYzfgB3ektaWfWvF29C5q3Y6lRe2MxIIDqItGgrnoecVY1q6zi3lqDoC7
6xuj4SIdmbD75o4MWU6VaXs1DsHJjWiI9bsv0kJUepAlw1HN8OhdaKKPV3+jYqOoS6x3J1J4cJ4q
T+/SbwlbyLfGB8OfTzEXG8AYYQDYahD039+jmz2EDKFaLhtUVQ8n12ZHDNGOV485IieyIzChleEk
TvMXaSxEvbWhh3rxgOmp4c8IuofkAhCY5LvbJmapllDy85mVnEAmoSST7Ghk5CyTHzUnYtVIWIZ2
vuFczHLchFwIe3vWmAbV/e3sP1a2EMpIZ1JHB16JjCzx4ojIVhADcN7r7K8271R7MYTCOwmhre7k
fNCJqWJZDGiyQeeBoKqB2kKRWG/R4N+A7GyKeDlHodk2aRmTTcOLiPuNqRV0os/EYfu+kEoyvPTT
eAQPK0z7tTfpKJ86oSnk5LpIuGg3ylnPVPT52ELkyFWWVDEKWftzqFWA7GXS0S1XkubK/0SUP0bw
sKib+93gDB+ovtriRhrBVI6gE0V8XP0CqoJCViaQ78YNlOQFT6rFciXx7nh+cS97etHfYgaCbIFh
NHLlLr8k1pj8kQ/Ba9KqREjRWAfZ1jpumBDs/5WjimeQzCTEKFT5JfIOGHXH4ADsyxKk46emVT6x
cTgt/+UBe4zZ0ir9pKCtDyQwKBzoAk/XTdq2l0mOgRRjJMU2256xkjJEYroYLaVyprhGgZZTKouU
pfnTsyjLHyJuHQqgLt8VdsTrK3dgC1KhLJIOkYW3MNkWHVtun1XyuGG+uSg+J6Di5bidiNddK/kx
kjLAzVyL/7YMvq5ITmB5g4xBSSxblzlUGAX2XE+x29SlKsvCOa6jT2DOf1q4JcGgKgv2Ml89Pwf+
3EhfmzwCIJOTeIDXp/oNuoH73icOB9ydYkmFfxt2yl8iQNEV6154UZ4L+pkQz/vvosBiXGvF7FwT
ZXq09CQKcPku6sX87xJ5iwE1asVaCYJqDOgOlEXL/aCQFe1NYZaLCcJ+n+P02c2ZWgHilrUshtQw
x0XSwW3X4sDHlNFZBuFFwX54h4gp1u0viYIGmVzrSpC2n2HOC0Z/JaBnTXm0ELfyMl6CMWsISrSG
pdXXhS3sACEQlQVFAKvXZhwFcQlkz9YDQznrPqsyl/2GCwM3gzihkhrg85PpOG7SPxeGrf+AgWTA
3wo+ME+fyS4vhrZGASAt0xl3NEbjQC7Pg2jWTgu91/Hb0I7k0sr/i/+OYHQILDOuINOqAN7/TeF5
25/8uYti1ody166ah6J5XQw4CLO68zoKKiIzP2UO+9iUtch+pen4XiWF7k4BtmO+r2ylMnnKCeSF
0L/SSo7OuILn/zKi2CJAvJY2BHRYPyGgb20NT8gx82kvdnZ7Z04ReuL3vxPUwSOEm9ALYW7Rl/bF
Am5fB96Y0bY5gjdY0QPfDDrC1+CT2PDpS3AZiv5lrsQcZJfCl+p1t9KzCHwZ8GBVIW6/8K/flVkS
bbThVKTJvhuT4i5GwNrKpssnQBjTyOKHUaG7HB9w48u9L8Cpi17dfY7rreulT/DHNPKO09dDzrgf
q1Ikxf8ZKOr/qI+X8m/yCKwSecXOYPpujxPL0GFgAHRqIFj98eXkC8EykcFqgu/FZ4oJN0YR5uJj
PgFPsz2ofNS13y3j0YuC1jPPmK4LndO9RY4N0jLyK34zsaTewf8TKqW99eZbOak7ddqN7OYIvAem
gSQHXiKr0fJvZ37GNbt3YklL80lTk11Et3bO1uM6S/sPpuC2TQE9ZN9fhowE2YVUvSoLXx8JOV5y
x8lLyDjoENRgfgq7N7NcqBT16qYu/vd84FdbVNljnqiiSCL2DoqoogpREwrGI2Oty1m1sHiWDLpv
NQ4wghQBZx7wbK+fGUduWsGqeqkl1Vt5Ci1lcGfIrn8S80184Y1TS6IPHjwNzW+EORupOvAiWCpD
tnPw8YFVu+mHjomokL9uBLlV0VzTiX5cB5xa3AJ0xf1SQ7Ey9x83GtLZL4QE22IPZK+vBs4XMzu1
IhsTy8aBb4C459qJWlqrNN9DrD8G3GnM+xuBlFRffgETlSCwzPHVWwlGqrKgwV685fws/5MtgPjY
Sl50UKFvSDXhNoCQGPyLiWVcdjM8NN84xBQWsMdcbDdOp/BXcpf7ddUHdEf3dcIQWS2OJzZLTuQc
aJHS9TOs3+q/Jw1er/rC3ij1GVndA1cFPciusJHxM2CBsXl5o1TNfs6kMgvEkHCQqeTL5x3SgdYY
LYaMbSUDxnHR+5Y1hnn5i0r+tyJu7Lovh4QnLc+01GcQX3K9dB57E7wbHXiWymT5CS0K9lgCFJ66
aJAavB9d8uUMZCRVu2Nl8dcENnpFVw1yFVEJwaQyDGGDcV13QSx904eVyXJqMfEi7oA4OHbtgYhr
ig+DMCNN658VpQ0I0d59KTNxzCVtr97AZkTGOCGOnwbrEi/WvwKzf6uUffQIGt1QDR/hwaaltSgX
ioc7cil/ViGAmah/MKJU9RAhjHheFzYYAXeRsbTN0ucUCklXWquDVuOI3AbGljeCmhhU5kNKWY2X
qAZkD6/je4xk36sRyCyngD5Uj1MLlOV6PiWeuHbCn36LR2dlWLLrVfde/lOr2/cMfKV85bxZU+tj
MkzIVJx7xGW5jOB12V8jXkU6XhY4VifaV9RcxH+7hh+lGa5rYeO3JxrF7KKuBIlZSa/hl409ytao
u2fhfJIvlLPo+I64sZ12fiumE0JbzHexqsKMZIP/yiWXZFHZE75JwtH24XyGE/oAGwOqEz5X6k1I
6lgfYVY+Gw5nz36RjZpjgiSRV0X+FX5GfhfknglPpdNAimzOXuBDIGe3mVekbCct4JV8RChvWuic
xRy7v41BmW8Auy5MgyrfpzxI2vN5AVGcMvSmbzeGuFpKY4IMK9oNYBUE1pjbFIa7UbX9XXH+9V5K
cJHU41bvnzmsDf7oA79hYppQiTar8OBBZSQA68Ybp1wR8OAYdWIdod81Tc4RlrGhykvnm3IWWlFw
kITx65yTGreuOI00eoi3QlfHVLgt8gKNZAPqgtrGjAWX7KCS9vuG5zAFbZcEqcgn/EyGsoDRn1pw
KhbeKUHgeqlq2RpZT/qGItdnOMoJvfPbHys4NfaDgYI8tjaq5aOnGpLKS392ATzEr3zgKWv9L9/7
B4gS54qWypGrpbAID611bj+CLez1rc39KuIrKRpWjgqXeC1MlyTsZSkDItqyNuoY7sNIJ/mWGFR7
8vVk/d5/L3eO3Ytn9ynp4fnc7/NY2neqb6cQXu7VPfy3U8c6LJ/YBe5IfQYfkEKDSrPyjwTh0cN0
wcbphzdVQaRG9Jhm/P4n8s0yrBO3UKwh5S85nqfvICr/6MNY9waYeIpIanPRvmZt61hWXcnvAHGh
msFwO1I1ErOixlK6wf1hPv15HvHN3ZWHgXTc4VotR68fUp/sjY7W0kW9ZmmjXkWcp8wHo6wD5Zyj
uq0ElLBnuqYT7isjPdPKSwSiq+8Q2B8Hx/zryenzAJcQ9gXLeZ9nXoGQb2nJbO4C3bseXhynS1S0
p/8MBGJOPw+PQ5t2P5sjCi8XFNRdaRQVDJ+pqk8B2K2Q53poxjJyjewguY20sI+SwWYmeO58eCIy
Ksc9CedEEDvgdd2Xm+PROZZKkKXzuc+XwNfZ5Np8XKcDkJ3P2q+sjSbqb6tHrZwX18UIw6pIABbl
vP1ATJ/sbtBUCq6ukm2nTD4dvpXBkpFy9a5ITnIKraSc4T9Q4gVZ29X6g1TwP7JTEsjcb1x/eAzr
5rEeR1vR3l1slAYltYrYCzO0PzpnP62T8uD0Hv0Qx+KfL7OcR56mV5h222NSncVTFDZ8zyBStY2U
YCvpd6egGnuJKjzkBx3uUf9wgmOmE48Xh+ASVWZu6sEH1P+BEbfaQdYp41kSAwDOUvKtPQ+nZYgK
zyfbBHIHEvp3hPkZR4SDnusbrrVshor3AH0dn7uq0oIOU/b14pRWWCPtAchopth0JcTXUVZN2o4O
Gdy18K/fh0pCmxOmozPwLmvK0J4tXMNpvqlTJs2hnSw9mTihUr9TPd62moYkMyiN6lhPEgR2cUF8
F1eQKB/Xu+r7Z6/i/i3BnS1nSnUaLnhp3q3+3NmUAw3r0BB+6nJWv4OT+N1XKlXvKBaB3bkQ4yLP
AScC18OADf7Y7Cdepksgm79I8ImA5BQW5goOruMcuRKLAZ3IQUGTiL/thaGiraxfJC/LxVBBhGqu
PyV8PFqGPhnElEcLWp+jjhn6SlJ1RbnIf+AfCbGdSIcJjnIpaKKOXvV1Qzw/hmEiUlxvDw3HD0uN
LBWSgs5fngmnb+9IIE+WSXYqIfsxF83bmPyhP+9Ld1/zCGCbIE+gGOC8cuZL5vz2PmG/9PEzRGFa
rpY2CIHOB0n3mIZ7RFokzBmNmLk5i5EPXlj+jggjuBrjvZzPN4e9KdeG28R3z/eCdYm5G3B9EJ4d
RFX1tWkpxI20aOHJ0G4KgD/4ku9Xh3pqjK7P3d8SCFMRskASopEoyfY/t5BMX/Fx4WjfF4bfF4tp
5PmR/V28lneaG31QMkfCuIlX/cVPV030KhwfRs3fd5zof2vCZ6aqALkFvOY/d14MLIfzSCpMEynL
1i0J39zhvofhvyhTXq4MajHx2SEKwOVY7vhd8QTc/laemMUNLwHwATRBkDR+T1aCUZ/wjkjXRSx7
msfF1slmSBVUGxn/Kt0/kfCzH39VhVVug7ZX5k5/6v1zotMCTRMLoaRcuCFyBk/mktJH9rCOZxEL
q8rWKIUR8sqqPJn7i0eisO0ryaVr3oOHYm4QLtkW9sbHeqpotYE33YDn58k6DWC9jVNc2/UBQK4X
RpUpvUB9TOHDh7VaqpFy4GJNJFrPeEZCIag+/CgS3YepyRztSPaFZj6J06SZLpYUOgBcvJBS6yFR
NZ1s8/u2HbzIYgnAQk5JzqeMPVQA09o4/d8gf3vqfYz+K2fQw32/6+4hGoRfHpB0/s00X7lCagoY
PtUx2s6waIvBaoxPNcO8YP/ItG5FFL/JIuHkTbr+yjQp5dm7EH+CC7WY3ij19rRbBmXgOetU4cDb
c9mnv8Bc0jVzonDCK4T6Yu4d3gVuwI2tQBo/j4Yw0vfoCt5XP8mVn7p/2ZP0MLpJq2Dq/izTBdqC
kau5zcK5UyTKJakHA8PcX+ffrXEJOYFFVx02JOK7wxhk8WX3/gAjpRV8One/z5mInb1SrnFjmkYJ
fCoxmaXWosiOEAlJaUTEcOr/2YyR3YxVQqBhgCdiIh/lqc+nDQ4J+LoZNQw46cl51nYXvKm619MO
n9XG7NxiawT4+jZM/L/yYBTY10irlllHiTkyCJIV65tDN5Tsm0ejb8NvZCYerP8KIoZZ01HNVpX+
eKUdxp721n5QcjIMcid5I0PGXhSv9avb0Ju9BvpAzAHJzAjwTZGHEtldH3Dt3o2AKylS+3Z6A5Hw
jN1hUMuszVRXWHUdeKBTHYBuB90dMcidLb8aWRIVaufnSpKaIh/Nm0k+54ADdQ628NCzyOyaP1AV
h+SEa5IMFOBJzVP8eUWWbkkeQoAR0cmZj4KK5Jl/J+KW5iwisFy+y/jDGAnZ1g7QsEG4IF75ndSa
Gs+Xg0S1Dst6bpoAycKvi2tXD/Mr5+lGEPIJGlQixH+42JRNRq42b2W/O7K/leotHDZrSAj+vuGI
t/Zm5vvg9Pnhf9oea56pWGr8TegYmbB+hgKWuhwvNM9+vo4nHAOcaeHZZRGsfLNs+oVahOSM/bcY
TitYdulCZaUrxAO+QDI4cRtazqSOkulUnrn4g4krTtX6RCh97JBa/H3FOleL+s2eJ/rnU5LOcHAg
fnZnaAp7YJjvewMFmdsbyndLrEKZBjaozwtUe5qJnDEV89i19qT1LYK4Sa92KKN+OXaZvM3Vmh7m
sCBZ2xwMncCrJYq2d0C8epTiIslEuEv/cdcGI9mtIMll6Xov5qiS9v4+TROV5eDsg7AwoCg/+qWD
tJSVqSoaisuZOLWFHx6A2n46wD35UdJTe+Fo4XmPHc4C9hGmTiMJPki7xIGluTvTWO46BRzaPV8s
Pk8FB8Bpk7jU3CidXWv957f0wseOiRRVsxlIelNha5K6ISJsGDG0MbchNE9LW9okEUNowRwK2ubN
Mb3HsNsxR209rKycOHODPop/XJf6XaQujx/43flgs3HyY29iLghjkYUTDdbru9Ciyuvy7R6utTsq
TZL9CK1Gf8vxhc+hia1IyI/Ps2YfiAPARzXT/f+g3DYyeyWoXRQiXNpTV2jb0JLvCycAngugUD7L
mtj6yoDkPipsX3H9l3ZdIAGt8ZoO5wp9fXqPLoQjiwslLBV9IoaX6oiR2OuQla0YF1cebYoXKIRn
wI4GiojEc2JCwJEHqC7OVY/4yyi5Erbnfzb8PAtcVnDvFjdWcup+mn7fwrPZZoLmlDeEMCCV00Ul
GA84jvHVo80cMiYwXpJlD4OzXV2HGPhjbUmFvyCq0VVum4rnOFHyrRcHYLaZ6PRJHhhX4IJRew9M
S2n064FS4948XP5e0pvcYxllR8B6TvEnQ/MBy+WCsKPh+YzqueSbaAp3k319IarYyGHsxuOsoxzL
XJjaBOuA9aPLELb84zr1h3hqho0xvOhycDL5QcuhTixKNHOtRHj4xSyy+mgLHVkIKLHPDAk32XXD
psm8TOOMBULA0W4nMqpW46Sj6AIeeNROanQHz23vJ1jRqOvyQkFbB4+wh0Dlja/J2j/TGIqKbMVb
fYpe02n+5PaUPZ/ESN0Geo2PiMYKt+4DWO6EmsxQPSBFoAcqnN79BdMKUQMIfXWcvIOh/ELM4igB
DNl+zpz92zKHCwWzvOl+8fiI1mADfQ5uULF87CIQXlvAetImMHrwzHgo4m/na5DsoxsGiPXZ8/+C
57SDL/X60P5UmFRZbTSFjkqbQVv6Rrk4uNvfCZw8xhS8NlqvDSzgyVoDGpw4hR0k9PvBpLFUSLIT
MTbJ2FgNIssoAGaPUgTj6Lc6rXTUXDJcDUToXcKlYT+WG77Xu3KbtjvWNBpi/OMjmNBlxmNl3swW
b0Gf/gsUyD4OlzQwFJGaiy53PhkwiUPKQoJYMD64qDTfqgXYQHL1foAs/+FS/IYrPprCG+IRKLty
rKeH9B4r6gSiYg/nEUada5q62hKM58ITcj5dgQ8oo5fzYKOuh+Gw6FA/v8n7nwlDmgZl5u6O6P29
A9xhEzX0Q3Wzu+8WQSO6aPheK6n67b/qSrbxpUjUrogJZjmiiSWtzo2IY9pcnGx7n2kYcuFEY4K1
pX3gZr/o9FsEkoEN0eLZrEPxFLAz2YAWxJ2t1B70G7zXLCZ3lG1EbKstLSg6yJzBDt+6Bt7Lzxsb
kpvuB3boPTrYsVjzvINOOvEsx5ZjNN9WNmUySRQ4zAkuXQgKVR/GA5tNwdX9mO3WUlQh66+/+1Nw
cn4c/7kJzwTklUfogDvoox7efSkgy0Z4H8czswl+fFJjxiICsyQ8kJ8np9PPD8Ykl1f7puOOtea0
8kBtA4zrIhHXC3ejRqoMgLFYw+P5Xadnf+VwWgoHQCiP/1k9vOnxkw/rN0MLBGYXOAiXrAvXS8zN
xbUPwKdv8XSjG7Fmc2ps3ijfmSXv4UGJw3LrnIW55qv+3kvZdG9DmLMvU4Gj+7cVppK+nOp5vCdS
aBFQZkbgre+05daiw8D40Z/jcktIHYiIoHP8Xh3fKpZM8nFQQGhTfy/lJflBjrVcQkjRWr+04sMN
sgj2JmMUij6JXqbzJxA5RHThgJuWck8nqrN71hLxXhNHW84JnH911kQclCTS4Um5M7mJ9TD8DWPG
o7CgWp3K09SYdLq83Nh3DXcWm1ulMMaf7WIoiNrPc7zcfTGPWh737fDGMecsxj1439V77DIs8Cf3
cSaGMKAgmfRw8yoONM3j9NZspe+Ktx8jF8SnDpE0DQ+JJmlh2v803TNCRL5pBN6X/yWxcZACMIhk
hkZzFD/Rle80ycjktpg483J/tCkTr3tLIWzbu/joQ5isTJ9IEIklIJUcjH0+NzUcdN4X9g7Cjfx7
4i2VgE4KGb+KpcDcSDjHFju806IzvsFV8PgzdwkXA+BDvjUAk2f4d/+n9I+tbBcpGJv5BFl/efvN
xbPAlljwgl3qbn5/ZPDdh2EA18H4VqTWBerEvFCe8LMb5p0PXjAezypFh5Z2qKYBgQAFnlla7WyP
MEO2a9Af7cXpb50w1J1kGhP5HR0DOWgW549bgRRlI59/wB2nivNPjghVpJgRNxs8KwB3uBw8DpbU
NWMSEKfcyKCy4EKvWLK1j6pB6oeTYJX8W4Qm/4OtXS6PrIOK8fjWIMMHHtv7Cv6AfdmOAwcnQupt
xESt5SGWtBeWN9NjbjQw9pDwmMEdZj78vUsBo7aXUTO4RIOSNsCa2H/CHNPitrlpjDd/8va+TH7b
YjkpB1B9EZzJ96oBdjDK354vbnnPfvEUBsmWZAWea1ZH4XOz8BW9tjjztN9L/VBMbCn8Azxxql9V
LpIsateYB6CaZ8wqC9jfFfDdUV/JVlH8f05muWZvIFtuLSM5AiAoHAP25mzjBRAxm68bxOAq7Byy
UvxdDzFKAY7+jmwDZ4N4OuRStOkKQsAOieEbqH+CdJZueGJkaxweNGbbr5ttntB/XCRroJPeAA7x
GvKeKqkb95l1xExstm2B8+qAnPYVBUur7u6uXQpo9gbuSymQUxS+uKvuuM7761MJ+pmv4MHzZ+OW
ALnbf/mAGiQTewBfDxXIvvdvQ5fFMzuYSafh+8Q5jL/as7mtdd/2l7NeyivmGaYEUF6ADArwQdzB
nIhcObZYablXcdpzr1f9oRD0+74KI67cfAg+b/ndfxhKwy5de403QDaoMG9XqGw+3QmePMtm5zNL
msnEqQQdRx2QL0jThtZs4DCb09fGzQFFA+RiNWiMfNP6JSdl0nPeIpkGDsx8ijRfMjigDd3NASn5
dpcvVxsZ39MRdw+evDJ3W2Tw9WzC6PGmn62tFQiQWBrD34/RdkxIlHjPKH2OIb7RoO6WYHMEc50e
rnNXMYHPqcGzR5JECDMxdKXHU7cxrkEB41mvQE/wZHOuh5TmYc5ZI7U8hH4dJ+hgn41iCBNZsYpb
TskIJrayF46SRQ/jOF1cvF7Hj3ibn1GcGJ5y/G1JXle4Bmv7Y1QEPfb5VHLTn+44mtGSxMN8eKo6
PHsaPcx0ptWKKTvMNFdTHCoTGxRWzKQvcWpwf8xYvdRePMybLp3efm0fxVPZ+l7MKSSPnwZ9zg16
qI640rLxEmbXTaQCAikHaGHM4MABAMldAiWU0vJ5blEE8RJtoiqgW7UmoBSiFAtfTTrslRr8ERTC
7tFeL1anlGWnRuKAewr4uHqQVjPc0xOsTXVO1kqtYBzd9XVrn2T1H/jBhkEFGjVhgCgSFLnhCU6n
vxR7ahS704a1dr2ebpZyoYDF/vSfVhtObpbQFdheIrfUQiS3O9dVhPlCQFzvuAbR9DnZPy96V0AO
mbGnXCdOK9ZZHA+v/Tr2fmAS+IYQV/0YLQydGznDrh2b+T2u828dGnqi3Txgl5kQqiqBH5WSpndP
2bjB6raQX4GoT902ZC1GS5lUmFGp3afso73cgvxkamM2z1HI52/aR5OgV2ZpK/ZRLuwfUZK/ihVT
k0AZWbz6dGeZ6bexrn2SNv74GIsmglNT9LtTHcUTrH83QsWg3f68TzFoqADWZQK3CZNWIErNnsMf
PozJPCEFYVTqRaC8EAI3x3Rz1m/P+9Z7rLwNJp72qkx0KilvnBHJZ5z9FNXzPERx8FiqtniZVm14
EGqwlmsZLVpdQFaZCeLJL6mWNDgbJhcrl9LL7wJFOMxVAPp4+foZlyqlVfxskXFnz2cHmjxKxiFC
2YAmQCUNsn0OXM/pyWOJnioHgyGHMhwmJvU/yGkG0HQfRJYrhZQKXo3bKHgcmDKiMive48EIuxiv
THnaeBGCluY6bQPLNl+HLvC8KGu+lFhvpfaahs9gWRKbOYECkMd12hKiGovtRImv+XJXGtj9x3IX
FjeLSU6tamF8QkaUm1KqkkRJBkWWpCAp3tPmNgudXilnR+US9SkpOed2sUO8g8oBxoc+vBrbU8Kv
cCBfyjzZUks0Prp/78a9h7iEd3qq9W0Bbgi8c8cI5H5qWgoJ3LC0czbv3bJN6vSKK21Oxxdv5Uvr
51tMo3yWoA05B/E2cs9muYsDfNHGry/8ScUlZWGDv5t+d5NEsyNZltci4x+GYJsCn1+bktH1eyQx
3/2d9YeIaCLn4+F9HLKRqYfw97TZyXom2MBIEV9P0FAchLrtCxCduHgYS/NimHchGWA3fnGQcE9D
MWRQfOkzLhHkeQh+nAxVW+liL4D7dhGDgSUByKI9pSNkYtTbNIoaEMXxoQSipz073kdNfKL6bSdU
qh6ktUq2Tfo/nOrBgeI9SjdfBgzFhA9G1sGygtFQ3ue6i1PIHreeMggZJDNKC2CtNzUFN2JlHAfK
C8klb8+ZbPxWviqIK1ZBL0i3E7i8cgKJmHC6KCo0SnrvxECjkKH/8KmcXmIWT+Djgw6quergClRO
hAhqBwUyIF3lqh2fpGV/RIv3qtY0db8As8wfQZKVji+1rTpTAHKsq3X1j7RSMoiVWAxZLY1nw7+u
Qqb4RjyoXx+X23kgt3A6MFAR5dLnIBFfEaAxxa0xe0I7pcnXrsCHjpR4w9+m/4rEHtLEYCBqx8gc
eWoMod3IwaFtOFh8mwCr2LHzIyIPq/Ee7DBDprJI1dvuRLDNbUWy8ERxIewHQ5zWCxzD+V7ebq5Z
U24h/wo0sPcPeq73RI4H1duZoNQmKMxyBtHaYOStZfJ2P8GJu8cEpGwYFHnM9jAvAo/awXnA7hsM
kVbLQYDm2J+11fUyiiPTfgLukSmRSRu4tlCu5ei0Sago7kENR3hSJlNDyFe39zR4s/zpHavPIg3b
TpKT/EqIujUKwqXLu+FuI2MWGbVpBDPunzpHqejU6K/wiIaqzXNXOXEH99bsR3KwrxfOLZWDAn7t
YTXGd6XLj0Xx7vqiSzZKxaPUazscx11sPG4WQhu+aTjx82KwPsNCoADj0ITjuBsngILDgg94Bfk/
DCR4qiK1P0evy3NGTutSlaurOPM6qWVYPAtBevVXcdTPwovD9mdupIbyHjD7FnEJidxdqj8u7DCx
TGX6ekdlgVW5ljp6y+t3k721whwSNJbNsYmvnm32G4KB9+gLp3tPu14Q+CGcZz6xX0zyQs0rollS
8cgle0BrM0u6t6ZQq7aoJqpHgu4G32C930Oj3r4x+svBskd0/pj+xq4+L1P6ZMqE6AV3lObtfyQ+
bNTveZerXkUcweFlkd0D8PHkqhQAmGHkbEuTFzJGA6xFNISkSkvOGwdC4VJsAcas7nUhJvTMreCQ
d36QICzOvUhz6hBbos0kAmOQkF9HeXXeaK2FyilxMvRIlHWFyHaQoJclcqm2UWynWRKEqgol54qO
+F6rlXwa+tN8m/wjb+pP+6E/SyUrATPx3pEj+vUmi2e7+Q1dNbPJ5UTBMcuwZsGYZ982szK7R8EA
cmh8zUdj2WYwiTXxtEbWG/VIVFHHMtRlBY+8tU5Whw8/pDbiCihY2w6TBtMpS3v3WttrfZGxT6y4
enFLCZ/C+RBMjYK+7rMmL4eM6VN9F51zeaonbDEfwCbJewNGv9kdX+Ni5YWKmqzW9E2eacu4/cyp
8rIQLf9vX6Ft9vyQddHCl/+8aV4vskeyPZTrw5tVnuh5g+NanxCUiDPQE5g3nirDUpD+eP9RwBe3
4V5yMOUCvepCgDwrYluJSgfutS8hRMcQocEr12bc2ewo1zmbakmkI4cvBcO01EqaSncGSGF01Cl5
BO4Ue8nxQhf4FruIEjnGJABG8TCcVCi1kZEPqVQ01HuDMjBKg4IUBaoi4yCjkhbL8Ro5y/b0VIcN
JdIbjju4TFTpRCqSMQDg1pv/J5QOU6nTQggfhZN7x0c6u/ta/CuM3NEJ5cFf8bRW/odyqBT485yF
r6xUhsR33Uk7/gKAd/tO5dq8/QS4lDOx20Wqqt+kFSsX7fYF5nPrT+M5ZXm0WrpdxrEKjYW2taIB
nkOtNmfAf36GSuHydrmfWohGDh7VL4c+IcXYyrPWNqVrZhMZrQCSVNcUcZVwyzVsWAnXqMMAik1L
nybrDad4oAUYT28yRP/446vkzf/0xOLyJ/rtQlW/RtP2AsrMsEWPeWbIEVjL6g2xPMiYMz5RMvLg
gSFTw/ewzvE48230LtO/kHEpVtitandF3zU2jMkhWCAv3vxEWTlL0wBmzFbw0WD/WF8hgs2htGbk
87b1O6sv9wamov9uEgeSshqD8nTEFi7e3mPrZVlygVaYM+kt5Vfr5OlSizPOtAM8DkwlqaWTcf4H
kY0ekfm8Vn9RSZ6TM6ek5qIKZrYgPYESU+PQtmdEsuqlhL+P6ALmkgE5BfN1P1z3CaHBMzbM+5KI
T86FwtgfhrvTmOsV104WIZ/wTJxW/mBUeUweZL+Lxp0BvNaf7aiTOSV/vmEbbSsQVObW4Gphf2f+
gFaOt5VgFbl9o+oi5ULtpuD2IHF6NzsqfHwV4ncYEVs2IHCM3VPX4O2aMTiQGaeTpFN40vCOY6Su
cd9C1+OThXk7gSCApq9Ff2/qX9LQtVr7SgOyTLRRdzPWAOQaJZnXx/bOcs/TDbJcS0I+C0wcjr72
KbZl5dzdYE9Kqo7BgkpP8PmCt37HrLY4weWCcgk2eurdhU2BOI+6ZOZ5w0+l5vSO70CQhADX5ZqY
9ErOLt7AoeyHCuCZt2QWTKv1KuwYpRAtDG8U9ew/CQWQPzJGGWoBYcUPKoZR0kB3R5Vv0ARuBgzz
3vH/mJrJFyXo4QXId7B9qJmdwAGw6xsZFf3mvtTmmUE8ztt5Ow9qXUet99OjcL4BM8CpWbUsSZHS
1cip7Ll0HqYRr+6qSQ/QBA0ZIExwNYsk3E7jT2g4Nc8W1nX/s1QiP8z7ofvBn9oQoikf1qJ9IrAP
1sxisr7zW4Ws+hPe8j6SGdmsNOvHF6fDp1xzjobWu7BDq90PJU+xfWOH2jKYLuK3SRfrps4OeI54
LSocnKCJSqLkgULBpuBRVini6gUA3vgKnj7LfMgQwNJpz5g3f2FM87QJdHYLQ3cY76rcc8K02pW5
Ajou5kViJJ+I2WJdXHEa7eBb8PTcQakF5S5kqYnYGaPc+8YB1+7Rcv8yCp5luKlaSbDaZcFuClDT
IxYJCHwybQbQRPDTUUCH+fq6kX1O+giXPMpbKm/LGpg1LN6Vpcqq0ww/6kRE02GN3ietYHQtkdi8
K/W1It/qzrKlTpnsrniC9HQveAgErfndNqOqi/Z9ZZcMTGiNuuhYgqzL/BkA2mCuqGBM1onMKQoc
SUuZdCA+V3FeW1A1HZrIn6NiFGjxSfl+1Bjx26MbMBptPiuMdj3Eiu94BCwWCdctYdp+nRfWo6YM
41RGScSjLpGDfthWi9UgN2Xi/KHzGBUu8WPbimzL3h0nQCHOCZ4RxexNmGig2SX+fbt3vLrsB+hR
ZZU0KSH/aUKW+mndXq3OVDpHOa+M46jCwnN4+ZHbEoFqWtyCSfD4/3rCxd5Q7WMTnxe/h9YWjeBY
aYxTL9wz0w4BcCwe2k6ODrv1lKoh4umZNvTQX6LwMHBc2589dkvZVcly0NgiSA0gXAdrUMVOVZp8
dzCeym6UAk0l6RBSsAZn/tjjNQCC0SmRgzXZnvEyW1iXt7mCMp55eNjIP/SuKlRHdUUtqt0zmnMu
avp/njKs2H+Vj7upqgOg0tVH5cu4e7tgq+/qHe6e+WR9nXD7hVc/n9PAuMAP2BGZX/YSixbgWNRL
p4BTixO6HdAjRXgLcP330eRLyYVbZPkrU53hNLWH6UPddHJ8HFaQJn9I9bB/b9Bz3VLW4yCCOiev
p8lQ/6KhMwxDpRCbUNi105qOn0ySHwBDeQCBScSAW+NpH8mhteWA2Of6/wqIfYtIWibEx5mzz6WN
WfrTrLBUDd4rWbByQz93AyAgp64GHLhDzpHCL2mzGf95Ad0x5wYqjmFyuTcQPxPnK6yEsw6oHMup
FMKZAAUgyoKwxJHXyUlY+01XDFJ9qF8X5L9xg9XyqY9TsXQqJraLIYLNP/DH84ik2QgPyVP23Q66
7SaQDCz1U/ZxDmvkN3ceDkJPnkrTgT5hAZRHzeMbYrRODvvVWH0CFTeudM9hiGVDd9OYKtcTO3wT
RAMi0n08rV0HIpS9AjxkZ6d+YuCuP4Fev8VA1jun1LN3O+nsx2dktovZtm/rvvO1p+1XDLVeNVai
xrttVGVRaN9P37sgkQApUQUIPCGlW0kKH4Y6szA5qoPu0jcpbw+5V0/xsWK6YH/BYVTYivqBmXUI
MgypmB7k506hIQ58jJ40igIQw3jhgDa7irvjBb1MSWprL9G6YBxXfcORN7448M8wb42gboo/lUCI
4zgjmWQBxgpbtbHfWi6n8xOxZFwJGjqmgAImuk1vcQqJyrgVQRc9CqDL+C+151zcz60WlbaC6o0l
9R7AuElujdPu+YRWvUtULTgUi5uRRs5bSPjKnAmy3cVE9imb0TpjgUMRWwcovY6jYuB3wqXbej5w
eno/UspBArlygJ/IRu1oItPuj5j6IMqtnFrs3NEv4w5wkVimU57Gp9WTeu4/q/vcYOXIQqKY5xe2
Hk/1qlOSjPsx47euydJllaXlN8YRgZRc4EOAls22NBGhSCy/V11h0BqrvCT6XXArkbexfJuQ2XKe
7Gv0d7yD2ZTerJ3YjPK99IqyVUOl8GwIINxtiZH9qpVAh1Q0hOCCR8zFWsMjcgwfEHu7uhPcQDPg
GucA8xPkQrEGsRfEPg5Bdfyo7n80WU5oaCbtBJ6QNAv2loKZs1qnanpHIW6wGOvdZhZEnvhuzgqm
KDquBpW913SMadLfUFF2H5Xa+bfLrCgyFHOpgozhfR5lPhQYKFy7V3d8y2I9WiqZh0aBg/5vIMxb
sM1oTr+jH9NNTKG/9VDazrl27ThbT3hw8eIlOetk8FOibAeLACQVTkbVXbWOMDswVyp/6+RR0THZ
QFPANzBL1QpzGo9JS36qhkH8BQhp2KAfRsvsitaD1IMGrHGJAA04X+0oM8/uDV44a6xeVk3e195F
aTSVwdKheYgIUkIFUirzKTOUcY/lfYt7AGavHNoWXh07959MA6OAQiKF82dNDAxoL3IHS4i2SFTw
2WYWv6bTnTE+Wv3EpgjiVM0NZLIvjt10vxzgJl9/sGZIBe803InFTPH8Y7u59LZdd9mc3+CgAoHD
5yB39PIWaoS1z7uRDu923Dtkt8prmnVq9NOpIZOhMFVFeJxA0ZFQbd0paLvjaWa+lIXj4NqY3DXi
9FS7bQMEvoZJRSg37DhnW63SW04T/oFZQRW+xLf+w2c7saEhi6cvP+Rt12ErJ4WvINATfLA0V9Rk
cUX68kxf2gCftIBxUd1qtXRTYGXwdrPH4tw3HgENQ/Pa/rrvB/RLCBbHGtfda7nCmoonb3god0JG
o7ngeyTVmyz6r0HTGpKY7hSNMjHFq85POxuIXEmqpCWd9/tQz5MVU97l3JW7xW/tkoKCmFf+4UC3
SOr3oLxL/RWeZmuZyVzZac0kcZ3h1v0LfaUwA/tvWjQQgmmgisF/mOON1WSv/4eSyPdqsm7RIc7+
lJJpzbKuvwZ8eG6WcZxFK2mK4l598rlfwN6vNSQErN//BxpHwyLkBuGeZxCgc34jOag2eacWiL5Q
doMEeeOoHaCNxn56BCU7nYt4040zhvYbvRW5mv+xrhaWzEARTVUad6Nvs2Je8c3MFWe1X0DZpd4A
yOa4v3Q3GxLf346skBV590O+QuAq+5RYQTVc8EiX7yvd4Nnh3wJ5XUHTZH6pGtYn0l13Ow7BFGfQ
AHWODHbJokKSGxvg9aSz4Xp19n2P29sWfksdu3tyATmD63W5evQhHSjehFT0O+9Jv3ji6rJoI9Bz
Yz99fTqjbgVDgubgUFu2toYsJA7PIBIU5p6L5ode99ERPstLqxe7tFEkcXxOaHE5106M166g9B1j
q9WlFJv61Irx8JE+RyTopnAaGc6Y5cRWRulBY0YxDYDf22IPKhZrQ5m1DPY0KYFn/b/2yAOYgxWG
A+blVOBI6Na/1XeflbvapuVf/ZcgeauqfwDqX4UxKKx/iYsD9eqT35VIbGZtJw9dQbpx6oFZQt+m
/BEEz2UqtXPdpbFf5oDMsYztUlOEuB7KKxGNStus7NDSeBMtXEyOe17J1cRe1qSESGBqsogiU7z3
Xfmp68Lomun8qW6/I7VNWbCToZn81pW56dLOdFJxOV/2Z5k+0V+lKl3tWpcLFQAUjERGd/nNtAe3
jlRyTVHgYfVtRJX6sZpNN18Wi6t1+HCtJfn+jgaI9VUn2e9Efi6q1Q16KwZ+MlUxzaSYF3SFHdUD
vvUXR8pyUBarp602lmMU0PBzRENoClUpd0YsvIMHyd+cNyu1WhSLt4L/NxmZBY7CfpWKzcBQipdH
qbxneSxdVyU9dGC6pIXjhSmAuCGTxo1zHzRer6TcjzsmJo1Y9cp7BMJ9bOMnEI+ak2LXqPKLrNVT
Lsr3P0mSKUmgAm1Y22YujZU2S8oUh66KJ4G522SSBGPgjHF0uJXYI4SE/P1RHXQdVcfl58ZycW3P
CEDvLTaTC0xRfx6yAk5HPhN0tbxiev6CF7tuv2539TwhIzpecP2GJtza7Z7sUINuxsHgeECcg7vv
tg9UeALNP5r+KVJ4yJXchotIcBdfm/8Y/+/nilnGX/rzxDte+B7K8TrETYWFlhtZ2k26B1piIhdS
d5uL86gPnKNwNkJJw3opz//EjzEW/B9zYVksLQDTBNK/rwe9oNv0/a60CP4lJln8f6SO9/k3Cmk2
zUjO9S2v4A36wEnbKD3BJw27POR3gpeUGVdS+4zGTFaM8p+kw9YPfAQkerVeUy5ZVYYmeTNpR5CQ
zv07LROiCZqlunDPt88YMYY3WaEh7J+ZEDi2CHCIXQyu+ATJJnV3BgOBdshKGsnUpLbuQ+URqxtx
iP4RQ3ifx2H3k4b60hBEclGK7n1N/UL0Y5yjgARhXuFmuBJbg3rwLQPHK/y3EcO+u0duSMUByzMl
Xr31AIpMOZEQSDdrrdyYkymKR5WhAGAITF+AD7f6uKEsM5PuuyKvjUCJvUxBuKEHOOELKSY7LmEc
1vGc8zyU0RsjvsZdCltPpZyCNj3xFsqxAUBJi8hcmQL/pxV5pqmV2zrUZj5fWXcIr26dYEuXvedy
AvmcvJdOBAH0g2GV813NVDFHuJv5ogDplDIyp5w54Ubypwoasc/gwKc8s58H4F5/8EExdy11d6Rt
w5dC+NhlIX/k8QhCP81rppoFX8gdLAnrvfuV2ddlYirhUJK0sitF3mZ/Yd5FZj+sUnm0xByreWue
ptiWuAVweAcmFpNTAm3XkDu/tA2wreG7hnR9NiBfrFzrlGq2aufGgaug80E+PJENW/xRFLQJKzfs
S7bhFA+lzSbox8Q+yuYXIBlBKQIShfcOSx8o33KfWMi29fX1zVttNSWtpc9c2OY74Cu7wsjdLmj8
eSKNOS7dCvO4oEkyID4SkqYRJyJZjfHe0xGXSyUn/OofmTKtAtR94cFovR+PaLkwfaK5zvO3fz55
tvnEmuB82aMhh+Bg4DF2JlQIdK2XedGBwv+RoG4QWLaxuqcQGOr4eBEvBMMuFq9OeJ1elpGHg/OJ
OuAfmWud1vOP7xrOSC4WWQAaJ8MD+1PWEKAthFL6L5s1Dz1mQVftkOR6ZeEUdMmqVZyPxDyhONaK
Jav3V5nZBrYFz408xnDH1Xqap9sy5d+YBeKfcUQxVBm8gXHsQs6dSIeTF2i879vV6zaIp2V2UHp9
R+Yn65L5xFE+9FX5GrHrckZzUp+VzA1EnUb3FkhoFtWOGmiPkuHNaM8Zv6eCRtLm8Ijwqanz+YcL
Y+Roc2c6x+13/rZrE+/4CR/cb1fxZkHmGlZ1cJtMP81Hch7TB7+K9GxmC7tWa9JuUFr7SQ8MGVa5
YGInxdvsaGyULqZjO+GmvHGDIamYmB5dK/4CErKKUoNVjJWt3vP2y+VF0vcy5cm7TR/BPiwbryAg
ehVvARruUd03LqIAQyu0+UHRnzlAp3FyL2OQZnaRx/aC9QZ+8qTDXd88MRXrZvJGKkHDHbbCjEW5
zScvMTo8TA7iWhnJHdtznXCawgk11e7bMscY9Tg9KBH6P2gJ11OThxdJoj/TnuWpvMFKF3rajVwr
xRET0vZ/SK2s8rRgY7jsbSiOFApFbcT6J57Mzdp03U1ft5GrGpsKRCSKDXG8QQ2xnC1xz9OoOKAW
9qmpOibPR5/w2Pqcir9UpWO1tCp/BMepLbM4sJbco04vXntysClyGAh25aI+pHrShJ/qb9EEVpRP
AibhCAJQAXyDa+3KoIViJstv5OsvboFzxtkHb8VmtHSKme5OG5YjdWV1YwTNCUJihGayb3lhfYFg
mvX6BBfu5NqB4yJ+m67MOiI6HmY9KtZN6qOdoJHznu1AU4tSLj1wa2vCctpkFZwljdXiv+3N9SVv
rlvxDebAyl7Q+f7Kvpsy1p+bfXL4lvXEUZR42MjSiUc7lCymy59Qep5c4wCI2MRcs+u55NHhsUk/
IkDK3U1Y1M7rNgMqExIxv5WQS+xKROgBaGphsmtFQv/Y6oxElc2koJtF4PdFxSNNCAZK9GBso/5U
D3h2T8Ojg7GyyQR8bB0k06Aya1hjSLfY5cpXq3W/2kYncJUN8wqdLFTsAMoA2VDvYOFeZy1UAg8c
ccLQtCBqCBdAY1LjcEydhU5waq46CLoONj60ydnOSPxX7IiCfFU9hTHZAVyz4ZZvz1Fu0WgSErv6
PuYaQclAK4l3/dUaO+2ghVrYJ+IVua8lQbJIxHbcUmJqWMbA8vHiKT6TfwqlZYS50XBVUYZBbVml
OtXfKj/K1AWm7FTaBSNvDJTX8BaQBF5y50BPzXmGrcuR4UE8P8G8omaBVqojBtlQQJ2pZDjV4rFH
XEXJbSbgu58e7y5WdlKblweFL9U9ShEBxeBtID9LzaZEIvwzc7d6jQrCgc9RkeQ5XPrWUKdQrmM7
xqslyC1QXpULPefIL9zqZvNXVBhckW40MEuvxql9JdCrC1MdjX/iwZGy99EvTVhehqpMnq1auX1o
VetgKYDg2LlXRLad5zSvglhVANIG0hLlWyfieWz6ygviCaA7qKjk0KzoNgxvQ0WC/LlqTpWFtu6y
koYFjAX8lJWoiJlrnDrdZbBjI0ksSM9SKTsuNHN0aHUStjZj9jE58L+aIeZcb57y8znSTxOAgwBz
rXx/59BFYTTO5mvLzR30lxyF/kr31A1iTz7ppHfkb1LFczL0eQYYAxUJbmPamyViroWs3avzMu56
JL3lOF+XBxQLMpf2C0Ij/bJiXXAi76uA3R/oUIfC+LU66M8Qn1gMMTJMCrrhca4iXounUqFQVoSK
KZDUIrINKWSansBKEmvNCxYzevtj/SAsE7ogl919sH7aC0wbRABRgcbyrpJx2AQqtsciliHBhZ7v
M9ftYE19BG2/Dnyih9nW3KJv4HG0g1ODcfbF+1WqpSKoo0V/vwEFzMS997ydeL2wj25fYC9V9E8u
PNiIcBN9MAwjGIke+jSzdOWtxuXn9Opjq8BvQnTqvk2CWuqx0H1f+2TD3Uh94JRvrg1Mv1G6CDo3
Fy2furLO6vJavHFqOI5uZ3SNCEqcQUNwW22S43Y5/C2ik6szrzbIWTsXY4nzJKa51eKNZ/2+plRm
/y4o76YngCS96K128EEU1Esi3rYGxjv5kR/pMeMdHnLzK0a29yVTZ2jlXOCH5BW+f2VdcuAQc4e9
9Y9w28QzflOSgVjFnw+dce4NFrjFumobku1g5A6yxeeEn7mA/al1+dEwYDH29A1xjiacdu9cZdRu
5vftUxqYrjd+IcNun06XVPfZFksZNx37ovZVXg1vhvqYjBfcgrZaJ/6r0PcTS0SNNXqXjEv5o+TY
GMnac+ysMWnj/pzxFU1alr5iJHTgQO2xYJi7G86clKdlinPTT3CXqt1RdE7cNwyKbBAi0CQJawJ0
BCBKsaek69nytQZBsrs0LfwRW4Apo8Xu9Ap6aFwvgpV6SJINE+F3X7GN+p1FF2gakz3WZsEzcLkv
3w+gfZAK8vJt2DbWIlN0/C6o0zWrxyglNJEsRwUb0nHggZZi1cuyMGq8KOLjGPsG7KX0wxB2B0Gm
DkxDC8011dz5TarGP0LNkZ1TyESpqn9GQkLR+tsLDv8+L3qPo0CygzwgrJD7Y9o60ruvYjUJ4r7D
4at+Us+uzedPJE745oX/FolpuFlU4ZkxSH3CGNBOzfQ0wK/cfIOCb6xIUA9Wvl6SVGvAORIGU/yo
N6hGjkUdPLXVpj75/oVGFSEGhB23UZYFVAAlsXJ8wQ5Y6UCztet6BSpvsaHAlq0EvCbFQ+BuN/UZ
hkw0nZnY1Sh6gQDKDnuU6FMThFWPMlbAdCHanTOt01zaZt09saCa/sfA4dmEisL2rWuf6AKfVVrY
9euzSt4ErWSk7rhWgzwsQLtBzd4OOb61eRMv6MVmSa3+Vcap+X9LFIOHI2Evp/ac7C8TpuFsW5GK
sQJypfc3wNM/NjSB5DYJvOGs1JXVHlnsPTbQ7+VZdVBIwUFEC+dQ5LTNmEm3EKAQlLmnXcEWw2al
uk3DkNiseOtXkzlIKjn3A1G1wFiHVd8Z2sdBSKWh/wf0VhnEgkrIXIO2IM9SB+0oMpHK8SzXuA8z
Grg6WKzO6qnltW6IC+ZAlgPOy8mPMIDFj0tGv2pt1+pzyhkjE+B0Is2qfFXNvF6odPRgXdJsaVUk
/H5Ezz9MwOC6wRPoYez3SI+GEKFP21qaLYfhDrltKqT6+dxX0HCf0iYUJzYKViURN78ZtzXaRk0X
gUPqaMz/Go8bwS+Xsn4EghUEkkete4NGtWCdEvp6JOTjjSWxSHoDnHXSVjBttK+d425iCnQqoC10
QBeVmHoaoW/MSn+hWY/DVrX9eJDB6XQBLCGTZl6adkNCjJ8tmSZkiJBizAMaMz2mubFXvu0/Q3Rs
MbynxntI7c0hUziDUgTPNGd9qzCTVjP/PmqxvPOIMQ3vSKN9zkbNbn6vscCLFAiHbijdVDMZFRM7
4UUZGZdge1EHO5ja3uujaEJ7o6q/SlhgR6siyj6ktmj5pUHguamXdR6XGlo5CYOV09u3RNMElzTG
0SrP6saLAQxKc5lWInwSkY6yDd8QmDGfqGHqVbiT76R8IOLgnt1xqrJvMgh0GWgUk8YpypFJEda4
NvDX7W05Vm/Zcmn/YvdjKKaQ7Ltmb9BRE+XDeN0ZiCBxvYQS0zu80OlyE6MnCagoG+dujI3+8/dU
8ff/9ElMoxSDLcLlObb4dCsZ3tgeCxe5+0HgkeBTRr+8M7Q2vrAnORbUqHeyR8VZRlKMHv6xPpWS
e3fKbSWz1MzTqrrKt89aEMm89mwm9xnOVqZFwSwZS24DwkvsaCAMajGkKouC15IiBXdokndTPNDW
DRLafAaTRcXfgH7JL4NNgTziv5gGUWW6WjjMhlcbwyZ1jBorK6dgYybIxtCPU7NkxWP6RcBYXfdp
zXeiEAjf6Zc0JWKyLCcCqSFQe3wMP2zqTy86ArpyFbjvDLQcLxbWR+rojan0UdLrHsC11/JHEhK1
stYtpRQkU6nlOQkVn4m5C8bsc8I4XpLYI0CNoHiQFLebeySf+9bfEmeYxnZ1Oe2pBY3F1qxgRwdJ
l1qbYQiZ39uxD0AzQonTP13//pyUo5/igpybXcKt6QKVsd/2d5Dly7FTo4iO10Fy1+Q8dR/KKBSK
0TBpbsW+fzZrRSDtttG3VdCje+TW0hy66jzXGXCMHB8rAUJ9LrHXfbKpYVX3MLJeH1aRhvQSvKhe
jzQv2TZ0zwJ5iZA9CNM6t8AeEgAtj9Iw/jjpbp4LXR6nC2r2kD55xpvPszGjLoK5MIjPzx+jSldh
M6aQdbF/Bb0PzsGiT+97ZOGCQOnlHFYSyKxd9wuMFwKwLgfDWJUUs+l8p2byItM3XNNTTv51XfxZ
e5zZSo/whYeErlOgO+bFHaGr1pUQSGM9xPgRMEQSXZME0J3i6aSUMTKkFDMDOukdr1gwEnUbozVL
ySu9TIYfOTH1+z97dDz7KHF7LSenzJH9dVmZ32QLI5tKXbwMhMiSJ4ue/9Y9ozpvWyxshfhyWv+y
gLNrKTWF0a64uuYcv1qLuBG+YtNhaC3M6YcF4Jkhr4qXZvhTLCPteuo1PJ0/aHTuxlKGNAU2cGjP
Gzs5YZgZyP0z7nPkhllLuFYQj6qv22SXmzX0HwPLOaTNOSW6xnxjXohTOs1umwR6xi3ZTdqi/Ee3
TYut33X3uhBJdTCCKqzfiuLEorfECMD6NCJDu8VxUpnyCRZaSomF8UZfHduJZXiQLrqx0pHtmwlC
ByKSUp5Dfn4b8Yu5sqbIyII9wvLzyfONU+VUyRZs6/1s8LmW55u3NMPHOVMOld3dEp9uLpGjmIaV
EdiYiIC7Wmi0pHg0XKzgtjAiL8p9+aGlf618AzzXzmJEtYMps4pR9uxqNSIia2bE4radObRyNf8K
cFQJ9z+PauI1VBZVPUbVdoM0b/Rj1mE3zNobs/bQv+zRQZHBUbcFRvC8NFd5EulSONxj0pSx8mJV
Mcd0FqgF8hyYf0kuV/mOCx+os4BumSHkJgQOtE0IV0ArVClsVlFu5etB0coF07KPV2bjmVSl3SDe
JoSyXWKoLWH0pEAD04er233p11q+rQsCgihpgA+k2AO9II/or2DC0UvpAQ1oQTDC0tvzzc4TrPci
FQhxGqAGiDv1SakGWOsTFoeDPiyWKuiQJkinvAyZECMDDy0++L57ZHhB2cvxQt+oYCFRdR9mx8Vj
M/wXasiJt6g3KFyu2QVeNWwitWA59yQ4QMXtgfFGZJ7xyhRWtpr9OprLJ2aCAb4XYc9zR8bNQRSE
I/DdH7HFsKqmUhcnkNgUBN+4fdmiBZ/3nSTjKVANyHuk+Hv2yV9Estyw42LsWayAdDyiD9ZCUEoE
KbElHAJMygk9PjsXgIuDTuTxmteUeuODgFtxV9ksp0SJd5XSh9pcOhJnRDk+BjIMD6IUkdUXP+5M
5ZigHHsxavtE4+55I/wEj+9qkXrLEJIanfcIcnp0mhJbzXMBQZX5H1wnGHJ83TQejXtXBDXP7pLD
Pf2dxmw5Heb9nWpb0vpJWz0qddDYqCRU8A4VZujohk0087sE54pma6JOsDQnuS7BAVvdATo7bcMn
PCPBO+kfuR+rDdOc69K4iD/TXUFqlyDYdGWqlwAwXdXkpEYOCJpNbkTWTspugC7BCMWsRI49TkmA
cJxI3o07h1u7V8L2dPyRe8a/69aM8o1xn6GG0N6+/amXlqPI1ff7ockG/pMqKrQYr7tZjpzgzZkv
vlZWkuBSHTGKO4YGoCOlLLIo90Scs6umwatPZD3WtF4KJ/g2M/cbSxZwdsJmZlWRDLe9yjnO+AcG
23g8bqHC67linvBGvcXNLRMK80ThWJtS5GGqgjkkz/wkgmTrWqVd6q3CQrjH7j66mw2oYjDhHWDv
sH5JD215Vj1mu2Cpvkc7lMZkftrzkROepReKRntmi1ITur9IiSqlymM7/vVqhr1AtgJ0Hua7t2Fs
+KFfsSfA8aYczas2LuCC1+fJJlrYao9WoKstonEpz6vPzEKQgcFr2wcB98ZvFHoZLE0WXU5R8mIf
Nr/oV2ljnm1GctDUqVCBRIa/yg3QgwCCCOsCxxwEFZ+zRYaQADrzbg9ujlNKzKQZIM20uNRzWfBL
kBwe5f8Yks1uZ6WYtICmbjS0NTWp5uTI6+nB7W1U77xd/8tfTHYsQ+o5Abvzi4e7npvrwcSyjg35
gFXDaQRpyLEfVZu/K1SvZ3tT9zJ+/QI78jpHPtJp+/+E3gL3pMz+gbLKSDLMnS4rlD3zrVIiwMGZ
tKwH4AJdCzsB4yAPKc3XqDawIW+CO7uJdbpAJNTl//Tea2jtlJkGef1S+ZlFetDsOVa6U+3NxNeK
Nj7BzaTAz76i6LKTKhZKKVYg6FEoa1MVWHldwPrkwSmXgdcS5ETWUE89O3uUu30quaZxR1S+g7C9
XgJSKRp/srT5Inh8gmppVlblv6aHtbd7hEYUkmvUXoiZMbKNTG+9TzcvMW/Vsl9qsDopm10bpcEf
SYSZB4gPCQSMHpQ88zekgXUuBequrTt2iwDoqbmx6GuYQ9KlgQd3qZldeU6+FmcrTvH/UyYQebqW
m/qL6/+iZBXyL91kZwRPvPtY6xW3KkwWCIA9qcBNyWkAv0U95M418hgblgImeoNIWEUXpYxjtBPi
wJ0GBWH4lPHUJnrDsBHX6us5EwG6utSTpUyY7VI6w06PMJccKUuA6TE5Pe4VqbWoj9QOaNgwJ6eh
jVG4AxP/tP+zkyUTflk9lb27sekkMgXIYuuzzT6LdHiSbIOwDv20i8d4XwNungxZuVGgHj6AiI7T
Uq3deljkpb6hDZEXTBAzV4gZwycSWoLTPWhQ8EIjpxwuVb0G/VhtpgzrRY/qjaaCZPKS4QAoMAZP
HcYLBp1MPUb+J/7X3adL6zjh7Wd7AkKz4Fon7/PkQaLb4ygFVuQhx/h89KL7qG5p9S8rqoaRRYp9
W89mtPo0p/wkBRhYLFVSvkgsJpzcMf1wjBG7AuT2p7p9maln8o6N/HD7782GnGmEfXAlLtPkk3II
lPUQj4AiMHTD51fE61znSEY/Y2UljD17/oibzQ+3rLafPDznaBCdqCDMgxXbhmAW7p29fH6sPS0X
OoVzWv4ihbE1HP1nuXUyqhHKr4PzmTZ4fXlsBTkvLivzzSkw+tivJz+hUAgB7nYn0FvsYaTPhv9C
PUKCWdaWxEhVAFb2h3NiyV0NbULLxLPaxTKSCoJ5I6XDbC8eiStz86NUXzjtzxQoqtZmYQz+/CX4
kpI///oq5o71glvWtuxZgY8IF5O/e6Q+0LE1/NU2+89eO3PVq2e34OGvV7gBbk2qhXFxydsInDTE
NukX4BjKOvJgYGhLRFLk166etgqaOncpYtlYp4hQfngQbOirrTWmePigmdlOIJ1xK5zEvrlV2jjo
bqwUBkGe0iNTpWT/zJfT5Cit/qwQxgjQDlZJ5F8zi9tgqDxLl3PFLxfyBf9W5Sx/dQOSBAv0Cqih
h4Z/JBKfTrm7+2tuidKe7BTPXnswAofhrNj+2i7ux98vZ9TM71Pd1lDH5pqXrXaATP15PtZpjKjd
4j2byg30ZgoOYYZ2Yz0v4NL+hqCbES/mZQ7Wx9SMno2EwZR3TQjd7gBsNMZN+htLUXX/YhAEa62O
J1Mclrj4eml3E78hOOtD+mXVUB/HDWmtZbb3llI2QjxXlLnUZ4Mn+VDWwwUTbjN2by0DOaJVRI6Y
A/pOGCPimVU3w3Ciu5L4ydkRmCOUYeNE3bo7QDV5rsX9aFt4laaxZIoc4sMNx831J+rBdzG1o+x1
WOBky9g0OGgZHg6/qbnvsLbOOApPwwi0ix4tu9stlw2p/jIh7zrMFbVSlIUDsFEpqRg+4ZkCgFhG
sKZnPoEtjHYnJ8GkrjU8y3NAE5VnLbeAFHTS3jfd90b0uIcOcRYm5YM9qLdVPqTm/X4ArQ5Qb9vM
oSn4BEXPKIQyZgsJwSXQ101bTi0nYVs+BnJ41D8g4Lp2d1lSDEeNq98NHj1w6y1jQOgQgufUn6XZ
l0Zof5BK7mz+DBcrVf1xNGvCn14bBWO0avCAFg21qbkAALMj3T4zQvQ25BroeBdVsbCibN47WWSk
R5wdMXrKpSkuepNaMQqpFO7+S5XfwDBtUkPuHOwPBbEQNbjYgKaOpAio2Zq1Uj0Rh2p3G11Mxrga
IPzNO+ZsC/DnB4F0+FLdPhJmhVYwBwjlq9KrjLau0viLEZLVz1lrQO9ilqAsL5T7TKq9PNZMR0YR
VG8QGEc2E2wX9Qm3VDj9nGQ1lYizYOivsOH1UKnWC72cWaNFV+suMyuwoQj5Pu9Pp9ldICAbpEoe
R8JBPTaHZoSF/0qKXHA3LIpShSNniU0oZWIUu9aSupdmmNdNloL/fO/k7TzL1RoEWIkrnqnr2Dbe
mdkEPC4QMSKNyhjaV5fVipuJ4ALs1pCg0pxo9jB+UrLi/HeMkqPpPV62+FFd9eWjtBB4kDJBQ1w0
1ytF2t6FPWW15zg8tzS0JsmXPkVLkmcZ8UYkAKz3vrSgObknhJh7kSuJGnHx/lATZ+vhDjkooBgi
+eub6oTyqInSHtzVWUcvq/cnVIWg0UXhAkB7ZuxIaOMX+yabvgduvcCGEtkLsc9RhpUVheBHaVzh
NPuG7ThMC8d/ltjOvR15wY/TU5+9TYsy9tpj6KxhNJXSgoJNjFUzabq5wvbyg287otTPxeqyyKRi
JlYcy0J3mqJ0bMbiw5oZi3GxX8OJUl6U7nfRW5w8dTOlX2CGY2APcnjI/vusvSIw6bgxqqeztRMq
1OG2m9mKEWaH+bGeyjt6xteQemDQbToosP2rc0UjcSKNiX/gBYfF5Jb3IZZtpPJnSnUITQ/x/2vl
kmtZh6uyFvTzE/B+dQ0pH7lxBBdBOeHBDSV0MZJOzt9Tcx1uGONodKLQ2o/r9ZFljpyYbKGlS+C7
jM9X3GuoNdlJA6zzcoWHAgdTvhcDvB/5rcR6/kjsaU/89I9vuVuWER1nP107puJJvq1yEnKxGgFI
1p/hqklsortRkoN8rdotI7hLWtUKnOHlaP49+3tCi1yA9p5FgDFsksOqt5sXpay10S+1Ylswu+jT
np1G25aBVCsoRvfVazlyEzyr82UwWlzBb01yOY0JfXMvmpkW6y8oUP6puzOE9S6gArg547iIBW7s
17Cn5hariXNQd7nuwrZZoQgoX/Nmv4ipMAH9Lfos9xeroKYIzp2v1i3tgL0Gbf1IXKkq3jcQAVqo
lFgkl7GOQ0o24iWJQuynIMsBlh5wJUmCLqmJMn1GTQqq6ci2F4QODodvKyKDcL8GO8IlF4UZ2yOY
UN3GS8PnODGGp4ere0kLTV5v03jrpJIh15omaBEUg3IxoESITKiP7IYQa2FKMa2Mqqa2Lpes49Pi
pZeXzbzsReTqXsW4HD9zhKjJPI3cL8KtKdVh3FX4fhMrKSBL5OcRb6yfCcl0/N7CxeW3gLRe6/xx
tFBHT/wroHTXRZy4QJS0fteWqYOfiVLvnS9Vm+OZO+4M6c2dwf28THsnS3ER6TFS+WANOnBEdtZS
OHhv3dRy5MObHJK1WgY/+Njd6QzWGJdacZCuI9KsOlTNgphnyOLvHhlMtijVS0Ftg0WQTvF6sf6q
dk+EpFqmHn0jxWRJ4dj4BsHdnxv9zZzGCaHkE4QGl3RdS8A0O48EVPxTLpLyl6Hs/WsbxZt0t2TR
w1PpR6v8Hb+sMiYngoIdE1DmsBjl3+Nlf5KZv8tm5/1Uvia8WVJeGTA0zD8uSRHTSMmw97fkxUwL
a3KvAHPnoU7n33fSTUAuaOiQ3NxHYVrE1ZWl2blkftsGtS5m4bEfDn2/WyRv+7/suKEP1VXKNHSS
Eq5gb3PnaeHp8pzIbURbbYrRX39yXsP4DydyAdvYz/ZplBLsdiy3UiP152ln85fJjOJMYxAoUCzh
4hca0T7ARz5cecQjesSXUUvorzCayQahtN/cQMlX00RVHEoo6Wyc2P3GfdGeaCsvyMmMGdswgucL
807uU55XDk7nPJEdAXL7ieiGpKfaIeLhsRA5HaGkH2h6aOxxfKgzxMBRZpPTLHUXIM6Im74syPsc
eg9Slh99XmK+92It9XqL9ognGLXS/zEwAWszwyzTJvi7/egqkb3ui//M9jvsQ5LKnAkAS08V9bod
nnCqZ3viqiTwCIwTiYUsdd6GS5HhFXzaaSnUhnlt7qZOBs2R7knqxaZKQmvCFZHVu74DvYIrKTrj
nyulxd90nPPkohaLR5JqbPaOuX8DSzLOBFGaSBdEzo64EVJDHghC2H+VkTJzM3P8rEhMH3TjT8yR
hPzWDoKXJi17x521V/kdh63g0nm5fj/2tvFBgVHQYswBJo5mblQVb38Ke1DilNTcIF5xiea4deOW
sRBVHwwibMNiU7twxbfdB01aKVFOxBWazGj/vPkJJHy9rhnXQDx/l2axqUF7RiQZqH6ws9qmTaDU
pRzluCgIxyApbTB64kWxzsfDnIgZct8psLnxWjcLAyoRHbTnlh4qf8q/+caPfwCDaij8bNHyyRcJ
JNA5hN7hSMS/D7u5AOH6PwUMhtn2bZmMFMgc/FZC1ZhJ5B1hOnpWnSq6Cm883a8DXY66pGf+KY73
GuLiYk/K68xjdSLEc4Zna1JdfBGOrhF1UCHMHRbGAZckU0mOPWzAZeNMLqwAMTMviE7xX/I5Zymh
7YxSUqG3xIZtuLJRkEUpM9b7+fJ0zviZqDwc3RBwi+Vqto59+uOwYPh5a163SOlO04CwWP5YgAfP
T/QOTZ7NwD6LKfFWKA4/59Rl0A2cWmXNKdq19PIN558y2cOzZkd7EA74JB9NAoIwkaGQL2gX+ohK
Q6ID2IzWhy+dSOxd4ZCNkUodXLecrCKPETg8G1nwlxd8IswLcjOYIgHgZRCcZUYGxfaEt21VCI0h
RxPwqzB1EmaMz00jpKRRLrvpy0TkuTumboB7CqzFAtZaVPx9EBFFT1M4EIEDJT25ENuYOJOdoeUP
DbEpMGDRA0LWPb4RVxw0xR025pDXmYofexmZoEl4txDtSHNPGG+T5YLAQlxiJxPA92FHbaca+ovu
3AFXRlpJJaE2uFOK/ecI+Cd4+NJJ0QzLFGk3K5qymPNsjigvq1cTCKknN2aPN+8MommCkBnx+Mn9
IyKfOQ1Hdx9weCC+HMDKI6I247QkLW13aQD0xWRjqtHkGKlhP0QK4PaD4ZxVN1iVYg5rT9geAL+J
q4PvESKiMgZWh4vVOcMv0vcxCOyMzkR2jgqGaF11CAtW0lrSk9vOu4m8ie/jK7uywmxR5ic8iF7F
jOYbOQVafg5JMaZWsPcKMKLlF0WN/Rwk5DzIr4e4x67srNavn9wz5N/g7iCOM0yZNJRZFMyLynYT
6UUXEjAlYfKSxjbjNZtA2K3kQBqEvp/3sK8ERjjxX9zkZ7A4rAnv5kGfj6I98/dKruVcDYHJxl+w
llvtFi4E7OPn0Jfg164o+hU4Rw+t2S+pHCTCwqAmepT3dat7PbUWzes/LkTW3NN5ODFol55aLZlu
3fhe7bOrjgP7G0QypV+u0vrC61sN9V7BO/xWYsF/hQDrJ40o6vlWdFf6srBWKqzk0fBNoCfWkC4R
noypvtOYrWCFB+cBhNLWLs7B+MLAqtWJAX/U64dt+0RPvFVSE3OzrG7UPzxYhlkheJo9e+U+b4Uc
dsZA8dUoHPRVUcdWp0ukdyVsbHqjbbnluhQKKZsGgpCArIs+pYbZDbcB8lp7++cm3HTh9Hf+DzUK
L8LNhN64TP8NtZiHkQcQq88zkGG0ycs75hKlqyS9flVZzxErgUXWsy91G2k49g21G339/FHQNMX/
btQPzIavLzzkXJc5J58eU//1IswntGo7m0cuik10gZ1Dl3nAYolLaa5edNa7mP5sEXh7binENekO
HXA9xhXrAKr5CmOBsRG28Qswhc3s5hNsjUA2dQh7gMJQavrOCOW/Yth/UY0x1w2Z/mYYY85GcnDM
gMN0Wxs1FtviuA15lKrrUCG/69Udea4illSxOZFhYb5lZk2TJhFC6oPc7LemntfvoEITQu8qAgUx
Zqe8dpnM06j7al6Xc00rq9zWsjojZn4sd5iVYqOiE04Y0No4fzIctdGAtdEnbukt9iby0FNqu3k/
w6pXfmoUy9OPS8rvySdMbg2TBprH7YzaPW+zvig0qYPcnQcZ8fbfFLhrmTwU/GIV4mvwiOKmSaR5
do28ukFfnm95H8U9+TzVcGqhyTZ88qkfr1AlfHuRTpmctmatxke6AwGXiiEELmMui2SnMzoPwIS6
qSfHhd0/4EwXDc0gmkaOOCjhfmKsuwnN5o+URkdLj5cUPvCCwy5LU4li0nudQpYLOQbT6xm1ZiKU
dXi0QwTEFfI/hvfvokaaMIuMb+jiI2euFw+JJfR5heRcSy3buxuSjHqnwKvuAVwgZzPZI1C+DYj9
DRkU8cyS8NiU2Wd0kY3Sl5uDy/SxhPfNGAI8eRMCyZbCruGnmvg3WQ0NAUDR2erRAIHxwaK0Qb/x
LMWyHJW3/N13cONN1wkyb7l4+iPiZUyK3+jUVmGTvJW0TTUK9uDE/SQc1BjWx9bNcbnE7/gu6CkD
RvZUVTSDtZmWDzYdnHIy5FtbY31BBuLuJ24mPcNosMi2aFv9CAsBdsTA7DwJkraBthCRq7NFQfnM
AKe4WdTu5eYU9sY/NNBs/Qh/Lhh7uzMmPRD4cPfNmnC0Ae/RlhCWDQMSdLAIJqWS+ZL/tjwlnf+3
A8A0q0UsBRrqQ8iB8X0pmjjzP6r3mqBYe+NVR0exHbSKQ3H9GCa7gdS+iE0YA2Axg53N6tskXvjM
eNVvH6mCtLcQorPAeottYpEEO2ldGHDNfghUqnrx2lk23qh/5D8uRkTZVcs0INGlyq7OjOrw8a5j
exrogRS6C5l//smMb6WnkLXOlGw6lB9a8M7IPpYdxFhgTLhifZHWs0/Z0TXEl4T+C3sv0mtqETlF
XlPynlB899ul6EdKar/odEv93MVLi9PB1E9XsOsAB2xnSnI6vmBI8rvBfkSX+mqN/W1MR1DEGyCR
j1Ss4NiuGN+8jS0HLPHGz9EBNDGY+ND/Q57rDgra6docvMx9uWp5l5YAnx6bCtnCouEOFs9D6OV7
jaVGBnLGg3vy26zicqEx8mVEAymr5WLKXZn3XMsmHNGRZna/6EU9tmIUyf5zxi9H9NrFoFFEiV/4
QTBa2lidVuebQ5Dyo0fO1PAq5k9B6r70zCJXOtJusX5xTOcsDTlkgroXueoCz3d2JkunAWTTR9ez
Y2y9xg2W8qiTDbU86fB+eVZhEhs7dM7iDveg5Up18Kz+4h2bVq5SdZa/4ggmSiY9tbNBo2FtMMgm
FcaX9Yi/xBxEtGvNO2wk/TyvP1JGx62/YaPi4FZHeK8hLv/WYyBh3E6rJbe7+AJli4J0xEAx4JNl
hWPPzv/M08w8iyLoQMXEy8nwoKwq6dLAHTsNJr4rNcdLQe9oorJPU0f8CmrvNC0U8QLzqpf+fc4l
G4Ku3/c/w9sTdBaD/yuBngqewnxailv92i/iHRnodqsjObGZrDr8GN8tc9iekd2orbRteN40hMrj
p0QU9imO8+SmXpRq5Dq45IN4fb90Itdd6ZwL7jJ7BNyWJwLGRf/daRhpwxN8710rTB0xRotglNl5
mhU62kQO6f0vICL/SJNotKufuRqA/qj7GI/Q9dy82xFrTRmCknNuu8yHLZ377v/Zxib9sd7L5et6
ySEFkKhGjm79ECfzWsgpHcxJnsI0xfxiThb2d6GBAQ5uUI8wz2X4ecQwyVpk5cKqPa0/cSxSgCsh
Bb5RQwGCVpkOls7gQashc1c6QpIGh7/opP0ghplJdwtQlVswGdE+xQvOGDDgg+24AGvpLcFQeNN9
vvev7inC1iUhlScoB55PP4mTyybgaRFHrLDasby2zNGhUpmaZbwflovCpaUDXg1N8lJFqqW72DP1
CSmR/LyL2O/a0qBl2iXEbC0FZFwYOthCBM5+dOnH2Cxt3Beu+Mx+DLrGnVDQas6/P8LUhmv1OXE3
9vn7a3IKDImJ3pHDxddNJTilzHz6uraeToHm0gZ6qKniiE7Boc0y+HE0gUFF6DxApNCoE8aumpgD
feY5GyfZdoFq43DXmyLwT3sUBZGhgRsn8HEo20qB62pjhZRCmp5o/PF+QjZpF2FHNhELwQDfX2x7
ms+R/jO+TgEiriX91M0Y4aKE/RgWfJTiqbV4eUujjVWt3/BkBroN7Fh9KqNhFFVOHXK1Txmj1BPh
FgTxXf2CRSEc3zl3JSr+ketQ+2CugWWxKlach6u3tF2EG2od4jLvoUl+UTACErCE+5B7bhV3tfuh
yY+YgpnWgdO5xT/52/StD6W3sBfETWWclOr/C8zH5EO9r9vbhrkGHO0iadqKmnA8Fl1lQDDeMo8Y
JZ76i3WQPujMSbKWB5KkmVZvzCyFDpZvpv4bczqA5fVh/rrfLeTJJgyrzCU4TXogQv9oIiEPWou8
+jeLwP10so+lCPLeoA/Qj585EFPzG8Q3zP24WwbOpPd2Vc8kcEgAg5htNbX93vu9KykhWO1ze2O3
03wh1K1R8hjPPIQlIOvIW4WBgZ7n2sZi3pDE1ZiQvXid93WEAVc+G4LNDdaZjhcM4N3ZKTsgBApd
8KI/ZfNLLkPPLwp4nGFhKruS0aWUb0vcO++4drv6Xb6ssc7I6l/6bS1bXipD9cfq6/6VX/CoH5pR
yv8cOkVT4AInl/6Z6faprSZ8nixN1jYf+dilo9oCPncYAqmTiPbv5svZJrYzYh8D3DNHLzI/9HfD
UkP1djk4vbYhpV0WxJoOc/ZV4rnTVB/wGR7nKKrJ6mgmLHefLyl1/QCVZqGP7gkfic2x600Yl4dC
V4IVDMGl8RZ8Ktd0RNjnqbtz5Ig+7T1MtLtIgZGiW5MPiqD13bKBMJ6vF3/6emzT6cvZxVUqunwJ
EMQMksZ6m1mXrc1+Bk0w0MLjoKF81PyIKWTiGZOwYOefT9pQ2MZhdWDdVDdDeDIQyhoB5d/ggHeK
fHvCjbnvDPKPcvKvaKudRZIVLRNQW8+oIfxhYVKsCw3rvSySJkFjAFiEZrckL9G3gOfKIPIhU0mM
5dgeN/OS8JvhfWMUCx62qjClZaJG9A76iYX0bvkdgbywIBXitKRdGHY4vtzWhDuKmc+ukMjyL4oX
7c3nf/dQxaFLZUijc2mA2eWd8tgRn4nb2QGrQFqH8CY0DEi73DeqUJI0GaOGElj2tpNKQYmnhUAy
zWuDtMIftkLaNLQ02rOrjD3tNCJNh5aSzDsHIyBmad42X4vnz+qTv4j4md+wMkYA+y6uRkgiMuNs
eNw/8TFW/5UR//9v2EGNEsFmDC+GFrCNgqx838V49CyiO3VPHQAjkGE1QXKWqliMX6MVEXNB8NdV
VLjqB4i0PqAQKHofKBZz0gKwueDXXvLfWP9Ikx1Z3euga42eovJxjBEQGVZ6Mc7aZyGD8s1+1hh2
G/OjHmRjYyKtUs/TwpVT9BOgsiPzdNklMuN0u38s+9hmUQ/1l2WJEkCbjepPispT1Ojrq9conx85
GeAUDWtmqMGUatVQeDJg1cV0DahQwxnzRTQb43c9u0nfPV6vfKo0+piS+K3W78SUFoz9z9frNs6I
oi4VZK+8BSfbifAb0YXpLFj8ewZzM/vecwKIVHZ6Uz3IFm4u7v7UXWw8loqY9kwNfSnjLc9Ni4wp
ME5RYfqEG6fO3K/lmQUfUdRUlDQ2DLPlLGHuCOrwMdx/MkuvGQ2CLPqDhX4NhrLbhP7uJ4b5mcxP
WkgmH8iDjlpEDpnXoQR7IRt2NcmQVL9J2SXrdj940VTF7fSJGIab1NShNW9u/YcFYOltZ01cNLss
4NoDcaiIIqbndTvGtgJohkyMBA6cWzqe4b/ZB11dyrqpUM7xy9iWgsPZtrkAFUNDSbTb3Z13sXu3
jHSYZM/2aGRMyPayqKSO+E1WhW0kmwkTbeK8M9dTYNmpuqrYOzT/AMHrmESHvzJQNHX1N2cZJhie
IhysFaQ+A3RlzDpbXbTEq9GRy8vMf221RCF8N3aGLGgDSGvRgRj6Om6a/WZrh0mFKve0V+Pw0Shs
0zLljJDFLfY0/01EBnGgMcg1I0ahrgIQTKn1uAqNrlXlhveDV5PKqBb00hBhQP6LTBow8s6nWK/a
A8MFJCdBhbr8BJjganeEX2tEp3U7wKMlKrjp5EUwHMzaQ3UZleL3WhzQ4C2ffTLnFN9nIVTS4+0d
M1iOvFD67BEjK2/CDitpXtqoMTX2oyLbGO6Ivq0YpHcfCJyje1UHUMszvNvzd8X68Vhs4C2tC2RF
t33VcMhzRwJwL6UKDdlW1K5/s9hR7hPS7LkL8a5p2174YL7daYvhtIFVAcbDEXvNUt8FmiTVOKAB
MWfMKc8sqDJ8pNgETXFvTfzgj8X3bfWlOXHMVNiLXHIhVPtrVhO4qxOIKwT07iQsYkDaZGuG9lF4
wO83wi7rChaTWoXH/ZtXoxD9ImKDLXr2iriY8jKGLIviv5LmYYOU4yT1RELBlw3aFq78a5/DfSwi
o24roREqFO791cjSdBoHmcYh6eoxxvCECNeBJrki7IAbyQkcG16tb/KqCjOkpO2mtb/fCU0d3KX0
Q0Zoazs/zXzDr+FPJbphhRDXb6L8TStGUEAnajC9Vv+r1zLHNvN8unKAGzvtEC9SLmSfbknCbcjU
eml9BlzLAnoT3m51Nu9d/5cOCf5uIFQuiEJsun8pmJxp104Cx+i6HdpdqE5KbZR73Nh7OlY5+4UK
7LQAM4ryZJp8hh6BgeOpWFOBkaveU8JZM7vOKA6ehgvwbf2d8MQ2l4SgO4olWtXwQ/MOAlC4HOwG
HnoCq2E+0zEQvqr/fCQfd4PDNf8ApD9iNhZ3aHdkilXCsYJZ2rrSW3EdUC1+4g6eBib8WvBCbdwF
0xNg8gbFWQvOR/rbnP5m58ClU74CaQY2Cp+3x20k2943yjBNYnwqA/bKWc1DT3PPIuUJ+XR1+bJc
Qm+DUSCHD6pf8OwfPL9yH/JPspozMZVDoBVzZ15NhmyRyNAZQZPTpgNYIw/O5BFOudHHr60y6BFy
4cZ2mgb6inMymD+RM8mnbJuibzKDbNGz6fGf4Zz40BDBATUiWiZHpEnzBFDRykRDMFQR/wBKB34N
087+H19MDXMgjNxK+cxB8uuP3X++vHPRcfye54tLFtkgV+tdrGvXv9bSngc8fG9uyJp5Gl1Bbu9L
jAOaJWaOga79JdE55+bSBICoXSSHn5tYvJ0T/DETE43AO7PfeV45ok/J7Mui1KykZsqx3KXiP6WB
upQo6IL3pakGE3VPYMFjTA4mo8AIvRbIn3blgdpD96uCD8TbRhJH+fK8xY0wIcJf0qpBSiyqFMlU
D9gzs6sTiyJ0SH9zCkMHZ6ZuxUI9oWy81jSEs0husUe1A77MXM85xUwtC+ViFSa2kQOPt3bjncYQ
aMeBvQFYN1li6Ehutux1n+agvhT7VtIByrZSB2VmigzL44Ivgk8iqfZKlxEp6yCDE2VSTkmF8ed3
CO2hKcwhxWeEdijjjp0/nXftMJ5ZArL2K56KjbFFNGCACJ0Z8E2o265oCW3mXjybdSj63PIy2s9c
/jJM/yUzCT8CDX0eroCb4bF4kGSFwuK1/gfnQx/baOYqz3oPp3FKL2AghSj40wBfKFMZvH1+oSME
OKpFk+GKvEfuZU7miJQOsz4NlfaRDSQdDqCzy7i/ug3NFvNkkhphhenRyDQdoRAXb1HqdkTBiREV
nUtTcDapa0zZEvo7CYfXQtaMtQazaTypqL6hGVS25f3hd0hTPOSkGcwJEh1d5sCzcN2Pm4HwmLhl
gKLV37FIExel1dfd03HrIgW+pxT/fHm6VS5P7j+qp6K9JP+aUU2rEDjOaSj/N4muLovVr2QX+8zC
0jqJBkNpGzz2JMZRx6AQLcMNOKhdoCwnnJeNzlJdJDECh/5aPk9NYLpbRNi0r/Rx4L+ZYTD+Udzu
WyTj4mQfAtTfbaDcj6MAbXo56w8KIa6Cpe+EhHHy89QcHA2oJ7ZYjMoN7osQ9rfb0IL7+ycd5cSq
CfCxM6qFinw9OyKWTMLftQhUEl7vW6G17tfYeaExNhc+/F467B43qhkii7uzmLPb1DdjJhZwZPRT
sb3I+opTywFrCHjYKjMi/tDaeiZHW9/GnuzX5S4P5xptWPBl1IoWDyKdxVUxTU7sS2Ja0LWPAcY5
MUdzyOY+jBvoG8Hs/N8AsXqZLAp63M2QgWoVtyWtaiWwFh577ewm3/FAZDhrhyUll0wRUfXV+AYJ
jMLxHmARDrIF2bgl3iDVT2mjcHKYBGtxFscigpagOkT1WIsS+oSA8xZA102q+0Yq9F2ZFiDJKeEQ
rIHI/ev4ao1xWML2Nk7E4uorO0uNzNRWWV52AuUOj47JH2QIB8uuINclEgofXeA2yWtK144UzSpi
e+VxiI6m0eH3LTL/5xmAPtol8s3gvHWmvDQ1BQoE3bDD7i4OMX4y3PoSdTHCOGqqwGFQqEgaqNlx
AWx1lSZCY6IJVWY3LLxO+5yK217evN/HPHVCEDtHgcDg8HPdPbEPQLq5JTz5KFVkgrfhptcN8nAQ
WjkCjoCd4UjYAgzYqmrannALVniwRBas0HD9arWBuvcGIqBbKxoHm264TLNRdsFxeO8XirxTkhyM
u8drI8/gt7hxo72g39VDWXQFpwYtcD/EkUzZJc8uRXl+zk8iCMun3FNb2LWQQHjnK83pKyjp1UH1
+9zYUYyo7lk3hZ5kdgtSh/Q6YuSyJr5lZtJzdjBqh9GnGTUZ216JJVJbBQzYG0Eh/cOrqZaT4S2D
KLz5EF8InNjK9LaCooxYvpl+yHi7aGE+aLCH+iEEbnwx6P7deLECNe5+vGPtY8IrdjWyghYXFHuw
0NdSeDYrccwm7b5HtgXxS3Dgzhtt5xAOoX7zV5+SdwcyS2GmOBF0fmsaWA+Z2dMSfbg/2Kr4RH4m
Ojuf87ay0hifsU/utCtiCxKxhwMkKx/Nf2RTE8m0nvlQIqY4vRRTJRHbMF2zEXZk4djX8ZOuFoew
zZZX3b5NFyy+oWsoqqBXwsSmB9SeCTCnb7RUu10v2JLbtvB3hTGyTqDdVptCKY8JiA3BEEMIQoPT
ybUsqePCB4iOfVOWbO6t8dF7qsEztwt6gh+Wt0yW2EyvlOBxgqbiNQRXlRjgAckErWbqY/f213JO
97UEJODzCdcFYoIGxeE3YEjQJ1nETlCqAPslCR2Ux0e7U7yk7xjRsbrhsXuePScOjVmAq73cDRdJ
bVrnwxIOOmPCFLe74RL82KISn9GHGB70Sx5L/h+HZnVMBPLjn4OlYMXOgjBi5vGX3uT1aS40Q/tI
BN5jwIbpr1nB+58+GyqtS1WS5f6XzS+u0rqncjYWB6kU+Yl8M/u0fBVZ4iP8aQfLctZBr8NX7ST9
o4664Df+xo2tgRfvJtHlfUKbLA4EMDGHQ2Dme0y3tiFBxJJMxHRjNQ35VWJP7fk5ldpti/FVSRSX
iGbE+Hm9Wbn+aC0ByR8IKaY53/bEhxMK7islXF2non5rmqKn/7StpVJqpw86bcX9BW4ZPNK0VqaY
rm+nulpEPDoNCDxXKYoSCDSBuQrgG+O4+y58dQPgh8/4oIlzoGaKE9kq2dSqjPTogxV7Ukwb8qql
vzZ/RLq2vJVDCWZVJlJ797B0LvxNUxXc55C51crQqjeXP80/9RjsV0k/LM+NNo8c61dpCIYCXVyt
vPBWPLlvH/AFxz3IBSK5iKu8VsE3jsnXWQrQ8cmvNFH5gwNJnaadgL2uDiKpz4J6DJLlmK3CDl77
hbqlUCl94hEgAs0FrGMazM3ORoAxFuUNFDPA4m/N2KJLD06cBgZYU4qABph+ocPENmcBqPeHszt3
rXe2gQi8RqS4nTyQ165in70yscveuVvxH86Vu9W8D8zab6Fyrl0uGLEa2Wr9wr+s/YUTkPnpKmQT
zwXmd+bVnhpCu+kdemb47DHZYpcpDeEFOj7RpsjH8wqCw7locyB4UZZmY13kioCCJSisNo6EcEO0
LjLpS6ET/E9HinDWgc54fNfb2DZbNwTysMknC+BGqSB52dGfE8ivBpHkC1wMuaHb1xW01cexV6D4
56sizVbzbtmV/+gu8fds1R7/HgJBXsME+zJbXR2w8Ptg0J30rPgdG46ZQwOKdPUpXT1KE5mVgdov
9b4yV0OGJLyXilXt1fp4Ro9oOkMR0YDCCT77PniQNWCKHS6GCi6E9gB4Bm9mq5mwp/QeW+zzhXR4
3Un1axu/b1SmomB+2LFtpUyhaz18ECRoumxlEswL7SJGtVSOHB34L6snmvckmV5RJykDZFIPh/gS
gnympTrYsB2dl2xe/m39PuNmBPAplT6SY2sCh9t5TgOr1U1LHmz7LCX3mnfkXU28u+jEdw4Pigcc
Ey2W7NhSVzRr0AJ1TaCFDWcxWvx8okfI4mvGN253oC+7btc7GcAbbRZlO6nTUHe48NZdwK4e6zJp
Cvl0eCIcwGLjp5reGujbMkF3ixKH6IPIR9tE1T0b3xDi9fz0uNJEndBEwXFZW5wHUhHCxKNQ319Z
r1OuH9jxtNMRNtk0kO2R8eNYy8I8rxp/8EyvGaIgBprebWQ+EHYnW/dhOi9e1YrrIMIwX9W8wbfg
j0tb1pTlWBn6jd/r6X27QiJazNZcA60uZDO/T4rWs2tJbjq8Ig1k7l7r7KA6/NCeohY9HGlZP5EJ
+KPqVZXf5sQ8r86a9bhAdwcVQTbkMq6/1L9uCjeBK3XPBIE0UCeohrnySKsYiMwhADeAKap+XSd3
Fparz0sAsfh0tWxCfAIT8CKdjDCv5xJrfUB0/cuvE6k0X3HntcKCgoRwYe63f+DuVS8IQGzF1/dK
IborqkiaR5+78pbwHs6Sx7pM6Jt1Z7BbcATnJ9ELpINb84CfrQNzCDp8E3zbbicvonBt8bdt8SZg
8KiFh/WSOT2PyWXFJTXHFteY3Ovy/AGmtt+zDd4bYLZhc2isJHwaV9lwBJISI/Z7EmPSttYdXZJF
iaqlCe9EQYPbuhPOmRZ7ujX2nmCUxSfWNaQfvrAOAkL2WmjlnxToaw3NJRk3T7XD2azKQCY89pxP
ePJ+W7+Ld+WMsozaiSgBVDuznc/eNUj0vUARlqnHfARowkYSyOoyxbPtD24RcieSoMsqTXAoVjQu
7kL0txQnpQxdznC4eZ3KcT0r2XvZJbdpeNGe5HRpbX/qq1saaDxvybbUOtP0YiGjOf/IoqeAIo69
0RzmRVUuyuoDwiji4kEYgzyu3SfvRFvDrccfBAzGSGyCXvlYTOn9Ecq2oOZQE5SI3V0JIiWfqsi9
hl6h8jAy7FpLKCtK8HBY9UelnL0IKWNjErT/wzlcJ1uMM+5fkbbAX7zGbOHslusEpw3QcBtrJIcT
v0HthflBaKn1BHZDOQBmjwkfvv/tTwpRr+G8DxVXn0fBrvfIdG8pvYQgA7K+D31U+0nMo6CuunKk
FB8J5wabBXXiQH7bKqcZ5oXqJYC9WXVQY8Dp5oH+RNiocJyL4hnawmdQVan6t0kYwMQSUrOFhgEc
n3Z3jcgBYiPF5ufpTGvpM8PEoBgx2KNu5D5RQx9Zl/zGUaMtJu47S/sWODoG1J68Ht0WkNqr++Q0
s+PjT8R2gZE+TILy6FMtCMJ+cYOcoVV+qr1VdphDkD+QQ3VMNGAfcBgyBLfyrzMo3cY66OuX8UcZ
I4rNGSruqbwqE992pBrcweZMqIIqKBd3ikIPhg94CDDhEjKV/yllIzXiIH0XiqxA3W/IVlTvKdr9
h0v73ndBJTpSyWt0xacpYftwrlr1gxqA5f6yibmNlWAG/cGkbnxVHDk2IeSv4UufQaDK8FTi9W1B
IY9dbTcU4WyIyy2rAAY+Y5QH+eXsvXcHMnjA1tlcfYPe75vNJG7ac6p4A4Cvcyjt7XSi3p0ZXRsf
rLm2Kd5K0tZ8cYBtxOGub7BW1VRJBaokwdHXrOu6xSdN0tsCCgL/cNx0TMPD/inpiwcGKW0SSuoa
Jg/XMPDn4L8Y0TfxQZCR/Fb70EQZTNwMoKBc+GpPCixT+lZa2Aa9yuYwmqTJtF9j2N7AV1UFWIwA
QvvtYryUYxphK7BjpWMBEiNMThOf92CqlIChVccoq+usbPq2MChhP6WISjsWYDaKeC7gtZIq50Sc
tIONLIVirGoq+3m7zBDs25OZfsxkjed1nDaVtT3d31KiYa8X5NJfWbYw5dyCGm6typMlI2TTMAFv
5Vhb+RRgKgXCvJopoW/W+2ujuSGqH1FBL+CqFRvq/j/zFSQNOHBcmd8WcHszgmjMwv4ZGnyXmVEe
B8VPMM7Y/AZuU+EVprB+YeY+DYuaiYPTrSqTCMZN6otIZcOuMqqBVycMGaOK+un6o1jYn12px8xh
WyQgCusSL3jMbqqBblYpT2hNpEXfmtE4vVL5o8jIICFQWmmAAI3yBG8P8Yofg8Bjc2lanwW6uWi9
oAQW9Gu/A111uTNGj1c6Bb6ka71XM1O2z/okhrcs1MUGTwpCiMbym5Km5natga4pt1xYmQqMmBYe
GdUDL3H1YUtBoSg+kAQhH+9fnsWnTKcleps0Uw0ODIPMY/ls6e50PGv1PcjxScYDgG1NVHxiV/Qj
1pswe49KxJmlitQaaoe5+yK9g71MgF0bPWfWe3ao8uPlbV9JZ+tC9XzWBdwHcZJKGG8vPjptk1gb
Nosv9coc4tu1ufRaorz08CdVC5e5Szc/khqBSPiRcugFC8Hi7dPvJPyNsaEHWAYHXzE74sL3kD/L
yI6VPr3rMhRnsJhBdq2Eqtfm/PEX+rXWydnP7ET+283/AS3khDjXDQy7PLjkxYsislYL8ZRj7n/S
BRYBhd+4dgheuvwnPokoZvSP39Sp8Dj8cfd0ZXnntHvz9/hvUtpgiTnVOhg+DfPsFpx4py05oy79
nR37T+rrMTPBG5Mb5upejPXKIXKhPz/uKa2OkefRmcuSXf5hAaczjRxw3rMQOTTMFzUWlhYdIUcq
mWxg+gYrzP+TQJRqIUOdGSyh0I7PX0tY9KyVKy0hLghuf6IDKtVNaJIgHMLb/+s3ipXB9gyFzLU8
dRyJqHIGmKWjda27jLvOdc61if4+UjobXToxsiTMIZoIoQiLNZS/lt9kVF/zpP5hHczSd4cqRCxl
CTveU07xilL7Z16NlGpRGfXfEX6mRZOvYCn7ibDBVEIblJ25KnV3xKn+v+ExnPH34es4B24Q/m9t
1E7U1P2p61yaMDLq2qSUs/Mzv4DRLj8kRlzwdf5WETENiilGNF76ybP0UPQt/FFCKaOn2yF6sdjh
SHHXmMWXxXeznVpRotYTz5tutvbcymtcn4rWqFlTDfu+2xzkYQjyyPSZHSqcP+IzbxDYRr9MsGvc
sta6rJdoGYKETw0ivTC1L2ai7gtgy+ZAsTs4Dytz4yw6ua03LcaFnVBMo0YJ3CiAD376jOY4l9KU
XwqpE6m4NTs5S8g/tF8F0KomjZ9NlLaVsjqIEcHI+KzZErmEFLkjuNt+ju1g/siW+BAPzBJs9Kqh
8XEjaVbXcPPhYmFkxKp//k2JqstrmraKsw/dPwndpaxs2Y3YJOatn77TrrLy+MgF3TSDl4q6UWdu
UCd7qfU/mqcmnrzqW68ujT1Z2yHzHOxR9tHakaTLpi7zmSFxxGPsJDX8uRBqgW9c5vWHEiDKkQbA
08UbrbAz3r+GkBSKO0cqzge1wAb+ze0uUHDLLDqurDQcvQ82jw3Sey5J59xKfqoUaf+iGN/uu6Ze
aA6Cn8F1pXLmSdGm8WqaSFSnkhIP2LYRNWH5C45tRaI4m0eH6gZEX5PNJRi04Hjy13se3z9CimKe
Hu6bAuV6CDpSbDOvrF0pC/pQ3eksRuHIWkjvOrSr8zI/PbitE99LzsW3v84eh+2jX8/JURCPwOr8
01QtcQVNZuu2MW1h5qlHutfca7FwzQuKkmdEGLwTZv1ZEev05NbXME0X/oetxo7N56HbBZCgRkeR
KD5G5JG6W6mUcIg9sBvs+zq391i742aXJzAOTaU6soUdzlRBr0ZwI/Fa8o12ZIim6fW2+F0RJVwP
lKYryMJnDaePFm/TS3HJdQOWzQyPa0DW12+l86uyiVqVxD1QNA3JG6wm8GifEYnmqHXGVrZtn4Vl
r5AvPfADZ8z7lADIV2SOePQBgOMEbOQwwdDx0Bsdy/NY2acM1cTvDY+clzROHF3qRyeFU+XXz3M2
IbIcBk8qzqcn6G/3y3fAW4VIUOHUi0gebnFF+g+PCuvqoZvtPpiCfbZLGbySvtxEDylHxw3/OP89
SRUldp+5KHCJTqGIyW6fWiyp+iJEI/hEXvlC1RpTEIXeB+RQWaw45uAeh8nUa7zvkDrckK7xo3qi
Pctd5gkcTihDTUjYSNKQRjP7jQGAQQL/4j0n/6JGgZyHr+sTvZbgpXJkd63xycuvWb2ddYpOWrX4
WpqS9Jt9nSuLSR0sf3RHL+4FbDkiuimW4lMcR1sHYW8Th/A7r34lkARngsCJUdghgNX7tZSsjDiC
osN0zYRCgPCxppaa0VPThzpu7rq69vwqpxC60nO/BOV9FzwwvUDKPRV3r02w/iR+E/tqMfd/PmHs
0aJuAVY0ehQ31fFg5kdv76HA7oScbawTFOHzkkiodKgB0/OfJrA/xlNDmOyauNhA14XsoYa/OjRm
Go3a9GWWcpie4xk1RwJIRD3D1tgZhu4TFR6VYl6KIhZAbfXHihj5f/FExDD6KyEPcOFWWb+WdHjB
D4d4HwujNh3mu3mvvXBojgp8F0oaLdTim03nDysl3S9cM9mhBYsd3HzhVqMSZ9Pnsqw4XMVDH03b
vTh6k5JCp1Qh/e51Pvq7b7NsH9nT6qAqpMk6PuxLCTeGjx7d/NvfDOyOu3YQD+4YGzAfdyHuhSn5
BfeKkmeFI0I5JMQLbuhx7ecp/Ydrct0BiXe8L05WDrj+cbP7HE3id78TzUl4yOMrJA/SEeNjjs+h
ErvcWYrVXwczHQPWnG/y9JTwLgWLRNf80HesnxyUurV3F8+TsoUG1WLLlYBL5v5+dv1huULsskHZ
RUS6D3+ZvpzRbv2xwVn71BazNFHSqor/NSdVteTom8jxcfX+31BeRuCQQyFTuaxR3gFP3DL6//k7
azbXm5PctMNiZt3QeAgszlPiTToh4qhR4Hhu/xW6nG1KqeCpo+8a/zlqzOOPMg4umDbHT+caOmw3
wATYkiKl3mJvgy+fG5GaVm6id+KH7Y+xWbNMBFRMvfHMNKMYkM+hdC7Q2fEUWHfsd+lOe2IKrSNl
mMi2dXFcxXj9sK2aFTANXExFdInRveXJzHLtLUbB3MQzGP4QvObRrnmjAzCguK21HIE1OQsrAeOt
0aZtxzYgw2GSpNq/BdbR/qhnhi+Z+YtQOGjDlw9rVGrZsaSz3tkZj+RFC8pDIBSCgavXT0dBIOdh
hb3MVUNRsxRnjDZw6e6g9mufWiSbgyY8uXiAOV2jToBWs8vm0pO3Z+eOAd+L43IQwuWT7PNsK69r
RmjA6OuObKnJpIXfG3GNsge+0KNG99YW1OtoX41vihNJy1NDB61CSee1vrSvTQTgsOMgMUSgYmc1
arCdG99aT+tLdodt7Jl/Mr3Z3NUI1cM6mPNJB2Tbxthi34+AuW21ebXfJhj7ZHmSTrnw/9ULHOQ0
6FjbOr5f03fBXyV7Gw49qHhaMPIOd+4NkO195MO09ZCvdV05xdHWLuE2SBJN8wp9j3m84l2UzoHQ
yLgEwx7CEK5TGT5d5roD8P12pw93Qjwdgz8IGPSR5zaPG3pHfZ90FoTXq1CfWB/yz4bS2HZ1Iv9j
B1lXgNVS5loghhfhjXX9uLO7UuIomwmGU/voVpSKgT+iZZ8LrswPKViGM35GI5XVv+7eMv9vdwlj
LPjH8JwqHwTqDqLzWGN69UDYFRHCtkeVnskdx3rh/HcMnajfetuR3T60/ZZ57TS+gj8KKjfN50mB
D3sBQaT0vfH10HPvHPChOYUMTNwDbtyK3KbSxZGAZ/9WA6updYUcCDbFiW/GVVlzSmv6uOQs70L5
ZZgOdY07YmRGWY/06MnN8DUrbxwtGGdMboQIySf69/ikjEgbZphQq135V+fNyjtoZO1zK6uvCXVR
+5J5vQtjvZEyk+aPu+KASndfh2AZV9Oh/OeZm1Y6bN5Yz5lUGKd6/nBFofKgwCIVWkoqQLKkL75Y
KJ9uysDD1IkjVUaeBksF12odeoQNsj4coOoL0LBUJlUAXc3/C/Er+i3o1hl7OJTevFXyjYW5AoGF
ruKV0wMbS7m60c8vFymCh1ecPeb0aDO8D/lr1x4sPfnXtku5peKY2Is8LLtpiNN/RAGRBMuGmQjJ
KpSTwFvdYqy1jdP45LZY5jn4Rt8JrOATqBxFvcA7ZEU/ePlZGzIhLlPpD5ZHjJp3VBZafA2IvDxi
VqJE8T4maMafIj8KVS+HHqbN/Lo/AvhkeLBWgqtsoLyZG4zylKpNQWNYqaGy+SxAc0xF6mTEoLid
RLLBL3ZyemMwUbbzE3mtx49fLEUqNfW5Dyl5vJQAP8akbqgH/UcqKpnDXytmbij04g9PIXu22u+t
xi038hrYg7wPTv6Ef6G/6tEW1HFiUGwLMeaGGowijJp0fvMeLnFUKtP7VoflJOcVCS/mDsiW5Rwe
Op1gUyDLAHwrTmY8yfGUTWbjPdIbXXxJd6Igu2m63tT0rbnFjZ4ld3PUjay7O0N0665NP9KURh1P
PePVxpoTRUp5cVROwkd9vbV6PMzqisJtTTgsASy91LQiR4/n3UKIT5RW3G3nq7TZ9XtjLq6U0q7g
VvfRI9VH/B38oI4t9uz7l0TkvaUTEe6Vh+rhyWHhYsKLvduQDxBPcnYbXxWfXd6Af24dmvqjdP5h
MLewF+U8ULoCdfaShxE2nItuy+5WJTwyuGlQQOTX3KQL/IJ06jBjqV0RO1B5uLKFwOL8qdprWaPO
aenKhOQZoD5+VLOs7Vvc7eAv+Mcy75Abt3muOwW3r28b06sNaoksHo85GErvqW8J/+Vpg97rXRrU
Nq/Rg8s4NSCntk4wDgrvlKjzn1uhCw1IoQFhoVYKnhytuHVaIFks7mCfc545dv7ujwm1Ik7UaKiY
MzdK+aPq4pd6I+E6Oi5f7i9V6fXaHPnhySB5A56Irs/2hk0xlrvqmVSTeo0kq0FAe+etlPC8QoEZ
bkciVieOXqlLVwLWjXJ4NNX0mf9pO3EDRys0Tx0gDPOy2GAUlTWFeDsOo2m8aBPC09Rpmr7TewIB
jELmpuRy0sIJfQI8NYDygLGiyvXtBFP+8ruBUgH+xSPkZx2pUET5zxvQXBhhKcx8jtkd+mzv4RkT
fw99viry8g7rKKw7Ta3AWJCXCY2IHqpwGw7IIjM0dO42IBo+X/ScCEcf+1+oAUfUmjNis6oHGgDw
RLSXna9BMaGXDCvuI8vOwrVESgcfFsgVZwgCJK790lKoRotEoc/sy/KK4hw7eBwJJECzATpKngho
PmfZvQzChpI4lWX5vMDnII3q/ez/9qweXFG+x327yan94v/6nb1sr5E7Egn8JXh4TM3yrx9hw0d6
dpN7qHGKMVEwYypc4mckCEFEblMeXNXbvUpO05zIJ6W5LtcM4vtkEoYWx4IamxuTIxst3cTyAzr/
T7NPvH1QcQnjcpX0kPqLbSdcT/B33XGyqAn679HwTXKYOhYFKophh+DSQbBCvjVXy2c+Uq8gnNYN
ATt71RdpuifMa973vBhe8xjZPOVwuw98ZwXzv+pvUr+F0tP3hYhTaIikkNJAASj27V8xzUmdzZcp
Ez9I9GzcUgi9t5B4o6Psno8WqDzjX/GLGMfVpRE9ogNxQ8Ho6bK6IwsAjcwy54+Av0qwCLN/yLre
gpucuxNRmlUj/cLf9JoS9wlcBBowxXpYsBPERHzWWxryo2RkWjxVN6KN5QgP548xyoZ2N2eNdte8
7JjxlfqgrLUEzwkRgbgGbXFO9ehrMx88/xT8H/VwhCTNb02ju+/KB40SYFDD04tvN/+4YcQj+MTa
dig4D5MRNB7j74jO4UUQX3Q+Gs63er0WE/uZPQAobMKJWI4a8nbshcfJyEi+sHT9LWPLcEBKlph9
N8J7dpgA+tIa0U7JZIcQ7nzgQe+NyrZTaKmx8a79rUezhKfu48Fcwax5RRx5i6AENIc1QySR0pUK
xf7BFFXc/Pjcwv8DxXRhtt914y23y+i6xz8uWB8vxaIk05f5fzEnj4BgeydaJ7kxs56mfGXitvRW
BC/NqqgKNHjGSYvSuQUXL3FqLUkiz+stJnkHkEnX9e7PpBW9Hd3nGgj9S2rw5HnNpcr9mufmgOir
+MSSmfGiGPPtIP1U6kgotYdnDzuOM0913x22RuVPtclC+zFyiWnj9LzuTXMAU+bFzZ6KA755Ws9J
LR6OaNbH4MlDFUJzoevjY80uJZVUlnvo44iidDvjzPIR+Jrj2R3dZjmmWtWDlzA9I5HIU+z0sAIJ
gYsdyQ8K/2tXGlYmdgawspWmrmTgVgaIOfHzpo79qt3qZKb+GcNxvBl5msyNvcodsscKRziiZ9kD
lYW0+Os+HFGj98qShqpv3igaYJckWdv0QfAr74da8nxd9FX29NnHFz6rTN5bKcPBA4A3suI4Cqyx
P0KzBB1bUtmoy/8sgmYt58YFtIpg9/4YFUmBHU0fsHwYB3v1/TuaAWGlMbx1wCjta2StyQZbpM68
+yhr7SaLZvKTLWGMXyzuqx7gwg1MdamWuDxknsGiPZuzwoEO5hdV9oU8+kjyzGhfEJ9f0B6I9e7w
uafp98nCYH45rUn+1IvnbcEzMQSu//K9CrgZTwMNg42D54lEIFiGnvzGycspQ2MJniCf7+YWZdm7
rTVTEMYpDGr9PYLiuau9B/B3eI3PEI02OgfTp00MLGZUX2spV5hxdWuI7GqFNZIIi1CbJzc5sks1
62GiO056u4+cIXh//RO2Czgxl1gRTr8ofdJy6YKfyfqBX8WD1IzGM8G1VhuIr5pjsLirbvRquhOO
UJtKvA1CEYqWv6MG8GYeipSxNFPI5Kfmt73avyrjXjVPLhF8YpW6LNyDiY943E48wnFwW03Nmj9v
OhNQ7/YIBRDwm6EyQtfPqorqJ7KVD5w6TLxj7VVTxiLvGLAf050z5RHrH0YI6B4y0v1sQFFLnoI5
Tp66FnDRRc8/RcG8gspn1ZGiwZ791BnXS2qP2uI5weP9bT+Jpvo9PbJe/7bHnm9KCDOBaXf4nmhZ
m4DGIgGsz2sdKXn5icHM+rfPiPGh7p4lZ5LZNV4pCbRzWffUfp759b5nq/XE3K1xp6ugMJODqIfp
YC/0oFtKOVPqRXYppgQ7UdxwoTAI9yWClobu71WdIUfsvhDP72mLKopAig8ciaDZ06Ev1BgK9VP/
Lw20rEjA0ltedrgckgz3CzqvmgmrJqHC8iSg/JBSyYN1B7EUmtjR28frPncNhMw/+OqhUpxZhgd1
AQCfgGrbMRSnOfeRTuBT9Y80oeR5AqELjAgh15sSNHd13mvUF0J91wNeIeigfWXj0eMLk5HMUOrj
OAgiTrndb+osnr04iOXfeaMD3USA7PXPk6h/S+8NUkRA+O3GdaviZtfUuMWSoVkbL8o0exXFWUlO
C2qQGgGE2o01aD3n2pKn3FuK7PrEa22cQU6WdKAWdtcNRNRzHSlndexW9cgA4BwwIlTWG8iOeKjR
a3+x9I7mag1bapM59uOAu++4meL4vH56ACLdqWrIYk8nf/RRzylQpjwvyfzLB3H+Tlz2YEZlPViJ
r5JJevWGX2GVY0h3D7vrCnyDvnNTVniUjO/oPoH2H3LmEZT9cfVxv6e2nb2tmySdgnukLX8v9vr4
2RWpcv99KjO8fVascf5q93a+UZrMzK7qKPvsxO7djqJkT4WjUN1Gwo2TN/sXVEGz9Tjp0aYgLZHM
VFgLFwdgNQ897npqOFjC91mmUJQv+tOPzopVEAyac+Zu74niew5BWjw6H9AadfYm9E0BSUgsZYF9
s8uGb98au4crEOjntuw/yAvECNdNRJ194lQvWa1HlPHf/YTb3AfyEFiCb8G47DZnPb3AMV7R0DNA
N8gg5ZWkDja0Y8LBTB4pYup7n9Mml5NY49WcM0WgUJYz9/nNx7TU20ZONjSMe0niTqm/a5C6dvQ2
tjMt02ssYX8nWWEX45ojxqYGhXEOr9Z6Za883nF69jxs1DysJoqKlKmYDbbBP4UtPVj0PAbvnLDy
CFdpScRCWYlOh1Pqk3gJiCnCQ0lRMXYTZ/aGTBiWKhxJnIlR9tftyNO1jqlOBVqkvefQ46dbK8Xs
NrgGmQNkYoYVj4JZ5h6canC4cphZCoUclcoCs431U8kyT7cwb6kHHAH1QCzw8AhLVDuQPaBBcrWw
yaDZMYzOx7P75xRSO8lQR+7g3z0Z4GGkYLOezW0HCUPgGIbC7T0DwxeuQk63X7nNeh7ykwCRCKSt
CmqVqgXn8q/8siwj6lRbik+rTttu7VcKJILSKb3HlX4FBQExEpaFD+yUJ/x/WALho8KlBQWW1C/q
h/orwFVi69Ix1Vxv66f+Zn/J/nxLQ22tj9IJ+/HvlGEdoWEAwafAoYnPoFxkvUYscWMtBK4caL5y
/iB8s2mkuLxrxQw4J1GjFby0Tpdl2Wj2vn2fiYvzvF1Lw2NXY9iEzT4bxipX+3ukVucFtUWaiLbZ
VYHaeN+KQwxJK3tVEK+LDiVj1SYVtPPugorIFJHp4VahwPoj6pavtyQm92uEOkdSc+qrWyGU1Dgi
nZ5TBJk9RKxL9no9K7YCrzcHwarZtwCskQjWPFfQyhfzj5forA66QIzs5YaFbb80vVdY/SEom9bB
ifP2Zhd05Qn5gHxodXsaO8bdkE6YDM4XY50VWDwI4FYtOOTeGGgeuij0e1LjMN2EASekHTidPZ3z
5gfutfb6W9EzVdVfUaSEnVCa1UTI+Ori6SSZ5pzJUKspz0bgePo8XAPGRKxI8RgvSghkhG8VXvaw
D5ujjsx7CpeK/3CoJ+3ujiUTe5/gBUwRhE5PhETTIxw4Rz5mfUGrYQ1obF5QsrDog/VN6yRuEVpP
tDoU4EpfeGjwAUfO5Il1wgCBw+DyNIMRH9xTL6J7sRxxzxj+EoiHLi3Uwvu/KzIGekLqlY7DlwwM
2NCjpL+8vSidMW7ndTt5nOlubf7Dj6vgoMlsBoVIU/9wms97S5vACiz+4Bre47PfQNVwgJpmz0gT
2s0E7ElnWZ6pbzo1BoAtNSxvWMRGU9xaUElB+iHSSFpMGYM2rD0WNioMP7YQ0WUjipdp7KyHZgek
oh+wkVwRtx9ax56OWKT5V5OUerO3m2/xHg+wbWDF4HlbBRx6buieqdFsO+KbDS5QwO2L01aRuzrS
yiSNyd6hLjvxn01q9x4tzpE2Q5hx5ZhcxRmo7NHNNnywG0c6XJSSD39UmGkgnyzyIXpChhKX2k4R
i59iU/wZl8r3rdPaA5b4d9EkY+oTsseUHjNWL0kLFsm4P4WS13c2ipEiyCuQY8HDD7xQBPgdN0ed
5UYdNlE/AmsGUubL0q/m3Mr9txdX/mDQJktVONGzGSZ7rxQwtzVU4move98fOwWwJ5bo/Cdb5K5f
t58lQWEqWERQO5P5OmbUb6rnAIBZZ6WUVBSLg7OzkbB2FRkKdZO6XoBKRRCn37TxAmneGXv2yUED
fw+N+ROtr33S2GvPklLR4eCcJbdYOQCVjyWW5fFh1QC0is030Z1wmuk6VvLj9srQ+wbP3k08Gxy+
x3h9wdD8/Wy6DgKvhsOL0McxueuU37QcLDGSn6QQkEIs+v+NCIMC+Ux9/9yli1Eytr03/ri29n8e
ofF+HOzvDqFj3aoknz9CsV4MrH2VLCbM1Y2PVu7Cx78zprQoZx7kwk8yVl+eu9CmbCb/LpouQ8sa
4WhuAaLeuLvSNJEjavEKhgXVlgyBfCzZEpjsZRyqJJX/NVvjioe1CNiZPbl0BDjWO4DuMwnCT3EC
yzroq9wg8WFyRtKh8JSBohcuZnyc1GhqvfWJw3mczfn0KnCQNLl1vLAyiYEWfWavejZtVnUnCoYj
CxcNQkC6rz0ZMqRK/R4uf/zN3YycQZpkPEyoG42swWoRMtU9pO+UYCXkp1qA7avR0TVlYAoY2/3K
8bPfZR/MLnKMUaRJbufdq+D4zh0rCQ58umweuyiBL/nrq6TCIRqZG9M129V3FbfkiRo6/I+GcBTg
GIz7g6cA63XCl2THaR1S5wNV3MsdHXNDXl30qlgi5QOUHkBlYNl0SxpjH4ZyFN6h2+5jE2CP8xy+
PtcUwXHW7Txb6KVVhO6yL+CyQbgiWn2PtnyP3lCGOciqhjC5Umx200tKrnwIYCdPE01V9a2ZDpOZ
UBwyhIHbx9anXsdPmBh+0kZsV1hhOjDBqsu9X8N3PYyzQU1MSckQAxPF9/PDgpcBMMw+LXOkmKNr
OOrzmnkuiPieZ+Me68JFi1KHUUSt5euunxOwmghn2E90A1lq81zaTbyNj1meX/QU979ObW39D36m
TcWYeC5RlyBYZWi2ATRdwKE1aGj5/xNHO15kLWGzEfB7J30zna9jg6mB0XvmPPuQ/ReUjofdNJe7
B/ZoMKXH+ijiWamX73SRNz4th5wz1VURNnkGLP2asLSsoLMuDJDTsdmw5vLd2dBo/GZ7VGo6ASlZ
nocZgKMGhTgiLOtNSQ5nl7A6L4lgmdiNp8CraeOJ6uZwrISdvcJZJEc25+OsTb18v7lhS+4oRjCk
vakRHfaW7ZzyodjzpzgEnwSb+BnkzIGZDC74zBfijGr3DENxE6xJDlBEtX9rtyzj8KiZEySL9Cvz
qgtLzzPOIKjp+1PdY495uKbMTT3N009wxIyvqkS9pIzdgM6XtnTlqAsT3u+XEJhdOg0MdHrqJGEc
jsk/2tWd/Mz4aLYBZFoeXo9OZEgj1t6Y2Bd65p20XK2JvPIXn54fhqX/N7vH/E5vaZV6vXAvtN0N
tIHxX0jQmtECLDeY4afotxm1iDOC0JRYi7plCrOwf3kVc1RyeXEQRysX9J/VhIpILkeImxUEELMW
vsFilxEAV9WgSw/MJI68KHODpRuP0PjF0M+4iDI4nlbuttOV3d0qYj9jmw6A1pHogq3UsCdGPvxI
JNeJkPuDLMVkZlpeamd2mSBuSgyjkV9SL41/vL1gmSjDAwSn5y2TahpEQ28xw6NIYgmWRxShwgrb
8qcNwdswpSR/GQ8vBqwtTJ5H4mEyb8DApDbzuL68MA5+oOrq0i4fbD7PsiwhXgx+slSlLW26mFxA
g7ww+Axo4VHlFyAR5YiNXCJRg3yMXoYZ27o7YjEuQPCGxb2RxF8hkKO9iM28tFHrGnQUVK5M/9ya
SZfBqWNNgOKKwWNMvUj5nLktbY9TrrU48gDK80+4Xy5LLXbFOLZ78vOSqqJunCJKG6cZ5JJeabLl
sErug64uNk15HjCPFgZw4mV31N2p5E52N/s+COGnu81XroAw8ovnX/pWWhUj4dNTXNnyl0yCHSoU
z2g+Gl8Q5kS7AsXszIXrkfi016DUVn1OAIShj/MSvJEGX/swzLe3s3UpDgMNxzFO+qk6BQCBMfYt
qw9tLoj6eHgajnslcLcJA9WFWJ2CExgJOXIII5h4SXI01NrornyNioWkACzbka2Pe6TDLjQeIcc6
hXL71OtKmR12WCVqKKneCKeuwcgfATF7Ys20Hhst5xOqMD7Q29fW8dgDtcmfUHo1IsDDCz3yys59
kvStHtgyFnAzOudj3qreQcNjb7g895mDWd9IUD1msihGuRNBhwHWTdCvYyhWIPjhcPcmIO3q7pUf
bYwAwPDzrX03czLU3NOQXIQgLo2fp5SpOlQjbPSfXpjQmFGo1dONrGFEzx0hfGbKyhLyIbzFKuai
6KraGvejZGjlplZauefNhuvHxh+QVgkHIJCHFAquyxXMCZoxVjz/iitQvGshwmJb/CFQdveg/eDO
Mh5WJgBg32aVkzst0R86BV3cDzyUs6iLgGq45XtyXfyjCg7iMecngbjT+jf9xINREZ06uyuoOTDZ
FPZJnFK4mO96cjVPv/qyVykljZi9yESd8WvdONDSOOZ+lBp/N0LaG19DWBDjvDOFNw3u8GMrRHMt
uFufLYqK60/qlmkLj9cSaiaAuE5lnOUx90bZ9oDdW5nd32rL4mF7a6hEipc/7dbpkbzT6rQtEbvy
SUn41ApgykgOzr/ZXxGtjv0HnL6GlGWMvTG+9p2snQXMfokzmlzFW/ujvJovTn0GAFX8bMKs3zN3
ZadbIHxBG5M8yIMMIK+KIKa115+KzviSx+/oTvxa0FIAFa8EiQx96yIk9YcNlhCHIbrx8x3l74gq
DhhA3vRVk0NVXF1hgIAcnFwGKXJjgOzABUh+5iNtfo4IFuIJLSAxotYxVa1/LNa5PkPWOY/y1Dqq
6E1je3FHv3OlJr+mpsBxH/Crp0MjjFhthZ933RUAXk4K2DSkjfF/ZCbKfloyPWudonKvBEVMVNwu
VPS9O4dv9eVtqy6o2SzgxS/ujfdrZC1y7NxOpgcnQJ1AorXa9aWp5YWRZ02wqQawqDeYwEvrvsPA
VGiAvX3J5vnDc1VSWA1y0XoN20UGA+q1z0sqyVVAz8Vq+A2ILkVMWZeTWklzbqDiKoloYXlt+yUb
0P5wzfzqQ6xNvkXoRxEgmuQz72cm3sihe938sWzK/CbhllBMvUIeF3EH4Xlk2iAh6/hxSjtdn1Ge
4ICCjTPxocr4dnlpcsWtisqHaA4HAwFswXwQqbaLcjJIp9V04Bn+qUKSPLqHnSTIT4BfUVaApYZK
4VduMeqnpb/kX9IQK6HTrO3uTAjhQektQZOraJw2vgLpDiCQkFoQ7zi6knzIB/5ycFTnzDa4IWMR
U2k0rc8ikwYDE0Eole/YMCftMTswD7PleUsjZCtJiIT6eGH+fqeu/iSwPa+bJny4OAzBSbGiObhD
F6LCplh81BEU8+Yz3eleAfn/TQPHiUmFEFGatSAswd6ppkicOZVTmIT0FCWYYmbmN6eFcDdGlvKw
4zDehsFxuxK3SKYE1Lp9w325XfkFNPdEpoY4h2YXS4sDzUO+Vy6yMXh5ITvQM3bsXWYlg9g/LQzY
K0ja6KNYn5PzHdIG39yfWNU8MkO0CmfP4hS+LegsxXLVMLG0w1nWzX0uRfJuFXV5ZFDQQF9H83tE
uQkbU5JUVKW46/wM83hi4E5y/lpVUNY3oOKGbN+rumiMetpAlylWKpkT2om4tSmTeXckji5IiIJ5
NdmKMgNLCEsSaXtT+4NTeL4O/giGF92f3ItgzRbnOcc92DjRr/l6YaG50ba8g0YH+fzdfQpPXDNe
JvPyKKX6IB9NVaqWm4PsPsPd1okibfr2K/XV+A+axFd5csM4eiFqgO3wpaUtjxaBOD8mVHwy/t8c
Io0H+cGxSdctWZ15knNQds8hNFB4plKoUrmMuacFyBBO/2ophUX1nRv6fJTXnCp6xwzQY0652YaI
uno2pV+0BRfNkbL4+G//20UMd5RRo9EJ5XCCc+cdqCE6B6Ifv3ISlzdWQaV6rRyPD2ZRd4OwjcP1
WJgVKdbwDpqwqih21I/c/v0ikOVgiGstHWHnUDEO4Mn93GMi9PkBedEk3cbyAe6dk7TtASOMUHDD
tc3sHhRdfHQ8ssqbbijQnCJAqMt3x/RV430q6AP40nGoWfDFPEUuzaXv4mIi/e73LTJRrOoZiVxg
rnMw2mBfDR91OAtgaaB2otGmR32eOZOsZm4jVJYz1Vun/7Tw8ykBPdSyICnGk2OvutopA6vCQ8U2
mJhGzCiB/wVpGnU24x2DN5aeqVHu0ZcT+fIszX/F+uRi+maq6YmGG3hVmP1rhydjzR0f01Llahrr
Esqh7zeiqga/BZ6izT+EppTKQMuonwewk/+4RM+TCV7SkAcCUBK4k3xqsRUBYLRYQ3VO3snyGySJ
O6xTunAYrvBeV3FCExbQoyK6bQQrC+JJ7otn3d8ioYLoIa+ph/7jGbxGtLEWW/gnokfSQYFQw76U
+4BczB9MAAfKvewWVGhoEDiiNHFsQ1WjGPms7ENsoVUs3D2hjP4bNZ5BUW6nIMoOCvPQdnQK64H2
26g3lhdlFUyDqPtEszHhonhEK8ZYu9nd+kSfYyudUlSvqSIPnRJppm2oe/pzzEny4CiG2Ap9BN63
DPWACE0czJsI9XZGzhfC1I3ojGWWcVPH+ZxeMcfjBRM6hn8izMqk0AX/CVlrTPlDTKenMhXmu+gL
Jg4q05Zmq0+KTkmMdZooUIsmKG4QKTDT04WdzR48D6AmqEDvfdRUzbxi0rnvboaWUkjC9mE9MAL/
6nCtZ9CLDg8Rs7mAKETV8qgj5k5R1jErwzM0TlyPe4hvl+vN0GvCEUO96tp2V2s6oyFl/XFD78B4
e5rBb50lmHqBi9VfFXCS/ywSUJ5BK+kDtbk+jQRh5609Yevsgzl5m8x7yjNruVeOFC3LXA9C4YUJ
97LbB6UHipu2BWk2axV5Rpe40Hi1rS9Cfrgr/9lJCajL1ZuPfchdBJFNxmA2wG6gtfDTcnAMx/TJ
U++ON8ljaYHKo3DpZrvqDGtotldnWmXPqQhRF2hlL604WxWYdoG3iN5/drvCtIqLbEDD6dG4O7ee
WGjgCjXwbr4LXbJo4mXhuw8esW11GubTebZ/jlxIoV9UV7H+gELgwjuoZeFdvMQ/oWZ8fZGTUZAs
B78/2WA740W4OkX89BYHtSDbddGf87Z+mDoJilzCgGlSUh2+m1+05tfMMUJbX4wz4VHSCE8LwSl7
XXt/SP/l5Km9RGTNrTwLcDas9k8Of0kZUk+pfkJ9lkMqwH/t70ojsAuT9KI9eY3OEaT/MFmGB8y0
S1ePYLJuPt+DELaiP61KFBgzgBfIab4rX02ZzmvpLBz3V6D2kheebhKiPUGym8fVnVYy55Z3s2Th
0JeD+mcJPDIdxaNeHlXFIOWhkKtVGdNVCVMNiGFFD2xm94FStxQTewrD3liW5Tu1yJUv9k42xRzc
mdxSmwKrKrpVcd+xsWDVJcsILRg3LSYhkhaEqjwcLB1FBmo4iDw6jL6gBI+Wzlyf6vndVTRHv0/I
BED8YjWi9rEy5pMYaBxWqk2vUZaSY74gsQDW/il5/5BC/uHbsHC6KQK3HvKtppvvuqXk2ovIV5HN
SuIC1jxnyYwkEXL6goqLXzwP0kX4KKdtsDW4I9GkN6WIY8fC/aNt6n9GSuz5h0Sip3FP5JA2G0nZ
BjGqF8md/U6Ryhkir/5WNARdI4SvgrIKzFHFLsRyWbt6elg7YdVyWaewehjESqFC1LTGcGnpX2K1
AqXJOTSAk8E/jxoWduMqTHtp5rH9byMxmz+RsK2GNl21VnSxeImGMVk5mRDopDWFctUUpb2FLUY8
2g63sbL5NiqFSCpEvBRuyIZfvNkpsojxHSqm0HvK8fQTeHFTzgqnqUhabF5/RxEos/lrDTulEQ+o
SoWk4UhvISMRTdRrN9K6X1TqnOb4wky1vOS/t5h7DSNAXfrvxfFd2hUhc5tD92lSG7uNvKgUPWTz
w/yV+Ntf+WRG95NrifzwTbgW9N+xIw9mSw+F94Iz04DePCGUhIQ1zhR5Cil1z/hZpRFv1l+S5k7+
LKTpk85IPDEsfrL8IS4c0eM8MvoQxgjWv4XTi772eeOYFNvB/YtrU2ZLQG2t8/HPAAmbXMX7gMF/
BSfOt1XYfIcyO8iM/xlUmeeQHOI1vI4e60n6cZi1tswifIgpYVtxiNVMgNaOK+8Sn8i5d5w7o4F5
xZJJZgY1k9s90yY/hYSxhzwYDxO2gUO1Su207eErFAVIMhbYdQZFYNvbxDeIbCBnqsguq67gmWvh
nUAdPVEP2B3V+qXWOw2d5ZEgf3kHeO5zfWIf2k9ptq0hRYo2GSlPoeHiTa/sm0LxZGVFhWNkmGES
IyuSiC9qXOkzz2iqt5ONlwUM0EL+1XD2RQ8CLYuXKQyTWCNPAZSeQIDMtVYMhKWECgkIf9LsogNt
Nd9eptirxaLjTzcUcTAxkbRqNiWHqIThpM8qapwxJgr5X6I+Fdn/j5ZhLAxL54VksvjeZh0beVLD
VRR1CeK94sGZkmhsFirT0znnWl2CoMuw0266kAENdAF0BiLMPc2jXYVR9BsqW+tbZrvkJX9N75YH
kJz1mzYcuHNPd3fTORCrRZOI5LR9DxA83RLp7pDDlJpi6/4fSTCYrRZQ62x2or6G8Tc2iJ0rK+TC
cLFBInUHb0vV2Awo769ys0Z5vTBA/98Hbon3TmTqVuktlYUEbwJIYGJfbACFTksmuQT//5bnfvcn
W/murVB4kg12Ua4C4knnIYZDPomohdQeEuN3VXFVjhqCrsu9FiQV+jW45yVRF/nqYB1bSpNVYLwk
USrZyRBYGo+v/+KXIfBoa9MspF3zWL0cQzACpeu+ViJNe4prdpfmAm84boRlfrG2fXJFic2v/Vgf
y2ui2sFrNRVAPNZQ67SyMG7tcz7A75nvcE8g2BiiLHVF3F1lOOghaKOWXbOiVCRVbHjeiHLhTSpW
dbfug4JrsQ8/v8uKVc5aRNqipZzGGQFtKhjzMnheb/ph/8EYmLOTh1aM+4i9nL+aeAb0k9IFxEpX
mgDVfeki6+WeJE2Tl7M6KDCfmY83XOV8xT4F8xfji8n0tUvwKQOL/qr4L1iOrU+OXj6nYi5ohaCg
LUGZuEjXOjC2/TkeueP+lMIaGkI8+XQduTNIxY0OsW/3uNgNdtXJNZjSEFOWdZNJO89WnT/VKU9T
Ykni5Nw40ZU7pS81tEb/iw1d5z4MRDazXVIUSwc9lrBJCH4EHbvIkEGbugj/u883IfAlIHOnO9+R
XcYlcdn02ZfX4eRdI7lARkgVgGOgX3XbBzwHCphCgix/6Damren3HJXy9VTfScvVo4gZyn5kKgCe
CmHL0oa5xyWeT2WawUjptpfg4oFkjnojrZyPg6dyTzMoKIY96b6BY729FCrmVr0Wb0KzxbKXDAXO
WS5fBHHIEH+2Xg+ie9g112GJWTrcEe6vMN97CyrWetg8x/W4Aw/6Huw3CroFr5px0fJPBTMA4BVJ
zNg0BMkHXN7ne8ofDDERZLj1jRHw6fvRDkybQBnDfCnFIfJzOijoTYAhrN4mcejoVCdxgotoBdWn
lrpx5gSpb8rM/8ijGVOtukG5K2VNrl6nbOZNA/gbiHDh2n9lw0VXOBh57vAhwqTM0UvXozvvte7T
I7jrJ297wEFaTtILZRTdmSc+vPqgXtYQhoanZfYBiq+6jJYZd3rJrP0lyUpSBV1TcFuajUA1vFUE
JSPGJH7jdSA46aTotRUgGhfvf5aNLZKVm+OmdUz6MHVNSXeF8gTRrj9g7tT3qSfpP85kxIPixytG
F4jGUyOtTpvbxghyMNfY37FEV0Gv6kJvf8KuDNUDd70wif+5fEJ8O7DaSUWKzOqQYFXu/hY5sj+C
7GzvxEW5SZiHLEMEFnz/Thp6PmyZ+LTtuCWEbH/b2vHNOdicRef18c99v2cILkA9eTl9zEe/e8ZF
5wTKQU+9sjkCOb1RnBrZj84t9QrUN8pkXrMoY4g3yUf1fKR9qTZupPZolVIuM4INECbiCmBNmcRN
n65ExUv9ENyV4kfB9JEkP9PFuXtpT7dpw1PcWjojPKjLePxTkTi3x25xmO363i83sk8HQOggckmK
O3XzvbQG5EjCEGVFDLCiPjaQedODXO+Hxj0Mb0etl+EGmzI9IRexhFqiYZxYMOeCWT6DJNJxB3TA
+oBEMMcQoVl5jxh6mwn6rUXYzUUkRlBoaOqdOOs/qbXZ6b4H9TwaQ/uY3GPrXNgm6Um/TCBS3JgK
2eIJ+3m+Ud8XjoOhnaqQB+cUqUy+mQd8o2LYWspwzAp8Ul8KdSqNbT7KWSuLPWotPwoPpIkKUXLy
fPwDjpImTo3/xvy7njf5NTHf7RF2ey87Zi7KZtAkZob1BrHjOmHsEcnV+9751Q4TJxceeTGeAf80
WKTAwOnSBeexLMQraefcIRC+GiBgecFn9RompDwjp8/AjqLeMVvIReYoQtgXFnc+iuW8tnm+JLuQ
lQ1i7J6SjCUxmXYQhhWatj+GMrEIE97st1Zn+1AU3xDdfP9uxYzkpixLmkjXg+Y5SrjtjQATDui1
aVy+L0QDLJ67X7oe53NS0meV1aw8c01tCVshP20TQzu+PFpOEYCPhTncrVUuXZckwPH6NCpVF00l
+zG3YMdGk5gnZlfyNYMdsZCakfqFxaKg0M8AuUzklRIu5o5GLBY9N1ael44kEnKYMLwBYYoHC5tt
rljBWMamD/ivZo0j9W96My41QVITYFU6iPSl49XL7iOsYdCy17e/DnyyI0batTrj2sJ7DIop7qME
FPAa9TxfyMBYLS9ylqf5gdOQcA+1Ay9VmLj0f/EATu9ZkhuwWNrFrZikSfu2GYkcuddgbFtlAzf5
Ag20ZZnV45EvwwJ/WI8DnMjHBI8duPMl2xPf41JMb2mjCXJL7G5iPKd0XCD3tSUUL8i8GWEOBB/E
zK5ZFGgUj0lJsUh3sKqooRhL2S54LBl4pE8DDCZ75W6Kr45/l6qV/O6ujeqoLWfqT9ctWVbCxSFs
kW8WG1rHTU0Q1yRvQKcsGxT5JxGs8fphQpExnP0utHCh0loRKX7lECgv/0SWqj1NFBWnUGDv0aZl
YxK2Wc27EHyUofjlGk22Ai1C8bdJRUzlAeEpqp0J6VtuEg4xdsOF2k3xr1xTNR1ZoAEUUS1aXQEO
kVVQdbdMbHGzFnM2O8VFYmpG3gOxt1CtO1f5xwkNULfQKkmZT58Uu01S5dUzjQYn1nEoXmRxufzw
sMoSIE4qg38W6LHAt+ybKO3aL6FLabDmVBowauTR62yoXm6tHnzu+LyAt0+OylbD0ZhpzBV2B/1o
Nn5rMTD8057Y0Sg0lg6v2WqzAZRNGI2tphlapI1cHsNv57rqQO/ujBXY5J6lstonJZGnl5nmruDI
Rc/ndd6TBdAhaY5A2otzMSQu29qLCeTgJfKkZOhVRxZ3qL9JxQ52Of8ztOQyh6QnLUxSY0g8aAf+
xR6Y+vTqBSWtLawViuDHjBlB8hhzW9o/kNHAek6twzN9Z3sMOls2yr5m3kdd6gMDG+x/Jb8ueigd
KBGJb1vWWsNRFBIz9zeqXjvD+sojRkS9OIYE30oJHs3QZsDE7Yr7Y8u0fXxrRpP44nb8e2dZcsvb
BEM9TUQsBV6Z1WSZpXdMkLosXszNOTY57TELw2GUbMTLQSiGDI0FH3Kew1HHKEmR2C+GGc5AUeE0
AE9Cadvo2ySwAGm0jJccxoOxrxd7cHkjkKAz/bS1TxvSbWc78NzRaFUW4tGjQPGcZLNjNsLkghUm
vhFv15yCfJQS80YGu10unW9pERts2qGVz2l2a5tEzKHcEHEX1AhRwViIxOTrISuSPZCVhYfCk4q8
iOYquZflE8haZOartJP7/2NTaAtWSDGWUxcOhSqj3GUoaBM3BDJlLNbTq4wWPyBJMEBdq+T8PjkP
SYM8pvFOttr5y3Mf0R5asVNdhnozzJkY5/quLq1fPp3nP0jZD4HAw4pBUUtFSA54paqvM5KBBQmN
pp3UZuM8IIzuAMmaoXySHcrYaRW1Wl5YlEgLbRh+dGWlBG/l0/D598lFWBPOqzy9KWdtOwWFBKUn
F8C55aDp2EDFpF8qW5umPbJZmfxF9Dp0ELHR7K0eq5e8pIDM31tP91YfCUZERtOxFGGdbgFjyelu
4g+dzcACmwO1kpD93snnUEBGm1rnvpVeU4EuzCxy2yRmlJtosvIwRlmfSSeyW7QzqbjEjvqjR8Su
6FqSNAWWxBleb6z1okA6g/prh3HR+qgReIyr3t3H/4xx1xwxhTtjcJymOrp15JZAm0rskZtFONci
ammO0WZXuGgrVYT68HuKFM/YVXrWJDxQ7h0ZCg2FS8P1zuPGaxiFNvjaJl3rO3EBpO0sqzVCmP+C
Os2hlJHIOuRMo3vyHfC1ihJqoDVfbELk/02ZNQYshCBOiKuTquk6QJfZEXNHzjGkV90V9gSec//4
lN+DfYiDcF2XVGeQW2d4FuRqP6Hw68HSft/vnGJG/rUwUGIMu3W80x0QIeQQ9taDuWvie4wpY493
oquYLGrzqhPwKIqKAsRgho+Enqt2HUopIwGvNxdkBoaWcqQi2tfmsmF1WqNDMg7H1didkMkydsua
LY7iWrb+5Tjf8fitVKqKvlHW0lRXXdgYqJ0Z0PICTsWsrZHg/7Ek52qWFo2aoTCF9txpP6VSI/mc
UmxTBDCKSqbWB6psgSqjNJQPmbURaSbNqY4DWJ5ioQYmOcWrbN4e4ytND0PhVGH1z6D4Bx9qTNXT
wAoJL4MxFPzsUxvMZYmtG3H/p6T7AFtg/j9lk9A5GcZxK9Nr2d3ELZWCGcD5AaHW1ij1X/Ytcp62
PCAU3ynJjuS/RKw5HtB5qWFOLPZDoqnDWRHAQHP60LWgLp6JKfmGnCviJYYD8JzCza3bXYdGbEth
gX4MfrziZqgRvSI8kjF5CgXmWX6HzPDHzUE3ihtmB/vlLNW9STJFtNNaqY5jf4Hc+ibpx8b5LSe+
Jl9EsyH2zO13zlxVnYmlgSh9hN3qEZf1yeKm16LpcHXMQSTA1SSyl1Vx21TgYTnzzlltT1U3u2ZB
TRW9IlNr4PFJev8hBaiORU8+zhdzvteNArJ517plc1xsnS7XXH8hx2kk27mCdTlxknvDuMbWEZQj
aiIqpZyh1lQQsjW8gbjR9aT+0ERsZ6qLUQLZqm4PN2L1qwp1Fq1u2yKFnBOcWHYBzxXh3K2V2O73
9lRsuMKQa9K0YaaoUuVt0xiCm1gRcXqhCyb3w/z/+tR/W7iXWH49IPhTSjawpD9Pzb9uw4vXE1ky
avC6+kCcEYgc7KLEcTAaCepJq+GGANGzL3crTG1jY3XQ4EGw7Bs5/IXsyJzIk8DF1VGr1opKyqRQ
Hd3u+c/3LDhAEmfJAd4UmAViS4mgzochyNcOmnYSpl113wZ/uD9iR/0rpa2achiAPcmW2DFeMpqA
OA6GVgw+Q+iDZkwMGxhTh8u2E5TLa0OXuSpZQqyltM3s64Nh5gcZJST4nmsF8XRz8Zm2zRmVbLrJ
wGNItTOy4BoqKIkyl1X/RGyKeOdCIxpyaaKIki2b6TjpCf9Fca0Pu6SLuRITLZZ24A+NcM9cCCm6
rQ958LjndZMvkjd16xPLlkW1GrFQQ4E6t3kmkzx2P1CqP46hgCn0vAZlLN2/BqLnHbfY1ZNgEluD
D50ONWzUve2mAyQ9uQ+OdKxfo6xXSPfncoaelCDKiMJ1ks7b2BY2s+iSvwLS1b7/yQ1KuECcFL25
hFNicFPkMjEYOpWE5E3CIxr6SLHaRGDsXK9wyNedpw3dSsOPDXX5EaPyDA4/czfWj+ljjqBCtrYd
9qGwii8ym6m8wTQD1FciC8KnfzgSR9+Lr7UAEVDrOtCRkhQwqwd5csilICxS6T9OVPcQfT4iZvZl
Qk5LsSVZmoI1lu1unDQrcxs4Da+nJCuTG/2XP+Rtpdj3pAk82hxX/PtzTm92Lrsju87eDIsGqbPq
0+xJ+cetjVxYUzeJ7j+c96XWg5ril+BeawJf3uupt9WeA6/RRZBKtRiUI02715DT+/FZyBbm5+d2
5EdBWf1rQ3g69y4axLWKsBv5KxuD9+x8gUT1DvydhU4wB+pXEZ/LzoarfaWLaHDPVCi7t+DAaPvc
tQrouGAFiEcJ9UO1i8kgHFbFcfxX3lv9b379UklMBFQXk3chb9MozfyVdKxb8mFMu9ZM25Ajs10p
E1Z3I2iuXpYFI51B9A02XaOn8KwwHiqigDeH4q4sY2iUcPMvReH3DWvIAcnJcPsFtcq+CzZb52pc
7HoJ9U6BfXDOMV1xGp3Vxjb3GzVZRxV64raHcrn4KL5LCLn4uKMqtto0NnbUBys/aJ2w2XN3whIA
Sdgu61AdIpBw4yMUG82gjnVq3emgsFsYuj3AKeIL7SEt4fbBqI1oP3mIDNzhCPJk0bahobTdY2PS
5AuZX2tsWoOCHhN0FopD8oKa/1IrQn1TqRSr+EQse0I/vx+rcqw0wlD7J10kP6MyCCQ6yOU++Muw
rrxx1KddKrizGe2vqRBqRCZCK2GCdB/I3mLWBTo3nwq/EkNY5Jnn2c0XndkXt5dm7r13bEW/O4mj
7BZ+/LoGdG4skF2gI92PsxyDdZlr2epoNCla4b4xYyKJbNmn7rsJXxv870CAn+D3txnOafJ2TSWu
HOn6VjGHcE8tdXBBGN3JbV5u6sjzIN1DUIe2GLZFfIfleb7xAvtiPKO/RWIlm7hlWrAMpR5aRBnx
bFqQYiwL9RsfE+IMzSgDitZv+w8EcQTrSXLor33GDkA4rkbNbgxTPEVYXoBM3Y/xS+Wqe9H3cjy9
QtxCgvgyC0SS6eitSvJO31dG9zDxew/ee2xVFPvEkxtbY1/dm6gCjUUaAdhicLv8A4PAiwS+gniA
xJdyxuRqeoheNwbAPdl3/IbSViZxqe0rG730XQo51y5kvfkbJssgP6uRAPMBoW7b84ir+RBkE67F
OoWBvdw4wDDTx802f6yDO4wW1zFStZhwKF8fjvCYa9AQXdEN/4s1oy3RIOX5NO6xkO/MgB/48zmF
glFya/ELkJfI3cFz9TVWzGE9JVu75uPRaSdNxtD479TexXPT/sF59wfyTAXmyp/mnIf6rQbuL/vV
svglYfB6YF1CkBwfpWtnHgUVbd2I8e7K6qqBnsbsR1iLD03iKNpQTbkLmLlNr8gqb1aYee550PhF
f2dBGTse0U9LRIGCsyFdORD3Hhnlm3twKCACV19sv22pArprWILQ7CvLVB2NkGHvGc5YFdRh5Wxs
yVaNFgh0BP1W/RRL0qo33brnhEotAJCvH7dyTtf9iicsDRa/rud9gjhmSN1LiS82XHZbADZ8jux9
aCvcWvfElr3YkrAXWrz+upwGdWIfixZe02IPrlfAYRSkGvpn57lkJS+uP+k0GZuSt5RAriOFMwxR
2jf3VnmCcyiPQg79vvybcirlIwsHIqAn8MaxI28pC0K+AVIhMgCNZVRyzbssVMkWiO9anohTMCFY
PMjkR7lzrJZjosvV6xW38/sqedKWdFpsclKWfiGYlaRZ8HsXzIgcrA1ffEnCpsWnW44sYMDwcyhY
zeZ6EtCRkF9j09Ji5KwZT1uFzGGgQCm4auM2ooQ6JLCzm24Tpo3C2guA4sH59E/msbmbte5ABm05
T2fxFhAn6C9BTmdZH0UBMq8t+xbeA8tK4pS1/aHzbvJkXfVsPGkt/zFnzvlK998g2h2J5oZSFrU9
JLR8oDY5u9tZZrK9CFdLI/N6phcK4QjgsMXwQbwefzDD/43trb287MGmzkrXMrcQIyIKuIHYPmcW
bDfUU4iAgXMFE7HJCP22xaPz16h4CAh4jmyp07QjZbOXkSbTXDhIoldX2x/nJoHwNhbJAhnRUXos
6JuH6CTYsGk0XXOwIAGzAdJpYN7jC50PkARLGkT6fTCNXHiOajWbqrHosB/oFrdNeCyZIFZjrjta
mAFBXNG9RTpdgiIOWe4Ldf+tWFzW7brOOL4vvRYapOxsHgtY7i8V/dm41JsMBuzJyW0D6xRwGoDs
e029mYCHxNqt9Kki19PibO+/o1m0KbDoQHWZMyfHbZpeFkcvIB54jjNSeN8cH9/o/6M2TUOBQgzQ
p7Zg0WaomTt2d1TYQYcbFcsHpNoxhUUN6b9BLF4H/D72/Ch7/ZoQjAmHFG9+stiLylKl/ztDM2sG
m/bryRuuKO4R13Mvxk5Y1vJO7CBZ2S1oZAg53VsWV95gfEgzVSO72rMbJulqRYbgPp0aDOVOoya9
TlBXs8TJyZ7nNHuner82OnMYx7BGx+ec9yXyLngg9mNT0CtU8WtoLElhQlDoGp+NpxonJ1I+8vYY
zie5zmDDObgR5B9qxb/pyp28Mo4ZiXWYVPgtOZ8hgpQ9kR1Ev4BkAZo13paICm4gv/gtirOyjucf
ewNwolhlm/LABUHq+K8d4vdfZArOsVHvhqS+L9TPSI+RMFaKK6zGwujr5IGjx8iu4sI2BQAzLgmf
HYEpY2f8dRir4Mgl05pjOkGfDtUz57jZkpOsKWEPM18cekV30zIty7zK1tqyaGsPeDZiCp/AiDVc
IWSFjFznv9P1Y8GIuTcSBCByd+W1e6Ou1jO8wqk5DwaMHB6Jxo6/XywBHTqJShpPTxbE/jmYe4rJ
qtuSpJ/Qc9D9An/NYOmnbkTfZfFBEIKV0q+zvBvk8KZHwBNmfOI2DYEEw7crV89mAMiNshuJOhIW
xqr8sbo+irf3g4dMCTOz2/WWzOC+EOtoYrKFZ+R6xqvkFqQpHcol7fkrXVJ13DJ2hqgNoDw73k+f
/uOU/mhBImpOKhG3T8w10luTMygITjTgl+AGagyWxWECUZm29LLjqcOXN9IfRHbTOGg9Trn01Pb1
UEA6/ZrHghPHZHWvJDAw4sr/G8Da5GK+o439tLPXbNadrSKguc3XqLihW2NlGrcB04NJ9Ch/nMF6
xLYl0B9LvjOlJKhleL2FCxyHt68ptGsZ+1Sx83e0gLQQG4uhnRHNkc5XhBtKipKat1Ossas/NRyh
jHT5L+hvtBhp6ZBv2M9Y/HJmip9x6zFTB8TFckvRzWMbkjQbqlM9N1RGCPD17IS750cgr29PYKiw
za4/Q4+lTRDcCIgn8qx+IXwUHHLW4eq1gXt5AH1vOt1B4uvEkJSd63UIVZXYLu4DdhtvwanyTvFA
YYEMJDS7pa1Qggcju6YfyG5QYyKLfCDqUNnYOz5wwiPJBXlyVrcO21NJN6kfOMH/8lyN/p588N/f
WFK6h47+sGZHCgm5RWZUCliU1Fg/wQqaMrFiMYXysbKX6eYD8uZ0ivsT6MfsvF1Ywsj0zWjvQa3t
Gka0xSedTFYap48QKtRpdD2WZLJYwRKUgbiSa6wPoX0JmewH2gQ4GbZnSNBea5Bxr8oAZu4ctTWl
eLcVje25I7KLGXCq8CVB9tAN76O64pF+hwdg1fYYGg69lWJTMaLm+Jtvq70r2ksAJCDfsjgMWkyc
+0FKW6C0wAkA7KHiYNT1h6pP2r4JbGQ1RxJh1pdI/S1ylNa+tzCyWsNL3yZEqf7B6yjJuM6Xyez2
ACbA9lALSRnO2r4wEuJuxSE8M94nWP7Qqs5YDieqq5iKFe3OY90ptHfjPJaLQ7y+N6zHXks+lIpW
KAsrJrHu9GWD9N4+V5sSyBc/CnzqMLmX9KRtLD89tDQDShbOH+rnm6eoLLSl8i8ekZNTtQ/WXC8A
h+6DaPKT1RJjniZTU2TnTYErqrzkcYGirMAuyBrsVYIf+JlJwaS+lYyNoRWhi2E4MJpmgsxauUn9
BV60QdzAZCghgQ+uRGR3UXqeUSa3/KOrnXVNksGVhOnQXJLGbdXca1Ee3Ic74drZm4q35O0ZqE55
5I5WTSTS1ej4FfEaHIvagQlBiVQCuk5S/zoibmyEgelk2XT+m2Ml5LliUvBrShopYwdn6quphL17
+RdzH0MoD4s8PhCxMxIVw+oPvM3tpt7GmURcdsEnvLxQWlMnl710dieItg0erHGrJM8kmjfZwZiT
OnspHDL2KNm5ho1nfcNIq8xXv1FZdWQcCQBMjC0KF3RJU3cRoUSHg5/T7tJNsDdxBK+AF0KLchtv
IAeCbkKhvaunSAs0ZhkOd/JT8/qgsdaxvAOXBEXZLrv8x+41sOd3npoquXVoCLoPboTW5fBzv3xz
fGvPV/oLE7et/7TzNnxD/cH8s9WdfRmBmkH+qF2DYAs4mJyGMU4bU2vIp2IBDFUnvkI6gAV5asG2
2Ak9OFeJHi7tJPTUitS6L0+lj6jazdLwHONyOHsxUVNd28aIWUqSUVw4jDgGWbku1kpYUeqzwthe
5trPtQYlrKMh3I8z4SeDLrB3PW+w1x+vb8gW/FfoUVqe2fD/RflAEN2dGXfaC92Av52s0BrdYj+M
zDZCHnnmISx0nPyGZ5ITKIEAYZD0pfOVBG4XlUC6A/TZDaWVlswJ2STGOepuWOAp+Lyf+lYZCyBk
qelqnWOi7wqUfFcPykGpOG+ooh+nxzpqe0T09mBtgCsk+rC40mkcEey25rxpmMO7fC3+GP5dEO6f
0/iqBDc3MF18rjkktTDhAu+njSieSBh0mboc0etntQQQLbRnJx3AiEdV2rmj21LLljT1zrjMdper
ECmeBqJiUUvIeO5ikXwmfqW5oN7wP1mbRqtZJ3JEik0rpN5fThFT6Abbl/Tiq3Yd8h+opgoy2haJ
uAE3o664IEmt8MsPepGZtoyb0X+jyLtj33k3Nbv10wK8JDc2DB5wee6uqVhqhW/pyVRZBtCZqAfr
5eB5M/7KdJjZ/aw9WtLCKGIyOtmBxgdWGaYEDCXGQDyZkFM+QyFTlZsjnclOf02iCDk5JsXlN/sg
vzmiW55GhEtImwixAa/d6deeyK+6p31drzz0Q4cf/Spcgb0FODfyL45Vx8l7afnGSQIZbM8cIdUb
AdSlcqO+ZrzDybaunuJKRLbeNtbLgkbYxELNQdQbcC2UdUHfTB0/PB2Br/eZyqGJ4UDhajB8+o5O
n/C/NY1B5W7NpMi0hBOtTcnEkVMn6p4GxMN12+TGlrYtstffdbU7h5ao7gaYZXlGk8LraXBcLQ+r
cTfBwJWEcdw7dv1Tv8fCF8G/HShc9IXa2RRrfwCEeaMJiyow7R/wG6DWWth+45QB3F5Gi4xBHcah
blBobceluQpvlx5X41uUOwgXz4EU1hvI8ZBzVggRct5KJYz8ibYy7Keubosw+PGhifdxJMF4yJy4
4SrqIXYawD+k3hzarbTfxwAhqCsbfgwIspLv5NwqzMSifr+iMWeaqTUWZqr9EOhxQl4wn9xEKyNe
GcuPKLbj7xBjYmmcO3V/4yYcwhNifhkfRrJjX6QIYIaJH+EHn+IpTGvmjswdsG5sEDU2Zybucqu7
WqyYEs6ZydkpaOZof2KnmhJD5UNQa6+zJmEKayqfoYKxShWVm2rtpFNplFs+rbi0fCwtqxNiiIVX
upqXl9nuEXt6zYQT77ICV/D5Uq414UvMdp6fE0xM4ROnjIopecNaipgwpt98nLLIsbkOMt9HI/1P
mmFiAywzpFJ7nRyd1fdR2M0iCb8deCXqg/Mb1wQz0pe2JpB4Ko2IFNGhC+xVSvcWLa3YaTyLf/Y1
5QIyeHfq6B6iF2t169jY2Kpm65waA27jL1UYHqSjJMJ13qUjwnZ2GmzFobtdBgACIRwmwovO0DNI
znSdPp5fVr/5+RA+PlbXW4JwhBDw8h6kyv18o3l15YTk9aJ1CLtqVHXQjImXVl4cwS7AOVByjsTH
2V2s5Rt78XERT2zt1AB8X26PV6SRanPa1zEZTRzL3Z9aIGIQOza2GGKoCSXsTX2j1WtIyTKH9S2B
E/8Ll8Pbj3Eu8wpHzkKSqrLhcXewOzHUcJBGxM3xO/I80TjMq05CM00ZsG1A3KgFYcib2lAl6g9T
ejnxbx79ao/cuKUXbTtDqXa9ojDjAktI6Ykfw9JE+rnFtm/skRYpuss94xa1iEm22RagZGgRSnHI
bomycSlPR9RovCQxuuMERgCqKK/YFrttK3XlW/BiashxWrnDqlbkUfP6QPlzi5gXUvM1qtzgUlLx
0QqR5KdN9DqCDBfWK2ZhMw6ZyNlN7ViQRu+EvK0dRpskS8Qc5PNOR86TyMfVQ3eufaH4VMEZ0qY6
aEFUKuuNb7qFbxajTY6cpGtUK3p4PA0Gq2DVrRCId1NAvHvu1R2rVR1ZZvbyYPC3LHa43ocScWud
C9IgGXvCj4/xQZSjZYlfVbaatQ97tie7qTxJQMqedSWH8XD7lVn/QYQ5nCbbeLeyfA3Vf2K1wlUb
4PYqP4cQ+J8AoD7qEA7PNnqpGVh45y8kBpKTGWK8FgHF1jy9cubJ3f8DcJdHt41xdO1+Gt0k4fJf
13ZCnwMhOhfvluPg3ntgthK6FJK3aASGrJnKcKhBdqiaWqjDS3Tk3ZoxQ9mX2YOqSAj1ARov5j+C
CanlAOlXJT6CTNdQ0oUIwmpz0j3u3mJ4wVcsKGa2Y8Kp+9MeghuLyZ0UhaUl6FhvbF+Qi+zHupPV
4NwI2E+J9HhWRXdODKLyU3EcZH8RN18Ooelc2p8mJ5EkfnkmO6FLtoxqUBArku2irrZFPIqPDgvR
01UqY2PRDNV4PdzBBKG64U6gjCNooNEsZ9RLMzExVvscl9VQgg6VuyXBLkc0B0yE/9ZYFWGEBwSU
TC+NxUOIC53ubqz2OIvGzyiFESVuVUXZEJtjwQvJe0PDggX/9EShzFAJjCCjQmKH1tgb+VB341jy
mh+b4/UIYBKJjX5+XkaVTCqoLFMu2fZeudgUKcy4mfIfcW28zKkSB0u/3p+kQ3w4RcCcTag6USNT
HOLz7aVA4FE72jAHLapX2eSdfG1bmUEXZg40ALL2oqerntyoREPWAOyu31ijrgzET8tn1KyiphHg
1IgASHN2lJcvKFQemWEzdPbTJacRGqf+BadzbRI7GvbGlr0vPV09F1242GkNmslq4ME25qRwx4dS
WdWUh/ac99zeg3LBedhTxo4UAkD90v8+r5rT/KPwJUN6iBO2H5ouhsaqFbRqnfCDNJgrCPpvKB5S
O3o7VDwYxB7DL0Fo7nwIzZgMNJQAbln7shhO3R5WdSYKvG3DrR0ofErT/XARuQXPteLaTUeMSdMO
8wzohLYEKylrZ4+3RLB0zdxq7lamGPCeE0acNlIMmno+rs7LSshJDxAwO5eNmVFpKlO/tc1DfVHK
d3ERSQzntEas7OS9ERsQzMx4sfKppTNo8lCZLCjnNsroZDNCKpyW5n5RzzmdCH6H7k2HqEM2G46l
Cop2KqXpYjIubDWcGgegUR2gezhnLfmlJmneNkaq8DFFrwvcdNjHKSKa8t3QnMBoEj0KGweOh4TI
cwe2Lxr1Dt0WtJUAJQEdTVh88GOH3Nt/Fl32x3k2xSo4K1r2zkCmUJPN83PBeOom6/4DhNuVJD7P
Sj+3v1euGcXVTdpQmHQUdSN5KfL5laxC23wOryOXfJ82QMCefBoufq4PyrEK7s7KSvkzfpnZgd0T
xCKesX77JYSlae3/ibhEHC5+VKwynR37HjJbdl9y2UteK7IQRcBpRHF/mVe37AYmbpIjgPMh6FLV
vZ7D6oT5PPz3/2JDwvOj65fcuNHwqqFzhYGsDfP0p0Lx7NaAgeYysXth07eWJmEwfhwqEwa++gq9
LVdaIIH0/wAhLTur6qCeCMRyvkwTzPWrhfQZVbq8j9ZZkrRaYHdB5SGYY2a3AihEcrSJeYaJdgX3
BeRyop3nZsIbhPBouP0BmbYts3em5lzccpjTXiZ0mmVbH27NQbNRg8uCe+m5OgpZgQS1l2qKCACk
KXNKmypU4QB0ypyvAs+On1Knt/foVgcNFAvUKcwvDVVKyWL7lqVvYF4sjUGtYtDoeQW2ecdnlYJT
rmmz/CABOsV8xbCwQQsUCc5DWX8H9gDY7tJCA257LEOrH3RnK4ksGyAiTHtnxgZdTHSGCPAaTE81
wRr8E91Y7zB+RXCFaYZaVjKpzvuwvtfqG/qLQDnDXKJBlF7ocpApIjU2uWiOI8kqLxFR+BW0YF2U
WJCmQ417z7Nt1AgIQUiyIaFnT8TsKeKzKK7wBz59Rdu5iOfKdpQsNU4x0VKrIf9NAhM=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42368)
`pragma protect data_block
ALiplnCoK2EawX/gD+hRysGpyPv8P3DtgYehmkNS84WcM4khLBPC+tPWkC2RPQ5l3FReUdn/LnqN
T1PP04KPAF8OqGiG4uyNikXMJL4N29hZ/gkDkoQQrl1Tz/kTEOcZ8zM7KOVEQIdBX68f4H2WTpoZ
JTL/GNFMhDnQTmGCUXFwLsKpPKg4ACisxRXBoHaHhscrP2F0u6pEoxBvHzqs6sKur1pueAubwYOd
fn1bfK1LfFc2HQa9Jo+yiNWRTtQCDX+XOY9m39oFXhSqVyys5CfA/BCs7PFn+OME2ToDJCFAWXt0
OGZ3bGZOpQsm9/wr6IXHMYL37px5068lGQ73jhrY2uKFGzMJIb1cH5aAbsheyUZQmt1XQt6Nkzi7
q/a81n1LwUv5z69rJW3fylEldt3lHvnVtVqQo3u2k240qNzYISZuAwUdIFfxbkcXKez4SkcOzvoW
DTZLg6gsUDzSchsle4B073j6l4HcWKl5jt6MWYcvbnfoz6QaC4ZSIQ/MKyVXahmRlho+gLfwsbIY
uog8BKNCGCGVQbTCrCYLvunkLouPGuA+AK194ku67VeAfnfZv8DRsyQiXOlmBUmIdWUJlSXKzbFQ
1m/QzuHzy9o2E+kSBLs/G/wB9I7mIi1MipRzQ/i1QNWj+L2Ve4N82COUp/F4KObwiHGIH5MnEiOF
JlnJjCHXrTBAWlOCYNVOrdcxBO8WKedN6Ey0bNkON2s6c9ngBTWNeAD+tBJpxfVuwcdmiY+YwMnw
A+ydC5hHqFBwOIXGK1fG9VAq5OKymk/2jXwCIpD1NAha0WBDskIC99HV4gHRgRIFcFafPhYKV0SC
eNYr5OB9ivH3w5vQcf/bMxMlbuZnC6W+rM/Gf7qpWftAsBiv9D+0JUZgOm/WZK43VYvSBRSN5H41
w3AQQQcT4WKB1TdQXw6hbPKa+R3kkFHff+zdoFtrywFtTcMXeBILttUTzAbTUwQWyEZ0Y+2W2P1x
oX/xV0Mb2tAbQkviGORdoehaPdRD/dkJYWDAHU7FNARZ3Aii8kO8DojE/8khudtTC6NyEP71+9Ik
k/a5B7fOQ+pZ9cDfoQ7+bPP3AULKC8fvs4HzkQcxCMG6/3zv/hZT/WAS9weUyy3cl45WpuGMzGKj
Z+AYxabePH9o5SSQ8tTVXWpsG1fbr5gWYfc3iaCn53p+AtB9YMUGqUXjcuzsG/OMujPXaCMajZPD
tkPHkwvMfx6UzSMZy+VEIGkmBQLVBVY2BW9LMLlfx+VQ/wMYnhmks1i7v1WNBsaEYxdzLQbUIznk
ikzUY0eQBanOebDbyOMkaRvVZBSuaHW+p1P932l0n6dS5jUU3t47WgDbZ4kCvYw92v9H00buCVju
qsbq7yqGKgn4AOJ2jaDTnhQzF3iDgdu/XY5oBUfjho/wnLpwugukjuK2/HxYrG231ikdnzYsQ8wX
eZwWTlgKHDnpFQ7OnDpdwMh1BGdqfTLXkypKkSnixeKDStVFB4q82WAHqDwn3yjRdx2xONyeH8IP
Yqn0ZudUcOJ6g59cFlrtZ6qfYt+nAeTYUmomcBHrHeiqT849KzERpkuXx2Mok44dwpmj/lqZyEqo
oOgjvVW8mxJxx0Nxk9kWMmAEXVzb3B4yioCadNZRVngGkjliD18QzfCRSJ9fD6GVfJotnU0LRQhV
jZk/8GgUKAYJkwhJxbNW4Xbz2Szwct8c+SsCgss01DbQjaWocz1D2PDdYoT7xQXtNXkYGV5QNJW2
y4ygD3ZD9zjB7FB4nAMtm0Zo/TNVa5fPQIEdGve2slw4l/2gI5H795PhMLOmoPMI3D0JmiVjCudB
bkiMYjPkNu3LBfmJWNhHzb22BVTVOHi0L60sCHcraRCuUEoKWND/EE/mswEQb/eidQ6VUM9kk500
kNZb/4zME6kMH4mBPbzJx8TEf/bKemMiLoxBtTTbu6/Fx2aBJ5nZNutYdvYmYsY6yhtFxYEjZyeL
1u2OERabB7bAX8mrgF5sAHbtRSCG+VvyzNJ7SKQRWU/Z7XhaTqIGUGMuMemPsnIWprjh6UW4KLBC
Eq1ZWzhyTZivW3Esnn8QNUD0Wq/l05vLu0ZPno5E6DXNUkAf9F02bZHRS427eJj6R1GKWN8yZJhw
2T2cxv8fAvUhJt1637eCE9C3v/RWCP6MwtsdnA/V9jQQZYoWJJxxc9i+NVugCNG/pGNpLfLP7sP3
swEsb+KTE+Ka5gPdRqH1KCxyMB87IAB6cdKB0tqMAfTjHl1Nrj/2TVxrd5Qh/dpQez6BsRbv9wdc
9u6pB18wIrkgHkp1/1sE0LwNLXuWJYbkshjkFekuX0adTTnTHTJ4ewN78GvDGuVd8ia6BJ5diFOT
+mKPFy/4LpoCY27H+ZWna6nIeMLSpSyf8OLrQzeiLQuwLEoyQUH0m1+noCNY8EIr53Zo1OKHIU07
HpywbuX2q77BrkAZfKdHvz/3VndBAzLordeeAJGyzTpwEC1VVAv7WgPVR1psIk96LmwXQ+4m3cOW
NuRVierCVHETRIYpBm/JQ3fsQiJFhWJc8Bzn+8hDt2yRZUW4TPsYQrRsdxR5ofsczVpN3IDPrNXF
hH9OAYzccQGn8cRfKt+vAUVJZjrnhg1rnURliYkmZMo5lFk9+QU/tMTsrdujH1nB8qkbgyc4Vf9p
DJtkn2zdMnnXIKfq8sMtwoZLoHwxi+g6P9zuiWa3F0ENyyxSeEJoBgOUMPMLDaOBkELiSUvXBRw0
B8f9KJXzKrS4wdCBX6Zoea2xCEeKW5HHnmoy2O6gW5k2TJvKWhWExRrWcauT4wNwc4AWX0bNJ6DC
fZ8d0f/wXMpO0jkbJzWgUpixhQya1FyfY8bTEpmyLMAZ5EM9AjUW4nMets36tPChJK23m/iHuJ4a
4FguFeElLqI5MaaOpLzzzZEiV126BuCm2SLLQRWJJa08XkHOZKwAK+RSDFCXf0LdLgLIOgdst8WB
4Rt44nAekbjwJ/V7QsH/DgVSxX6/VWMqf/+MnvN6VKg0Ngt6jiZJ4NORkpF8NohiuofbxFXelu/u
BUj0FfgBnSEO8MKWd4A54e7jd6doERe0YcR6zJhfAUhK+9Pp3nTieXbA1gaB6jRsOCHrUEMgQdjB
fKra79J3Loh3vfHKoV54AXb/0UXw8CR5GGIzBbFl5EElR2QejTWfJIrK7sf79Tiw9QvLhW/dNkAT
cCcjZ92AFHdJUIVw2QRZcJ6FS1Xo5tYhAR6+YlJnonu4X3kw6j+U0ku2mD01kqfuGKpWXCbijS1K
RnakKxbI7JBevuPiuhpmC220T6J7udJK6ttl9OWaSWkBUIu+mVa0PSYKdlhpkkhR+4Cpwqvzmq8j
UmJoE4RV1ehx9+WqnVr5L2+/ZXdLLLGgc2SuuWBPgptKDwbhglLkssRstq/B69OjOW5dH2fDeI3M
e4mbwGz/E/UCOUrs1fxwwVkmjRaXNHaPwO0Jtoq9atab5KTT+UHIKnQP8yMkQGTVkOnIBKQziMVg
Dht+jWw75eno2mJcNW0enQ2RLQncRdOdxkKhG1wo1Zbx2bOfkWVig44Qpx1dQ91cZTGON+DgdvfF
TYAdxzJsf1PptoqNRIwKtS8M9ty8L7c7HLzDOVbpMe0iZMQYCQw6aahLFIMV/d5q7oEe6mrLIlzx
5bzAgcJo6ZEgEocbZ1gp4Me2f/YyOQATV1JrH/6bgeZeUq710ylFQNeaf+rK54/f2rhBt+SL5rOk
RI4rmG+D7IOLD2jjW6pNdath3ef63867GoBW2q7RF0UQAJdibcej3v7VAceG8Ux7WWoL49FAncur
BV3Yp9nkBvmSYPlse6Qze2DX8I/qwMxQq1Kl6VF9HciuAr38gvYsIMFt+G732+YNlg78SjaZY/R/
QXeBacctgzKwozdtYkOUD9K7pDw4buSnbpbLVPhhlWtI+HEWRXtZmfK9jcypCZNfKnq+2f7Htm0z
G8gIcXsjv+2Xd02gTem7JAvXr3aLuMNfh6F7irmTom06ql3qV01AqzlKkhjF4XmXO5PGtxkd/2s9
zhaMh0057qtW4Z7eE8GUVe/ETbrzMYrLcrqvrT4AQg67otmfxY0y6WCsQ3koSfpj+ckUIs4z/9+t
bT1d0yT3O08HV4pMOnsi816z/YKhUzm18GvYS463CbEv09P+P8czuEzSfoXI1DAx+Dbq7lxFax5f
NYZZF+Y07Z2LvhYCUSLUR5AHUzgjcinti+VZzpYrJNqoQwW5Au4PtVoyk8+cXq1N4HIkblmOnzNg
EIhy8ouXkFjWAJgDw7nNrPLjO2MSaq/tcnULI0DYByudAX8iwmjC1wHUH0HuoY9rUyA4DIMQyBVu
uqUCseaBjGjhFEJ2hFLyWtWhyuskmBSKmA+HhXPWQwg7nPN15h+Nh4ZIEtfk5e6QaQC+dQmXXGZF
IOm7DueBtBJybEGVXYHHOv8kfuyUWNBp39goyzLGLJ+nirPLR5LAasHIlD8LBUlu3DYxsOENU2Uu
62PEPMmJQv+UWQA3mQgxwXYeqZqNKuwpw+X9gkQWRv4JzDqcmHAL60VGgdz0kDcNSeep7CQkvu64
2NykAb27aHp61RA2B5xlSAxCmbX52gJDTbwL6osoMmoukoQZD2vD9+ePtqxnp09ZXHtpMr4rn23x
t0l/ZwdSI631taCTce4KX4GpKVPtYBOPKTOvA8/IRJ5fnB+VIbhPJQAg14ThbzfEILkHdxAbcF3J
dznC+m34neNtbn1R18moxoFGtCdq5Ew2h8vWKlvVKP8ftARGubO2rOfV2JHApikb+UKwP6sNlKoV
XtydJFpIhRP4Y2brecuBxW3rTIGaaK08Bv4TBg+pxBIhWUt7pm4QIxD8+DrgOQ+BRSJLjwbtf/8L
no8XJL1Iv5EUoUDXEfS61JQqrJyHrfrig//PE/SMkH7YhSUlbQnk0q8r13WioBsTJpgpl8/v2Xhe
ai2O4XhL6MFnLftKanYscA7bjOrtzktmhGRFNX1Z4ZTk2GWJG4Hm9iyXxYH4P4RaRARPElB79dvh
/CmngwPMZKrXPdUMsK7hnyVLoftsDJBNC/+645/TFpmB7jnbJYIyOg/mvqTFkbZGddvsQ/gsMqJ3
TuxBJmCuOeskE1CTLOHiGXLY/LpSQnlF4MFJq15DqBUi8UprGPEzR1t0GnPydkZCD+UDMo43QZ9P
nn12Al0tG2+OPyuQb+/rWgxkSyoE+otrla9ICM9FtYk5Ej2k4gmw8dWm3WjCVK0vEsqeDOI0m//M
1fOi+TkPFRTJTVYO4ViB1ST8pHz0SYF666/YO300d3dmXN6e7paR0JXT7jSk5OBS+GpPoxqCcuA7
pmidL/BZXz4turGnj7AVPKv/JSR0RRzwQrjCaCtxqCUBoGHSoDtW33RAbivy1UcvBhELFw5oDtmj
YjzrlZNbGXi7baPcTR4LpmTJp0h6tlilRlT0VyBEitwCLpuIxcoLDPPR8fQsPbHbhp/jOHCLCHpd
E08wCgnywsFPvDiP+UPMrH1ADCKMQEdjQME5Jkv5CxkTMLp8R416YhRV6xNr8E01RH5jz9P7CwrF
OfjdIvfZkea0/lFLjP76QcYXlTLZUDgDzm/fLtPIImdh5efpsXW3FewU3vRCaTfLxLlDUEwsacds
6nLv3/CjYffrAWqZCgA71r2w7quSr3xkeyttz1HDrnlkPw4YxV6U2OPPPh9qsGgtAyavmiR+JIAQ
ny3IYtKQWWbOhOibkUD4P/Lfv2AsL4Fq5GADt/k393Yp5qzUKkHi6CMIGhkpv5kVTy8l6SkkwpBf
2BtQD16y1J/go95syEIpmVa6YiOIIijtmQ9vbp6vlFuQH89rnhAgMgqF5JZQu/dPGg3Yg7OfhHNP
M6iYeDh5r12vvQFUGqBZoAgD6UGVKUWEHhLGAJnpBmR1XlDpclHOehCBAGaTY5EBdC9CifG0NZIg
BNK7JhdEcIOzrld5XyZ65g/RLyHwo6mDxLzp6rA+IapgQoU1VERARR3TEQ4Fwd/MyTCRJL+j8QA8
p2R0/s30HUZTjqJNctU+D1GzYucoQ6fGSLhHbZfp42IvsxmY/F33pWIiEu1cFyL3bcR0Hqix3Hiw
v6WS2mD94A9tegRUCZRBNNUnkQPEXKHHQBdgkfDvC0C/8ze3jIJl6mt9pVOSEQMPfGwq6FIAUHvG
Bk3YcMHp6nZjQyIVm7MuGeSdkwJ5XVXD+WGo9avJZHQKCugh8qDWm3EqHMmWIx/ItQRXO1WtQNb8
QnOwjKpJVlY7ZbkC7QnUZG7dnYjMWtgU0zBsESP9v+vy4JVdctJRt75U23taQsv+Q5r+2gpFykRG
tpccrIKwIYD/fvQcaZHt+BMyLW3NDBHCEM2L2aZhPYTy/nvEOF9YhvC2/tpyRH1ta31kx6WuW6Bk
9wtdTlA39+TcMeTPsAC5jJbVEu7su3B1kIrSsSgcnJB2PWTlTpTPIs0LTeMkuwdecu6pfikUxp3F
khvT0eqxhp0Pc0e9U3iLc4jTDdOWyOChw7ooVtf17bD3z5ddv2KEdNMu3eSxNWvPFB9fGiU6JlMn
52U/kz8rtwAYBwRel6V6o/b5vRMhfGD1AlSpV4uPTlGEJNLyIdyPiH3NwY3/9wN+kH5TBJle082s
+kH+/zljr0T6xmBuDkGsyifHZxp85aY37oJnGKu11eirmDBpjk5TPfb3VuiBDXyGwG3T6ZyGKobR
mjh0csGtBnvBzH5wsOfYljaWqPC8/PDFwU9IIYlQszqQkGhzfCZ0WizGaIo2c/KefplAVfgo1fNe
OQmucn46DuIZkD4Y5YXEqONBtAZR85k+yVWNwb/zZGsRQrvHeBDxOWXRAwkgYp5GK4yqW26Vv4yg
ADtejvletfKGh6i54Fuz2cPRnqPCPFDsmQnWf4PdAVv5SICBYH3iP5QqZ779frBJh3A49cnKSM3a
uBqHB1XoOMEpL2YXxpwgDp5YRNuu5ltlhrnQHGG/6coTtQYJmh0fWsm8LawTPq35xITuNwdRAInS
2iulAhv+qbkAhdSYBWkXGwfSnbW+/uKTs/0ZrfNeIOxeDCkQjrEN1BgmRs3VqDlzgnQkZiYgMySJ
8hdcdWEAH8bLIEgwGMchjSnVk5XjDn6seGcnjRCOFuTtUjRHSJJICFuisXjnTG8erlKEj9v4844Z
wg4/2z1nzc9Qnx2hVu/kR2UDqc8Rrddp6DSJxIHx0noILLox4W3TiTl6c2EjQcsleCwpJyiyCUk8
G3dofKkzaZujs5TCXAtyFuQSu/D6YQa5B9UQ55b8R9+2cPngwnJhJ1S70Vt4DK2Mafogc9uvQxF2
7J7SN1IEk8/4UedY0d12YOQ0VRkRjhA9PxA9CYItb5SqqxMQzBdX3BW4hycKoex20Z/GD+8K50Li
nxiVBa4EBuoSbZYaSrkvJ2Fp0R2Zv4E8c1V/SHVeHiat75cAFZpqKO5KzhwiehgsM9CKj4UjgFts
odPrHwCnFM1FvUvUKefPQvc0bkKtgUN//P4mg5iCFk/zrzphDgqrs8qDqQHqP2fjm1Kz0PEhBBsz
SEXWJL4NzauyEM2IRNEebgCG3Gn54jyii9w0Ozc8YHWqiVOUVZ/bc7nHt95GDN2Hb4blutTzLVs8
+Dzr2y+zj03kJIkxuKuw9V6Rrsy4t1BSnQOz+U5iVuH0vq/JqGPMup4xbH/tfJtGTxSD5cVmysLD
LYXpWCDvrBQ9qe5HI3z2Iy7lHa9OBxWhGmYjc0k3YQKLw9z6PP+qc5HjAcDW0oWu+LfOtwBz8VwX
mLfb1Dp1Szfwdumi4+3P7S7qVRw+N6BJ8CmjoT7Y6UaX7Un7KtsZoaCmpDi+P3NPLko1ZQZ9ztn4
v0W/PjiKilaBjFvGTtOQ3+IvtUn4FlOWpTl4ww0fkX8QPMbPQ6V/s4fP0+hKHj13ORT0GS6TtEvr
M00UIAg6+iHB0wdxZ54zF2IwuTtnWhEHpWWh6n/RNTEG2nBSmoPou7AF6OBILOp/8mTAQryeGqnm
aPmV/OomFd7VaGCEJsHAzPzZ6UbDUInl4QdtEsAU7Q2lileTjuL/UAHmsO8stCKQcHjV+G0gAAYd
YLdaYu1V9cb5zKGpvL1lBXo7hupD4vQK25v8lhzlgphhJnxOss1yMElNrpBnZ/8mwCv0T0Nl7WuC
MgV2VPcRLc8lvB4PWA0lwdKfho2V81Q7BsSm3A7rjS5KGvBUb9F/TFqc1DtkdKiXzxOO4MDSHZ3r
aKSk2dSS3340jcL8WOG20PG3zE10E3XVTOvwUdQgz9aK+v6os19JX9Z+4H+yc8GcTsshQGweybW2
LB3Rmn4GRxbaJK9oCIIn8S2uaooOSFBnj24Vtq4DwagzwTbsHSK2u+lpQ8BURNCunTFs4XPRcghW
rXv3/34ucxNzNpV9ADPg1gNbyKb+RTUBz/0/M+ea4ZXljVYO4ABbOBj1SUVrGp+afLODfmv3pIF/
/x0qaDigsEdHOaUO+BclRcQnVUZPUxNPiKsmfRnVwOC3iLrRa6nswSjQ6iQ68znmY/QVlsREdxsj
fUz/60GsBkeWoaNL2cXXhCpGc98cDF0kiHmF97HjEOd5F5y52tVwDceVOVcCPYNxEzT3tE8hWLzw
mSlsFBycFjkF7yheoJ0T/o5WyKfaHSUCZF50sxN4vvzSxRL/GhCRsYbPz2fAoor9OwrvI4QOv0F+
dtcwcZJZz2ZeutqVQ1gg40MDGPL01DForcMPhZFP+VIahrmYauL6QLyJzCKFo2jtb2PUkLu5PZaB
qCPMv9PNVPVq2c733cqLjsCEa4QokInCu/07ATM5pHXMpIYc1bD2yVBLlrKB19AMqW1fmwkJIYKH
wuw8BhaZszrbkyHLRxX3uPJvui/bwrrr62ZPfUhCjcsQNzOkTIX7eIaovIfjDJFfCT7Qnt4ERysa
3qJfU843XjH6+2D3F+u9jK6vvihWU7r08Enp2URpuMWiX6k/9Mf7IRHGz1+sDTqcBA5W/n+xGQqH
sKyDcUrw34OiXXiDF6CjYGfy8m0fbtFegEXgVIrJo8BmnfYr/HojKC1UtZyb7Jyg3PAe1lVVyWwg
0wEwiY/hNyOT4aUI5MNK6PrNdiiu+4TgVki9vabOEA2mKLJouSPHeYeV5N+9QdsdqLpXbsaImmgT
Rcti3JkqubLEa74mI6/g+ToIwDqcGGEB24RrpGiqgIBlVcpYXP4zj9H6iSThZqUKnNGVT4bUL3SD
uoaB5u5C+qxC8RNeJbegTu/hg46GkhNqaZzJEUI4GLvqEc/OIULu8oIWje1EH/X3ARmAdlr044x8
/VtbMQI6VMuR95wFL1MYkIHJXKvuJKMywzVJXEiW5ABLXko+DT5vaGh8KL3bDo54c9oFMwAZun9V
1yMIK3CScZcOOPcoX8Dytu9M8CWX6A3JIB5/2A9HKOQsw9qFddT59ezgdnLTsF5lSkowlXP/9F75
cc6Oa444kn5PP9jXVx6Aq7ofdRjI4IlQvWDgvVb9Ymy52eqljgoMO/RZbxwSNI41ebFRByRmOKqo
8ibmpbV8pOkMrzoghZkxHWc+/G48QcBWeHkkWv+ilSjLXPU7AdsLoQGQbAlQzExXK9Yh321ZVC8y
RsOKhNmCrgmc+CpgjyH+i7BRp9xXqPeMvoACxcklsN9yEml0XPyIY1QBMWzQAFRIr1GvCoTtR7oE
l1zWyHxju5KBC90xbcndELLX7/HGbRcSMvL+qYo7yIeMvP4ZicKiMzOfZO1hhde3dfHWMxln4hSF
rI+nYGH8Q9ZbDnEXz03KQuziV4ktXygk+bwXX49A3TSCpV9hRmfXwH8Ws3bg4SQd/ouluF2X3guw
Blem0gcXht5tWHALH7hg523rMUl6fiqEE2pumZhs6zjL+20PPuLVG7RArVu2QAyN5VJ7yvYqdLPv
X4zLIXg4ApjIyl2DecIFXojWRVKTRHIkmkCL8dhRuo943PmW0o90DT+Zj87wjPHnUZZY5Hgrrl34
QxfZr6jMd22Tf4JdqcKVaS6ezGQPMMN8ggt8BZDTbftfeOjeXXEIhulMV5G+NjQUSEt1++xDfZcU
9PFypnFFcZZLdbgHqY8vt80eF1STyOPKfyH9fj+VCzvjMeQeVxghAdx0PDvpZWndkUPscJRA0mWb
79CLzXy8VMu/I3GK8LYpEzMUyBijv0TulN7ZKBHwDz0IhkdOGc4bB1UESus7FB7Kj0UHGcVqT/bM
s5CwkbCMjPByPpEq6Ra20i/Fbe1iW6hp/GhDgYlAjYmeLIwc31v/MPhGpCnnoZdkOXRQeoM4qbG2
N85Ozo8yTpnGDfYroOGiSRSkQWGNuhyOG34YezmKMf5i9xN7kdywRFMpODAqRfcnEm8KaYw2bq7D
MKgoS0vQ+rRltsKPCLVjbvEDYQ8KDjQHXeUE1GWxdqMpMAN38TtYGP2vT3xZ/w4uKiqSyJN8rz+a
J7hxYgRP2XllqvqlJQcWDDJL4WGkRP/UIupd5tLXsaW8QiFZArUYZRBtpfbk3VqRQQGBkn1MZcP2
h6+ldCDGlMMTxgcDafMPDeHXWz3BfneqlVr7mK4nReD/Ydq9dFBpZYCowIGXtldS1QSwEdj3ITm4
CDNZeLHwu2y2J+rOWsnijWyskX5UTHevQsJ6F9aARRYxEVPvSmUWSQ8Q/FIyymC/8P7vxc7cjzjW
UGmuM5yKeEZXm3SLOwCo8FhxFf8VAW69d7LMPlkUyevNSG2M/owWrQM8az0QRlZQybHqxmDnn4dM
VkS6ub7h6eJeC5rr41da8ipxxiLZ/BB/re8bXbCiKPylqCyB1uqDMjmH7kkJ/5MJb12ky36GeQpa
A4cfeCY2pK+hWPrTc9yzJYP49VBiJzU3HMsCEUgRJ+95Ec2AVzBjQmtrq4fT9VTj1L04uzmTcMF0
dRDL/EDg4rf+YOCwdR+f2fjOGuGd2XZri4p9c6C58+LUtAjsDVVV3opWus/yY22rtXTKUd6nAwRQ
TaBjRZREQiVIRLQNcNthmYpbSZ1Emv/3rrfSIn2PeMSZYaej/IMAOTI8gyhltOqoTWkWvEjgBwnK
wzIXVpN/q1+mJTCoUjN7oXXActjPV6rgP7bMGUWctgapVBEac/VSqW5odYRKP3R3M05YfLMHuL04
wWrLCAi5rZyE6Cmck3jkdQajn3WstRsneW3Ff7UAREIhzlWz7AzIB+adfaaMOpVfzU7F2dgzc9K2
Rb4RdREf4tRJrf+xa1DrfPT4d0TCKXSW7tiGd/suuD9Shi+T5wdfwkCDku4dpvNlydpvMzmPM1X6
b/1iYkZbxDnIu+jUabYtgzj6k7FYP2asS9tnul30Z2ISLp/x6lwW7QHqAg8LriLO1QwrHL1PfuXW
JO6srLcW1TPLptWy5X+r/JX7+hxCR6P1ab3uZpvFI2MtUARskciAXA/8UkDTUrVNwNIp9ZD1QFaH
Lhrk7H2ZC6dindi7YXsyrY4GRkQTrSf01kgp4CvkWZnZnT+BmYgHyfdqq4Dq2BezpoL7S3U36E5r
knQAfHlSMR8/gbmBV4HcC0qqrq6YWC1qD2wnCGMPRZFDggxKTe7ecitBiSn09ztLb80d8zLfbA+Z
2+kv9rzBD9kNSHS/wGXLvIFqq3cagFdzOy2+EjssWiyCkS2cIiSYmpR2Ek01NgvgY+2+3S8NWdfy
47A5hfaonehtVaduC/iz0W/UPYi62j5I2aZibrs7431bKUxkXOjVixNl//hUM+MDkEzfxKLSZCqu
TUz67IU4sG3D1Em9Wb5AsjLyXuyINsHEVoTuq/zlhx76LZOUEmwp4JIAWcG7dvkOowqK7Kg0dyke
j+0HOZyo2H7krS6bMVZ8FxWCO07iIXv6w+N4ZTl1j/aM31MsG0wShVu+N92aaG6E9urF1AmCSckO
AU5/FuagXrdz7gkXZ2gdLa+PZ1PeMRwz9xGUJn5RIQTpvsqqwpufMLWAWlGvdsA1p+kZRvGRnPEd
9li4nZ79gMW1YouV8UzU8k4xzGZ33U+/KIeL+8C18cCBcfoyhIdBOm62UxlSFHGJFPRre1BEdSmb
nclhP+7v8BhkVohQR+2DeKST0lSigkTDcXZsY8wN/udN8IfEN2WpycMDzPYMHx6CCqwIyGRzcUgq
KDaA028L5yLBQRbvc/pHNSl7mt/Aze4/DE2cUkuRswgk8YVEjhlaxOrZxyuZgHgroOQIwBoJswib
dE71lIJFE4ppCDyGPcmNigqmnLcF+zQ6+4cl3gycZFvxnO5VMwk4B+8tKf/a3bgKed3isepg6pSI
/JsHn0mi4ZLWSJtTSzRSi2Y9R1Fu3Tta3Tjljpug2M4jw3h6uZ+q5hteQYODdzVvSw/RMaxZRWbk
QWNfb4yDIyF8dc9W5ROt4Snt95Wt4/B6rmnbgxh76H0K10iV6xPmW/n6GlpmmTKGClR5sNXSaTw/
WMMxVql8lxBcZoxJcEC3kNVsBSPfRlWUHVyjjvJIbN1/FfgbwEY8X4nI+rs9/pjNASzvGWOrTqYe
U4MqnNEQY1a8Mop8gmC2vZXvEeEfgqLA8vGwhtgoekeJ43mVLjsZ2q5439cFGo8fdu4Rl+O5yGeL
Ss996wIK70YHcHFjlQ5YciR97U1UzYz7Mq0Grcotf29pYNH8zz1p/RdB5ihOp5B+mq8lKLkg57Pp
lnQ32C49+m6sypgymgXDkYCgzIKdqgkLSnbwYgvGhIlYJUA7R2QWi+gkFIWEKLgSQMQqr5hJ7t4M
mic5Vqyocdo/rRiTnpRA+K6rWecSGL5TQJeHWwns3xJF8qbvKzG4AXOFgF6bOHNC1dcHBg+QIHHC
BVV1uE4wEErJscZ/G4sHt+0dnqeLBsFfGIQGfGDKab94yeaBLLGQ4LCVM41slxpJSuAkaSCTnLSi
nElkVVeAuSfv6/+UaCSWsiqBdUhWXf6uQ3tRMdUL25fdgdaK1kRGpKcARLmmUeSyR4p++9aMOZy4
akqpQdlaNMEIfPStvKAoR3eZZ25GNtEThADxiPCw7NqL5xJK5SeFQpRt4ORrAJruKlMa1ONZI0IG
7gGNEXqcpsjVpMi+XPbO88KF2eFwaTaHT4aInTToH7L1iUBrQJWXUQNuQ1Ff2jhr4qnxl67jyNHv
fBpgSpPShZzWD1/Fb+g6bOgQIj1l0wGZtM67DDIfe2RBASfLKbl3ANB79OI9KVyvI096sdC2leBV
KTHudKm+hjOElfTeu0kIrH1UmHX/A+Ef7Kg6XbtiQ1mHr59sPWxyFqwpVBGDplWkdbAUeItGFlAN
Xy64eTU8NT3ady6fcm6Eihu6aGkWfxQC1wjeTOw4PVktQFKletnWRGZKt7lttexcuwTDORGJq1pj
hI/+1iGUboEhAs+Jk8TymVyHG5V3kLXc3XtuFN/6DsFwcayKfIZ2ZUKGsLK6ENGEDLqvoibsyJnI
bIjuwp857QTxIOyQCj1XpP1XhdTAezywgasQT9AMmBGEdqWsHSemmBe7g2uHjDMU9FEDNcERRkhr
ZQ/9Og9YvfYfrOaBbpukM6gR1vJ/fr9esndwGm/GGRbS1tmqw6HGTOhLXG8HLvn6JzNRJkWMikqa
IHqgArK9P6nKk+iywGgIqHIzfZld8CVqbjLZQ1NkdA17LYjfAJZ1f2jXOxRY6hAXzAw6HoeJENgA
YxvWOgieewSKw6IpkaQwCCVHe7qBpLBqx/U4kOtFu1b3VUg58YSZJs+j1//FnSX5xKzQB3wvlO9d
XKNyzmJu2iFcV6w+7o0tL96VTw5+sBLOM8zJLw80cZ0BZeFic2HvaFDeoWm/R4T9aX456V0VHci3
+g+RBp23Tj6pM6CRpT2TkdmMe9B36AHWF0PkCl7RB3irQltJAcqfyf2fD50Uhr5S+k6uMWCZcMa8
92zQBXTuvRFMlyST2QDzmj2prKExRXYt3iedBzUZlEP5rPhHGpZ5whd+Ob1u5c2Xg6Q8Nv1i4w/e
WxCvp7pqebtoPHqb44tKrBqwldJYmE7tPjht6oBYdzggKU12R0s7uh2f07xRhkNiIiORpcwygo3r
6uQarC21hl8ITyJhqLrn7l9/EDEC3xYIfRqzkKsseqsr2UnyuQ17Dc7uWHYCGXdm/QL8gvG1yPXa
gzoXEJN9FVltJ+8T+2xDd0rjesH/F9dUVm8l1O+g5LdVSKJBsoL+zj50fle2U0JPYYki+DoQ9EPB
im8hbsfMcliMMilT9WGq/nISo1MvHFjeBaQdgWr7blNSTqyHJXlp/fdKmZuTruV6ol2ldAK7GBYs
zXYECGXnu8VdFL64PHBiGX211wLpmJjKbvUV3cFRU+oAB1hO1b/cVOlArd9+z8PPlN9Lbb5+/wY9
TwxdLEM4HPrWhQ+eRsN9042A3OkYLsuLP90pyl0FEULApm0UpRhy6u3oxTj0aUjrP5Nqq7tER+To
9UVp9qqk1WqbszWwh3NSEn/BM9IC6DpPf/7RnM8mBKLVxQAbXcLVnvoVqTNsOZhbm1cxGaAlz3lE
sSvGXvx9oLmedEN84yKt+z4DuuV2mKmtrXzd/g+8H49qWpcd6UGAiNQ0cXEZLW4NSSGS9WWpFyp+
rCFdnyXVzz9NpmhCzZHWYf2fF81QO3MpTBwNxln17mBYfbRBl8KPKwHjotD+TGgDsvE/+Vm4DvXr
EYe+ka6XLHJB9E9wKn1W5cIEpweghMTbq8T+jHGPi9Rp9uKvWMrey74fsX/1zsoXpgwarsD1oAvM
VIziyTeIwpVfozzzbf6am+ERuZ66eO+jM9FdfANkSVAaxZcIr0O74Qn5nOhK/CCqWL2VxE+UyH5l
mQvTpfnn6T1dC2pvZIKEVDLhSeXy4069V3O4EYQXAvkcOHD8AYl7jCzLg9OgCLdn9awPgU1RU4pQ
tjaiYaxuwG75ZOkflNAgt48nO40p5ONwwIe6yovYiEYpf6+cWkF1haZHaLFhZ26Da6T6SY47fiHL
tM9KR49bEWx43cMEKnLZ10w20I39vDV0ULDukoTO1k/SygfnQLUnAMd+bH0+g6f3PD6ANJnvGCLq
9xkEomLLWhQlBZXyjq/Q9X4AMPkutL92Wm4uXOXC1OC4zpPXFib65uE9GyzaFWpSp3iSpbmfybCV
d6ux3PKMTgzOY0Jj+N3DTNMvlJStZCtUUzuFtGcX2hJIRMRk8D3vkFYQtudYPpZRt7St8u9/zTY0
IbA+QSx/0aMdf/V6jpdBhrlNWDd1MJYH3ViWsMkPGVPGFsnHV6LjyfjGqqrmTIKhp1oe7zUTFckW
YgI3LqjeA4FbsIPNa4HFcM/oVGQNy1WzEmHD6vioencEKaeYBDJ+EVVoJA38QhXpaoX2IM3rATD2
N5dJQLc8g3EpV+R2W+4AAOw4Z1eerf8IGv36EDVZDf7sd+2sDSfEEY0SQeDcOt4dQXiU8C82lOJ2
LKL9GfjrFzQNOV3RZ4CiIXF7sceNOBP8uktbhXGjWhuYRIu39xZjWrhOrhZ2Do7YzQbIhiRvwLig
/1Yu4MlnojgGlG9OOFSPbe9FqVBvoXDZrWNfbqHg/xdPm5BNpHB1H9/FxnnXJWevyfWNf/tKcBwV
J1xuaUR37VwXNCkjBlwUgDvocoJ2uUNuTdqXbeWaGBQIDzS+iYet/eW/Tv4FiEcz9uUVrRzVgViJ
0CHpPGPIhVJkyYrJdtU3p7ERgO0cdcN7kpsROTNF2oOSo6cJYNQGSmy5i1bOgrNl6x49402g53nV
vKs4hP3Jl6G31mmqZzqctp1NY2TvQjfWeF+NsuvTtEM4I/tzSSuzbb+1naGEMd+/g8jWbjYsRkmJ
28Ke0ZmZgVIQIS9GZrixtNwZ+4CIAfwrW6DAjhIdqOaW1XIneeO+jCmOsMLiDiSaPaKGp4de/59y
nVdTgWj/Fwyr3Rpp5buknAXOQFLi3+HgsnQzD437vEBtAF26+Smyv2Ym511puLrxWVBxUlhiCHMP
YzPje6BNs0cqn+oWoCLYoZhR1r1+gtxWPvH3Gbsw83Ro9p6sj3yx0AaqVnYbGktcZhx5H8otJEk4
Hp1RR0InkCMJcQzeIFQ8x+jFnGGHkUMPifdEeN2yviVfFP/i6e2LrZ5nioGtKu4E379A1oUlfST1
EaBVfZSVvLXPQRFnbfjHLe+59oEkPFST+8LdmK3mpp4q/BncOQp1t+pbmaeFYO6VWosShmrQhgRY
X4a8osRO9t1wZXY4DD5+UOvd4eOFW1vylsyCX6dkEsp8KDvWEWvIXCqMREIXTTidQYzhpBnCw3hW
vfoPQ4IjzuiQRBGLBLvOw07dYd/Cf43+dYJB87wnDNrk4pG8muYosKVeO0UOmy9eDIixQfYg6lfs
Rnc1uvFMBPbYE2z9Vr2S9c9O5ReDc9gyMgmY/6NfRwWR0kbFZCt1w/ErxmMhwREi0h02oeMpzI45
tmdomUkEETKRaD3MtIPc3VRlmOElIhYOiFi8X22bzjm9XLJ1nZpWf353S56sSFVDym+gAWciBopD
/8E6eh5KPvHg+6fj+pf5JmUIckPgHMB47zA6WkNFJrIoOpg8VZ+L+Xct2Zl4JcPIiyJOjZn1Ncaj
seDQEUzvH/PfaG6XjRoukx2nrhv2e3koiDUgtbgNlrW4hZYof8mBwskRxYkWPiqZW8EL7OEc0ev7
rEoifMNn5Mg4ABMGuqyAXObtaxzShiefqhWtDVWCvjJhgpClOnc56bRmotHDr3t9Zde5CesE5Eqv
CNySdVA2DT0uXhxjxSenn51jvyQ6baH6A7tV/sgKiML5r6RfcCHm4qEr2uBjaN1XK1hNpOrjyzbK
gWE6aWxs+TWhoukWHiEYD3GlaULO4RkXYPCA7PiMBuQhHLdQoQr0O8KoUmp9Fq/mWV0Nr9BZsyeC
S4/IXXK4JljAiV4UYy+QcNRzD1WgVj8CN2V2FDVsKxvUBKn30jpYb4choaL/NOqX1q/hRZe7Z2Sx
Qu+ndvkQRANKQryk1P7mwI4pIGj7D5EFYDh1M5sfARFIGP1/KDytjrbWU8PuI6khSyEZaaOI1NSH
pzcOELWGIZRsLnRY6IPXvkbCthwLmK7Pd4ieghYLXMeGXmy4xNJDg1dWa6YKmbIg/wg7XJs/EYBg
05zNhrcagtxtbtxmCUcXpiaNMkA6CPYmA6bIkCXG4xT3LlN9aYos84RIfGxLuclhRfGcE6Bvf+8J
fqB44JO1Ywiaq24b9w6AEjR4tf0CIf7qmDzdqAcdTGm9SPbDeaYxJ3txGFIZaudoORQZDadmVdno
NlHvc916v+6lO5W2XnlsYUIfOcBRh5bWtUyc8c46YMbgym5qFsRDzbqoAB3kog/BRhdvPCzjXHHR
BHsjRUMlrc8iGq5EeX2qnDbvfr4wNWlTDbH2dCohd3MUPEFIXzM5sVGYGoHjOcaEHW/rqO18VYbt
B4e5B6bWyRVVJ3f+A8wxYDgC83t1fWuNbo9VNpdsUUwAn/YWk5GZi7aGwfNUNs1zksOzu3EOywBT
n2v3ob7Ap1HM2zZcOaQpQLHqDGNVLWiw8/G9dBPCPBvqMaWOmj8otEUboW6C/n+iACEyUYsQs+m8
znQ5O+ds5evlFfjqJ+Z02sLN+Sl+MwlIaJ2eSUZWOnHMbzZOgIXTUwHOHxer9/DQCK194SPMYzNo
fWGt4xWtzMQo3ngaYeXdceVc+Hw/tRDKYMmu6w/HP3C8uimdN1QUq4XZH8sF+wJqgg803TA9pash
/FN3VLojmzRtyXStnvymuieqVfesRRzWdnulimEump4YVzAHSlf0o5ig/PEVoBhb9rCNZZoDpm1k
1z6VwKZj19kpNimJhIGktSBKOAOZvKDIir8BrzK26FrFZQvXoYuT/3vHbJ96mDpPpIfayC1aqwoZ
hki2eI6RLfCtyeO0ey86yeDyP9RTPfUOntGlYUtPxt2IG5gIaPCRHy1aMqf0P97hmJh9d+xjXMWO
kGIG0HefgbbDF1Cgl2wTCGfX+yEvIPioserO1ajRIuUdqoKi6TEMrGnlBb58HhlNYa6AZFvGRA2P
BkpHyLxrMR4dByD+P3+Y8D996foCD5kh0hu9qbHHacHwAvFGOlwrqVKjXuenucWtOgpP7nI43lIo
TMgwIPiED13LEwF4YO4yu1eWLUAHpgFrBFAMJ0aswxD7Euksu7TqGF3Kr+iJ/qxVov4zAyEK/nHY
5XB1y65RiI4e1/OOP/zHDumi1NrcSslPPUFflenIiTqbcrqzPDNHJZPq9ByhuU1LZJVWdL4ZDzps
9XRU+ih8HxocO/XzrusUoHlvBNdjqqR9VbK01omXRM6KQRrHioKW1wNoLGaFZeszUSnBitDHxqLc
rSd/9RU/Ju3Lgb3izNWhGgzu2jjGa0oqhIvssvF2YiCCQl/B0YDhpjA27GFGy3oCZkxPE3eVWh2n
ms29UHU72FLhYxmRG+ALDhi5ZPe19rcUgGZ6+OCZNVA6rhp+B//LOqqzxvh3FPvI06zDDXrg3Nlt
zOXqwe8mfKkStcdOKGGW8gY63YCBJdzEWHSdBjXBLLEY1bp+3KdudNMxxgSeFQXTCi2fGvxmAn9E
j85F4VWp7J7kdzsbR350eltK5GzoeXVarLskeVnQ5a8x/OIJC3ObJssk/oOwSvREmgUm/1wNxWgl
RuA153p45WYpsMqpjoRt5/ENhOdZv8qzg1MkJaMm6YctqyKaumzj7Em4uluQet4SyD+MnmehFKqs
BD9cfstOBPX3I9vWVxF1ddkCkzdNDlexiWIs3pGP3C6agLAcNsWQbzBcs1Qv2Tg8Ug35xT9Ii2+X
EXgWwTXE3hwo08vMOSE07L757RMVvZV1rSoMWGNGUTL4dS3t+5zk0rxXNqzFnGZWQzvgL/Qr8lSW
WWx8XSqFYn6G3uJyxjPDZZr4KIE8bS4cBSSBxBDOCIhcR4ovkJSg+VQVViu+6pI8dTOf3W5iaeE4
30xj/8NlQSeDGKy4Ka4leYsiovEwB6VqxiBM9O0rJQJxiKgIROMZCFMVaOMhv9y1rbMzEZNw6g1j
HPCljIEZJpAtH5k2AGwideE0+Yw+CCla/CmWye6c+ok9k5qphY7t23ybG0fXuK87N1shKghVWMc5
rxF+gwuuIVm1t/ruRa30BIoLSkzhOFv8dIzZ3RDWeYZau7ydk9TmGHRI4UdeVklwukq/F3B0lMgr
EEEs+/+GYPLfgLRP1of7OUBNKt5KIKkMiEiPdJCCIctfMf6ykNhOjaAvxU7zSF/as75hCwwOUmGw
5+S5OFpPsIvlRFEtimILfJCepQtKmNhEfebcF2y9QpxPn3xleuiDjEh/xrvWb6QDpRuPvBdHvNf2
99/TpNchBcVLdbUFlZAnOsVF/QZdnbKL+iI+tpVtP318XGvPc7UjTGiWDVyktZf5Owd8OmW265gv
4BTbYG3iSKxT3raei+RRIyJv7qiOTDwiitMMAlY3CeNio6HbdDlqYZlsHcfHOa9fJdSVRAZe+GPK
36LEpftYJOF55cp9Ocq83V4J54XHOG0usyZ8292DJoVbvroo1TfP3Yi612WTgz2VXgnSCYPT2LDm
ITMyImBT3m4PM8f+8Hd+/nhrNIs8TY1zokkpEXdRELq5BsbvYp0DlIW0D/6vY/IDPt1t8GBzKlDE
3Ad/bljXGwr5mDrZWqDReyJp6HMUIxZjz2A+1663fKTIYcNNM7OYhMzpI87IQYNTiFYVPMJRGGxH
N3ty06NN32opAOahcYOX2FuHwWwgVf6CU2x9AYRJMmdI5UlqIxu2a5RP2B6PnRK1CcxwBB/9x83x
tM3EcqHEaE59huz4FDxNyNQTLIN8KrQKRlZR4xMtPAoubr/DtOHRtCfy7NHHqg9gcRMUw9E8yCIY
EQJRUitL2TDXyxEQVhEHlwAQBoVJL8lSlWBNDRmnF4tT0OJupKJL0Z37XWIDCMxyryWWf4v36ii0
CqMGHt6l7LACAa/oG+3yJSkIrAY5SmqY1g7J2mTgpQ6OhUwfSKqu8h5RBvDONEfMXqaQetnLvPZX
aMnaApjlTYk7VpnnP0ZyJebucdqE8zLUaYQ6ynQ17xp+G+R6HzaaJLnAkyl6Cczl0mfBsAVNFAo9
wMJgVoZyJxz1E7D4SEnrJFIAKWGlug+JDbuDbk1vlkNL0RCx4i83I6Di7d0m+Dc7YYzHmFvIeM+y
d4GtSVlIlwSWD6uAgnicj1EO4cPSyC1J4AKfQjooyPsvOkBuYAmgH4A+uXL6yPwdL0WRsQPML/kp
Dme4nInq0uKB4TLl90M6XRSFTDOvNT0pkwpn6J0YqSwsR16nuH4vcsosKSpYei8IYADtCbLVK7R1
6tUnX5xx05NFoIv7mFTvnqUfj+lNaKmjO9SP4D7O3KXdZ89gzB1PNwiOlhCEaAVWLyFL68RWcZmH
OQZ6XTJS7uJbNAXD+V3HYV8DQPaLjnXu4HdPb2KlplSOrvFRGojfqNz9JNRTNMdQfOaRkKwwXSLQ
TQHmCzdA/imz3bWqFXJ7+57ycAlcikSkU8Byp/fbfwga9IPhzr50SW65ANWoF214OKMCmzsjVfuq
L8/iRWC+O+9UwNC1bTlMBEByI75BzPCYsBtycE3OBY3Jbg7GjkAx+AxaLv/6jY12OMBucWOCynLb
ely2xXzokpVGmS5BWSFxIRarRr7lEOhOYKU+rVngmty76sYOKRIIq66F8QW2t2KhQfYT8MNhApEz
d6kVOsW71G24+AGo4JFpDa8LRnDHsgEvuvbBVR9A07lRjpOfM5EPMgFBXpbHLqWNo5C6xkDz2Gzv
Q2CEhBR7Zv7qobtY3y1vAuhfNWMfhYTXtcUD0sFMkCX/DezsRR9f/ypiK554m+q6NcxDaegFbj5H
lH3BrN29HVp6fdvyNEtFhL8JBQmgiioIFTsl/8qGR2XU0qdcM8a4VK6lhYjQ5QFZytPPCuF6Tx4m
cPep7rWmI+r7k6DDZT88Mc0B5j/cqa095Rf50Ey2+Y3ugv6uDcqZ8WHWR0VacaSpdhhWgA8Vzb/a
0+sbCRAnkyCPLbNcnEWtJjR5p3h1Pj/BvJipa0xn4z6WXtyZRu0t8QP950FVcRHiLLxP/pImLkOF
ytYAOy0qoGu9Rgf2pjx2z1nS4nwcJHDvBdxRAn3bCd+LEzSOsKHUK4LF3v/fqSFp6o3hP13dO5zP
ccitzZiYQA1oqvRRDe226MzjxhUuID9cdcMBSfPOmnDGK2yQJF7J5sTl1BCY09zf3DKfFNEanNtg
yFffgXaSp4ujY52VfquFycT8x0LqQcPJllcXFydcXN/69yIgh7Ck8ovNRzM/kDys8Wjwa/15GZNf
tZyew7EuKySjlFkZRfWyMWWBIGPVqBQCr3fmuWNxTx5xMkjbRa1VHwoFdzRBdwVorWZNm4y3WvXd
Bd4PWPETsjK9fosT+GeVHRZV53lsN8nRcDAhwc4+e3jLsR7fg//kcU/dbmXORe1nq2l+TckEp3/j
nv4MY5JJk0UKZLiKGt0j/VakM+lhnEtVT7FY0ZWsgjIF0SSxYbiHzuW/H7vh/hihv7SZQolNJPh+
VXoou96gDlAAaIeLStU9mNSUNF0MSma3NeRjkZCRpR7ojgDokonTkfJatOW0J/49ndsNFXkg8zmJ
wbs8vAeG7VteshoPrJ5IUL7r5ZCZ/wuRPknaLv1BrGuggP7Anu8DTEG95Lc7XkUTEQRNbfb2egWH
T/LmK4ACMc55r8eIICODXZ1FBUtn2R9PumkUq7VR0nbWGuv2nHztVwSxiDVXF4P589TWMwTaYFNQ
89lzaMXdLxShUqC8pbbN8B89cMia1+Klr+Ni96lBSlQ4lBD/hsd36xUNe66Y2AqJkXbAeE+K6S6J
vtXuUoA1jQjOvFuIPiBtxWnYFc/PLmNVlbybn7A16wdnj+2u0eaav+RlO9ayQxECDI3wtANOn1HV
QwMwwM/nzSKyMa77eg+ceJ6LRhJ/8JUnyl8w0BXp7LQM9Bl8I8/d8B1bdn9dNG/htwqfaGqu9TB/
AffXULkz2uuaVG076lz5gmV7fkKdTx6xMSGKU2Y61HZKi/DdBKgL787v+kE78CAg+JhUUL8vd6ii
H9xrc7xNIWyRymN0GH9pabqP6mEqMQDA2lGLR9r4ptpwXdM+71lLKcvteakMKxps5jUmp+1O28q9
HPfPcdEPIrERLhNqT8g+TfWg7EQN7LbL9ycq2Mt0uirkTH7Kw/AnoPZCzzlKvHWihdJh11W98v+g
P4gDmFG9UdvqbSymgW6kXkx46iBPlv98C6v3NnZAXcD9ZyhsCaVh+YjQBknRNoUFh63uxgnu2Ovz
mjiVHtxB+2jQz2bCSTV72kPgy163SVyxb/Wx6EgGYoB2FGnW8ax/uKSP9Z3+1Jn2PADOautBa+BJ
1Gu6sWS2jRiVDvuH8NDlJHjOnS/TPSwx7/9uw4VKnlghpFAJl9cOUVzilBOK+YsWVhF4zShVJd+7
dZu+5stK+25FZ0GRHu0SpAEq8yYLlN9lnZ42tqgy4DI/YaPw60smdgktKGg7nzZkYhnDWFv4XueZ
CBasX2kc+i/3nvQpodp95U8P2A0/isEWhouo+SmilqvIXIAOaBYyzlnUQxlwvBxY6XXr4C8BFtvS
/AC4nagOTkM+Et8P00qqPcJFjiFnmz4+jH9NlUL2MPHxiNclgkyETgXHgrvdRExBV5mbQFUbEJO9
qgYosTjW7HrfcRt8/rDPeiy7va+juw/l6zgJ1Y2ZUeXMt0u70d6MRCoTIYVYBNr13FJToHHeDrpe
InkBslSwtSy4svLut2tCI389UVhGxhpXcvU9mwVMc9BsENGDkbkJq9x15PeIG35obRwf9bjG7Zs+
nnq/zD3RVgkrUB+kJDnpe3I5zmpymUKMqqDdssxMJ9HmYZhDYk5NvfZ6YQSXInLPqfcBIr/YKjNF
S7XGMdOoE5l74LansA+EX8ucBARQYp+oz2qSnscwNXwAtUXKdYQWykQqzJc+Ueg7v2ndvg/LNuRC
HbNfyAVtiZjTD1CXT26MQvEieZBvPOV8rnWi+4OR0e21n7s0P5y6I35OvHEECIiZSM2i4DU+9ygu
dft/iTDNWKSj62zP6yZgVLGDWnTsHyXOYXHx25oPmP90BORfFL2wGKU28Sm4DyJhuTdryuWthvoH
ptDJIM8puErtlTBHz5CaNIkWGa9mVipyovT7dmg6c4jT1S3uEhrvPK9dHsNGHclY0lrikj45L55S
hHHrHybIHQ5yMJHaUpLN02RbBu8cHJIohk3h9fAtQKQoGXwqA0aPsbPZgFQDOKuJMJXcaMnYBtgq
p0b7iq4xAUlIFKwHUvLvMHKXAHjVK3PQalQLYgFHX4qKJ6GrUHiqpCZREOn8FAkQgcFfAAbyHvU/
1iCrja1uNNy7JF6JDW5JCMRjadpL+a6JVAxYSx9DMoczi5dKuqSpGvcA36+rm4CIYVgvSAPXsjoj
od+aOIABYbT8i9LtSkmkipOtOH8vNfR+lMGqUt4T/N3tw6cbaSziBTSUG0elt8IIS+gX2pbaDuMO
1V0e6QvQ2znsad3GXbvybyZflKewWfQgNRCA93qicOCWo7Uea4TH5A/9Hg/0gXK0Fy6Npjz96rYP
QdykAZccZLt6pv+kgEk+bsgfouhZ9HkYBnsE/d3j6YwmsrDMxVZ3MCkrf+FUdhVob4Kj+DLZJJ64
QCH2s547Ewq9ZY+lAct61h3DFqRmI5ObHJjaDs+5Q/VwfqqFE2sKWo8TAlvK2JG0PZLGr5Jb1IHY
FwlSCK6zcjOTfdbmyMAJAIObhypIu3HbTrJ6X5ZXDaMqf5VJh8+ZK41O22UmG4Lc11gtpN91qsXD
gluk3e2xu580fqFmkm8rKP6XxghAqhEnGw7FBwMqIrreDMv/8HXWXns4Crg/7Cj48tZmpF8f7qve
phJCUq4fsNakJ8vZOKqXYvF34z8if103FT6kWFPPN2spSEV/JpHXQXb03L6B3rzkiZwivXRymwqT
CDFAovPmGxqriQJSUe5D9Lyp4BP7K44H3dXb0VDeAIz7hqlJThdqni7Twu5pWxzctkoJJZuSdVsL
1lDhJ0Mi/6esm/8RyiVuwGqyBl2TLT5wB8FlN3uWEorTWyAe6qPZ7OXnQ1POhO5KmCKW/n0ftc+C
wc8+ZwP3udEjx6VfuDsrRgE5XXnwEkoj9PzqPYfB1J9eOCte5UkjbKzgQ3xxklI4uYwB4PG0mPm/
QXcFfhnrAgyV93jfudgBMPaPvT6O9+XDIUdTUiXCj8lF6clZTsb9AYU6l2U5jr90ju/VjAMCES27
iDZE6gAoCP+XpBIUrajb9IhGLDlOaUdBww7DKA7Mp3ymO6VfbM6Ah9VHDH2SaLczMipkbjjoJMpY
zcDkpxqDzXrcwADiktXMyoI+QjIc3DhAVNxbZXh8dLcImz7pRhPEhIO1OTWFqxmj+H1kobyZN/X+
1RdZZFcazm12bBwy4TK7LnoBwYxBmB8Q3WIoXz0A31/beaYiimlFZCbwFWgN+GSyRLOmBqk7Vht4
5bfTPGnLDV1/O/yZm3W1LL70Ga3a58u0fIfxSVX5SSW/7eZgPHafb3h1wvBMndjUi3kI8Y/P3Oav
dU4X++cR0/bzpEgS9F3E67Xcq9gE2G0gZ32FL7IgALZ+iyygPAzcE2D84HpOig/8bWtAkEZb/Bqi
U9a/zlznf9MGeTd/26LsIH9mKpsxt182MGGbESTtgiQ0y6SFGTcUlp6fdSAieKrNU8+5/KNSg1Qh
Y5+kt2f0ciBhJox9D/XapLVLjpyyU0AiTjLAdCsQXpu4eJRV6WBenFKneyWU9GxgDVGiOc5D2bjk
J+jJF8ExzkSfs4Go6BdlbSnY1GWAQByWuGD5+VJ/By8zvhf9S0Ewmqe77T8KyTrGHoQ6IudjcFND
7h+lPNxmQ1ArTuZvM4n7vjDiFBp5JVmYQTeaQuQjmNt+tTjsP+xWsvobZGz8c+D2z3ZfJKEFjkBQ
y6R4CYYzlGnI4iGa2o37N/qbHG9UWWpv0lLuXOArLMP3h1YdRiFOuelzY0iBBW3TxVPzUKP0SFLL
EFler6P/Gprv8dHxjQ+HTZ+TC1Af0+4a/y+5aj6O5KArlKgBVziKg45FXmIZM7KFXggwNciXRmKK
LG0IgonwCiHhh2H3h4pnMubQYCNbHsBN989/DvLzJ1sPjz4I6aRiA/Kslw8EmRTgn+YyDhwwBQbZ
N2I6sMKUoPmvbYIN7Kum8kT7vwfEzn/gi+AVwpUiNBriaakZ3fqIYPvYsKwRH+rGN6mxtRA/oUsl
UXohxNAM4jSCY1eEJPMwbO8nMcy2UdA/rXvKxgW5jweEUxZPYAe0hB2zQfwmr9H4bny+454gBsQX
DCOX5Y9SfbDFqD2esCyMPRyGZLu1t7qi7zwbgTsOHdtgkqPISBrU3Hq6xpXeMfHnK5m4706Y4tT+
Es/Uzr1MI5J4TYSyXJ69zPjvlqVFHUF4LAhepdshTX5d0PRb6NPKO/75kRAwEYfB3cgQgXLt04rP
Un8zGXFcM+o52iVMlnJjKL3faHz6YlABpf1NXShVMwLUe2+9udTJCY2b7jBOLdCYF961J0/00Rwu
dcjLkBTOWkwoh6D3YKsG2E6M50GwVHJ9kXmdbUS7obEOP8vn/hJCzpMIVR4kgommEUPFrDwI5Tq5
Yzdd/5nGjN7yryszwuDdjz0iKQNeGj6AXUs3pwv/F92WXb4U/vwMhlouqaB692FEPCah8PwkjQBo
VS3cc5MSyszwa3CbVoFF+BOrihXcgyiIqYUTsS4vOvuHKGtG0Imut3/Wiemv8EwNjyZKDuaqRjNm
MjuAgRR/fwxZGGyOdXqWOvhg0q9GYjpXbNn55c0nL1x4F5U9GObY6O/u3HdOB9yGM/iS2tj/Q6Og
q0VLp7uGP81Rnj9ycvNBSVm1rSB1p+iZEahK/NAVb5Yhc/VeCE25kWF6z8yz9EDW7dP67AxJpzWY
qrSiNLMvf9LfK4aQSQWEKSDndPuIxphSzBxchLy0hmNO8l1HZl8eK2B02UmvCP3dYvMMzuevwyWz
5ptX0DWHCoRtvibLJ8wnIlwA/zGqKna0MWsjMVU/dt0m8VDRwMq+exzhMKYP+3QJy8f9BzEmb2Js
uDVD9F1ILPesTXOBl9xGtTylbPWd/U6NUK+05OHh63qdJkUHC842p35TvXddwZI+0a44zOIq75GB
z56+7wu4prtqMGp0CDIxPfL2QXON9Rh/7P7lVupys2TiHjFj4Eth5bi06Vgs7QDY77NgEDgNUEzj
TLEQWfwWryIrrqTytJAeqJdAY42b1YttnLB3sU0Mg0u4MORyZCKsFK3O3DRgpqPNqg/+UPFZvOIY
hB61XzK99AE8id3bjnAJNH1uszdKKcA6QcpBVv3bKy9v9vuBrG9V3+xr2QLzqYGU7lIhOdUsc5EU
HZC25M0QETFDFX1nUv6u7g1GgE+b9C/08b6lhznef9j0Udk/1rpz5CVDo7HA9CRKCKrK6mbWU+Il
IPdh8/3T+AIUK/SPm3yHHBC0Rlba2LBpG23TWLdf7A0T9XUFMWBLvGrIeiNlJTZGv6etrV1yaaE6
5iz4YXJ1dC+9eO0enGj6ieUJ32uIEZ+MLjoyEdMLiCzUjehDygLW9O+AQH8BFPjgpGRhgGC+RZL2
Yo7KpZUO/EuhPaO95aYYctrUwbfLOnPlqtW5WNd++3C8v6LPpFk1WZdRZ9np855io9lJEysSpvEa
wFH3CfGRab7/f+PAfWDU1MXLR1vGBSQ6wLVipPXFcoq0rLlziQRtJ3xVO724Ol/i70+DNOtxRypu
RE0WLWNOqN+1AuanEOUBKQcP0cpc5IwWylpRFYkVW/uvTweW7XdlTPbMphPnQ7utOwBBgkjrc5zd
aRExG/cP1G5DMFND/l+HNKCsf7GC5gvk03yoB2I9fiOUQTTAOXrLJxGXYwQupETN9G6AuSgz6Swm
BtC9bKj90ttV7F0kfgLIt+iHXSLINyvttymNXCJbSkauuXeAoEsj/zHJSxotTcDeFYallAbNaFEK
NnFfEXps1KhWw2msJW25GxHGksTaLzAA1BVDFdvBdPx/iLA/+espGiM+4/iQn7RA2wq60djWi0io
4fWXlag+3M1+wc3e4jkIqnWxLKdGYZvAK7T4uOPQdoiVaI5Z2GSKfBK8kRBo32okYY+FJrhK6MWL
Ijg/jWLuj5Mb13OdJNYmirp7S/cmQctlcFa2TZOhf+Q2GTMeUWwLSRL3Mh10jPdLfHQprJSz9caF
yh5CjJeQT0EJuZYMvZ0IvL3DCgGO7VZ9Q2OneCzZm6wQREH39UBOMYYqH6sjA9H+EbUqE4K3/DxG
IxKKWUIbFC04Fvg2Xw8/Hasnsom5MVLe1hRXmC4HoRCCB5AkwKqLVF9IvgsuSr3BfVLSZccH92bg
EVdcNffb69FdAFD7Cw4MjEgxC28AOUxhOQmNZYbwgwDxpSocNiF8G2sUGxn1o2BA/BMFz78pkW5F
yKyEDoThHjjgMKPMt5FF8t2ve6mT7TTH0eXoGNyn5VMLAvV1nACrEta1RIGAt6Jg00NRzI61Bux/
8HHH4D4vaJxC3LrM0vxv7cLmO1AIQnL4RiY60MNfB6l8gm/uVaBU4wgKTTPITHrZgcRn5VdACzvk
lgbOy6ER1xVjHUcZHVCNpmEJj8maCoxtXXIxEeph9OwOHtHkjq0oaP43Yad94IC5AMe25oYY5/EM
p8tvpv/Bs+EfC+BeLuQX6smUiC1hPzZiwPwZvZTN41oWYoxc2dexlZhmDYuKvLe+mnYUDlL58Cie
SOodYBOxXt9UlcrDheO3yXDYzwqSNCN8jedIfcQJTpgF3irgbV+M1789IkeUYVwEWf7gotv+FUAt
mh3fpzICMzFRAPRGvK01EGg0LHNHY5rZ3oGwAaIySqAyZ2OK7xumZRE6nb3sBVtqwMw8m0urNBM4
yQPE0vYph4i/WwHC2FIk1rnJSOXEX/Zjsa0Y7RJSCqJbx0oOQ5cN44VpP8hJ14kFmkYqNrCsQ0MZ
ukHbIO0V3iovdnpQIGm1p1rLE9kM6ra4a5jIC9obcPuqfTJ0P9cdADRBZMzcZJqjbZBEBnCMOYao
9g7XAhx2EgL+TaPVWfnGqq1HSQo2E/wogEuxvVA9YYD5rWbZeJefFbCWUzg3APCNumANCe1KyURe
AGLhnUAdC7kL503pViDblkmKShFSdGSdYGFL+0IDvLdpbHENGXYxUesQUy1rKp4ymkI1UIOmOzsN
2Is3jFVIs8lq1VTg/x39leTLCYyvofLzHek0JNb7D+M1MJ2SErYhtONjEoFtaJpr1ISqQMZ0jp7g
4OkZbkoRM37qx7bpe07alW/fsut4y4mXjn6KqMxRlT6TqWjR958Yoi7ZbTFuR0dQoSK9HbaS08lB
6hLXAIuuEdVExad1EnoqDT4bwbWJ8ly7Uupay8QcAqxD78cMUYIAVp5dv1kRXzVzqyYXLSTbH6o2
342jcjVDZ7tVT4rc6BRw5XZ+T298/BOBk77ghvj0gN0/AM2ImcpM13UOkVoqE6JZL3/qbLR0hBNu
YoCHkXblgoxn6UHVLQzaZfUvY05zPS2bohzyt91CQ1IhObh7PR1xdlnnAiT6hVIvaJwKou8ifFip
58NqnpwzGZ6vDbthXvKVaF4E1Wl6FDaEM32JsQGrox+6yELpwJnb0yYzvB9OzFcZ6zo3t5gWi9FJ
tvgNx8Z92dJSqDnYpfBeYLTRVeKOhk5plJN4lssW0FM2J5RIUsmqjQH2SquCRAysbAlujKc8VXGA
xpzpKwIw4tOmGtG5FdkwAH2G1qG9IlATOBMfhiBDBl07Zyb+JoL69BJnCLm5cXYI9eEFVVGCQfin
i3B0Rm0dVaI+WPX8LNgrdZmpiEUJsk4vFiuB8h7yOSIAqoaOy70QClMF050WAH1HWrAwwUbBBPPQ
WnWxDWqslbITQH6/b/auZGbowE3JaU2ZukZBu9HPpZoOLALepk+g6p6QrUKpPdbOlCnFLaE80GDS
N6a3qI6TzoTNBX1VmOD7EyR5Eu/MwgZ3Ai/FEqmDKcVd4siZdhtHFc3aNljyXF5lB0J76Md7G05D
S2iKdGfJk3CaBZmaH7wLNM2LQillj9H6IjzPWfyKgYo0EqkpkbnYUIP7Goum6gNR8fNvqoBlcNSd
lsRO56HJAQ2KCY3ubsGtinzbl2hepiJXDlX775aWMLpNBJmTtEPyFBNWdjroHxPP/jlLpGeP24Ie
dIK4HnLfnL1Dsh7Q6vqmKe2uCGpaxQz75odBTNC07ViEjP6IxzDa5zRqCnJCynOu31hzbE3iOEjG
tnIYRztd7GMwqTtqeiHZqY92d7kwiKkcXjIpGv2BTSsA2bgQOUuQWL7gsZVUCKsqcoHSWyii9FO+
noj6ge6zWMvpCTQv/UZR2u5od/6UOfzGRMzdPZoAMD1uDpHnSnoXEaXjl4bSRj7+KBh7BjT00AnJ
LRv5ZXdqw7H5Uiv0Xvjk2f4FtD9/jyN+PZeRw0xgUd8PGNPkXEbzk/Bgut65cLoN52FDnKyoCVHT
e/onkyKBKlWOvRZOMNKu+7+7KIBkwQl5rvNUOi3Y9z2yT7dsqJzxwQsAn1cESBpRUJRaxnvlQYF8
0Og0bRdzXbOGadt+zKsnfFgwFIoFIi+ev18UzDiFslNkVoe0MkLyiEnkGZw50ccSRWYYRZI3SPzh
KuY+WgVnGe4uqnKdluE6N2JYfEB+KKJ2GuJoquADbLlpNFx8djGm3T54GKro/7AEzTKy0CpGz59I
7ltPtXBsLPcHLLrlUUkV7n34l8b6s2uXVTnr/RDmD4KiaP/ZsqG5/dZalyZ9ccY5cklMuvtgWmwX
c7MADKDayReztx9uwgO9AKLTNwUYcdsQ0/x8oNw0noa8TreuGVQx9lxRtR+MiCMAfa2Zra9XCG/r
Ml0UmKpQwiIisv7WSig0s3ESUV6VP/ikX1a3WzidFm6GlbPveOFcV59YL23IUGxdhNhLPA9MczEp
nQczg/WMDUbhpbJF8YmGprKzQUKMoYZrXnXtCmIT3uzoCsH7UJ/k1jqtclAlqzkc37oGAVLJ8XNw
Z8h2drPrFctQXCBuDvsZA0TeMJYt6HHWcUJ62beLjMXrMfYMIDl1fqPk8AlZloZXz6PHwwIO6aIQ
kl642ENrL57jv7d85jPRZP8xXALivdxVpyI+v0T6+x7hAASmnx4OxJb3F4MRAfBtNsACCOdF4vlX
4A6Ke2rnBXyExmGlJJOThVXYozlzke+IUfbtpCBQ+vgouyuEs1RW3egx1dhTffb7AbfdfTIHA+UE
64tRFa2dk096AOBPqEQh4e2lpF6Hcu7t5VEveu7WNl+foBNQ07xHaQj5rGjPmyeQL8PuSGmTQbYF
SJG1/J8vKgdX63qdyDCvW+G1xWsn7NfVFbBz671y08BDZ/RbPBR9Fo15qYSQpH13Mn7dqWYKPLX1
zLSUSfag7eIUyQNjAlYkG2Vc0NUeepCZdP7v2AmmWnxOvg9GdFFEctJjVbB2/jldiS4u0zuKq4N3
KGaB4sSxTnrro/HgAypcDGQBpE1fXMUr1wYia+RWZ7cGpYK0Z+PonQENkUqjQdtY+U32zhlpJ8oI
b8mfFGFEC+t6nE/XVJTtCZROxLhCn+/fdnwCZdgV5yc2lX9LZ3t07XOie0Xom3pTHG+pBe/EdtjB
hEYUFeeyZtTNhdMIgjezsM5V8CDBYTdfRP0NwtUAFMcfXCCCA4u7/o61jf+iSF2hvLEe7ALksSSJ
emrlj5S+ZYKRbk2FST/PPs6XtUZw0slLFIvh4i1Div7k9KlWlpaPyS5aS0QLNSOkGT4RDhRTI1nF
3CBRGnzUcVSFqJxlUIn7S+dGGuzHcN2vXiOHF4kRNFegr93AiurNmP2NVbKLISFUxBPzzquK6U8l
uOcTqbEUkCdBPoZqIwdYd8vUElgbqpqKyazRaqowV47PQsIUev60dEz6SxINOyiB154TVqrKnvLF
w6jB5BrwELWaq1E+YzTzH1R4saKwF/j8FDPc5jwqudY8n41mf4AEmlZIfFLTndOQXEWjQMvzTrtY
prMjgwLM21z+iCawfvbCRYwdwK5k2QfA0Fg5HLCXp4gEpMfdKXIN5loPYLrbT6tYNub5YsAlb22M
JJ459pVm/aK7MLdXKmxLv8kNBZAJtp/VWlYCC86OdEGyIcj9Al5UFBufhHlHLBHseO8CwZE3DZJt
hTIT6oOl3cIW5HxCUtwtJjMUDbntxMoSYFv0Y9qfjHtFuhfVsHFwjDGewRWpSWZKmutEOSpyHuY+
udtBwUx4hnIliQ8GbdcwTS+b9jkVIAVlS4PTQtC7ENSdSvWF18qdshbcMz5+Q24JWfdRNU45n0W3
LUdyYZls4riNcAOPt9/+ZRXEPElr7hbUyDVyehtGXIfKC2f9y7Ub8uDPk7CNVWRxIbMrGk9tau+d
qgckPfZQwEo/3CcS8pFu6aRe92GNSgcvYv2ySnQFv6tbQH7jnmzEmvtMdpmfsSsK7lFp7ZAXqwhJ
sYPlBJKK9jF/6nt7xBnLX8EIzmjMpdgZdFVYFFg2S1JPFgGVJd1NRt1d/zgCjxuiMYyS70O6xbiv
nnYsH6+3vFA4LiPM1uynFzBygU+7yZsOBfwkhwS8G90eutZzYrC/ckWfj3FE0XDPm9NS7Zg6EWWQ
CotLGiyguVQ0lvlggvdJRrN2BXsb8pRgDI6qRA6j+Iz6/g5z5meo6OuX4hLVz7kLzAko44+squ82
UxIVB6+VKZuO2A/SgLT/oNdj6Lxo2R79aVZbX5nqw9tnmO5Q0JgdxrJ3HaZVNniyy/kY1Z2Bb90/
cC0al0f/gu7neIZsRAUjzhG/5KIK+ZFZ4qaVIdovfPxYZPC0VRhpKIHz4ZJlaPv2CfRKiaKmZ19z
yppCCNg8Xidwng8Xf70tt/BPLs08uuTnT3Ix0vPo7g9kpzhQU7M7GQyuD5ZtkHq/HeNRt7R6jjuQ
B3Pmfj4df/EUfnCTXdUW1hza1N8S1D1mC4CwCUH9kr4lcwr3lyfSWD92rYL7V1v2TD8bK4wc6J8a
Eg/pk33e6sMSruOvA76nmnchZ+T9YlTPpQhvqN0V/HCBCeHQRlIhA17iL7xyIkqlgcH5j/FBbM4Q
ule9Sciab0Svj4SIh72vpX932DEnjD5c+MIussisgtwfA4O9dQF4RqAThPyKrcPBfFlF/a7AjG5m
btp82c4UebQVeXgFGckIzVcNiITlCccLpzU1GeWoyBCbu9xPuwnI5Gouc/iiE49WJskZbndzAsZi
o2HNonaNQc+F1ZIefOjMYN/7DYvC+e1KVzveMr9jNSEUDO9p7MOI7T1hOkf1iuf/MpsyIbWKm+SY
Y3lWsvZj7yju5a4TLPqUT9Hn5ReOh8H8cvLdMR2CAqx3zNn3yLzHokAw7v9aLCJKUg4eLk2Hf51c
FLuu1yANOS0JukgIEGmpBwz5HYpQinPTtc8Y3JBFza1MC4w6SFeb8r2vMgmqLpfsrj5XW3hp3t5H
EhR9L43Br0cEKFgPKeFDkL6aG1FlV6M1cBI01jIsPrn+Nuh4AFaACm6PwF5Tza4JsOTHE0fhikHd
ZzwWC5omEYfJaSEdxDjNCsMzSEYN/Mw4rmiRPvs7R2duV5DRvZk4KrbDwS7udMMn0dlC23jAeort
GNdM9bYRkNt+vfn3xbuqO5iKZL5f2CqvKJa+Lm6qab2ET126XuzZuBIV34RIgahXlKgih2KmvT50
NkBF9/Tj6TS3NEK9ZA0awtomvi+KdTT7T9J/RGtWkus6DgJWvznYKKkbAsZ5N5gUNoE2HQ6Eo1Lk
BiiRSnjqNWW7xV0IgfVSVLVTGmOX89DB8IGki/PNNBixYFh6oFKYY8evNQ43VfLmNN1vraztfuQT
bEdWYqpX5/KjAoZiEHdfSFXk1qBEjdXtOfKz66yzcVPbqLxd4a3JV5PS7CICZy23BlyaiF4U4jzG
Oe6s/T8T7pNOBieWwwPiKOTldOtx3kPmFAm+b4oc9ASR+zzpL29lmTOBntIHdsbADoDkeGYUVGNr
OCc6NO69L3rXRGhfXBwDSLI4LYKKS010+wvwwYeObQALsyg5iSpKTa32ECG6KsiOzNUuebtxCa5t
WqXDV87AbXq1/8nV3Sn3xyv2OGI5D3xxN6SHuaqIIZNYAkPsr78cPQM5Ph0a39cdUNg8Gt4sNlAv
PtS/kQnEMPFT+VZRcZN1Lc5WyL/h5cxMOjutpyX5kOk9CLPUGX7Xbys0RhtsgAX/Xn/i4gcrvf2a
DR8SpyUL+ONKYNPBBVv7ZCzDVsq8mVN6ecJ1UZmWgwB9t1ZRpFHm1bOz2KQAtphIrTh1kIlLOSz+
4K6sLxgfIw3JDLH6qkx7yhGNM6GmJ64KHiS8VP+knaf/hD5EQ4BVYXb1TDxZAEMqB+hT6HYj8Y66
RIHLPk0fswrfrIyyHLh372zVLZzAmAG2GyLVBMBTWG9tv6cwqJdljQtP9eVYg7iXozo+QQiEg4lh
66cnBXMwgHtu1+v+WQqpw5y4I9ojVONIH/pk7RMuepb69Pf54FfumGcUHcOV+oS7j0nI4LQqAG+m
yE9bYqKW94IaON2F3VTTPJbZ5YhMfdKHbxaZHqtheEeXwzHssYvAJZvDGEW+bnvvS3ZCnQWNFjXL
vwlsfTKDyjjJWvMMhjs9Ju5RiT6IlexdLrD0fkF/qzX6LZSMGRA5JOvYz4cyGqwWTxJTn+lnnoa8
0YwQJixeM0Fu/uR1vwOBLeYuBiRI4waCULoIyjFJc1bpUYrgEmGzEy8OW+kO6lTDXNG9eaFw9PRN
LqLWEAFTJnETW+uk4LNl8eHG0HLRs2PQYLPM3lP1I20bHIoS5qQtasjL7Eudxiwg9taDB0B1UL0o
198iLaGNw6SlEUjPjmvCE+86Xk1Q/Kby+kpTb0KpREWddldSolXSH/UtfIed3+HO4vs/GDHjAFw7
yqt5nzKL0qp+FEz0Rvrz0P6uZgQfcCbY796JIRlliAv8Fr+rnx6mWy4vDW6GtomjtyceLuHidbz4
ZJQEOO5/mWa0OrnV4M7jkKYp7ORZuqnbjbxxERi70xRUdx0Nl1v5VVJPYzfPP2zrDEJ1W63FN1/D
zNY0c6KFJP+260lXy0zCBLLBbuygwDM6yN9y0K8HA+4bvbvS5jpaJ6B/ZVhcxus+Qv2r9tcNG9nI
Fpb/WlThM9kH1zcHtJPLnnp+Vr4V7w6/NO1CGQhXzhJwFOd+xpUIaJx3LXXqCho0GJlkPoY11rrB
gY66eEXaIUIVUqdVlYaTD4pcfHHVC4afBASSBbwjX8i7BRyY1x2XF9g6qnY/y3K2GVzMP3/S6IcK
thAA/KTOMACWq9znYH8b3SDCGDkzipMBspofXDWx+HOlQaeBnWsTBgst+1YcDS/hrFqWWQkaup8v
csyEUXZ0888LweJv8B7ZL5RbMxAt301HJ2V5lLWBRLO7jb95n5xv0USr3JACBR/7vbCw0zqfAImN
gc0opYOLZ+om0oQDE04lxd8bMWg00FUrlacbW2I8LKPXl4TlaT6gFNgOyphiKsgfhb76u81Pk/vU
Scxhglb2WaIRHhVaY1A+KX8h8sOGs8JWSoTOxB3Nas6v//cNDtdn8cyOnRTu3zA8HcFD7NMFFyey
E2CVV+oHFmtpnrntDoGo7FUdRlIeKoXetYFEHttonKh8YnTEoSpZCX9zc5T3XblxDgAARAu1Gfjm
0xoC7D+XXxNVqN9a4zvpAM/iKFy5PX13ccUX/3E1WVadhnvJnnIu1x9g71JZgU0Blx27lF0stVFP
urkAPof86n7LQqp2Z6FKHfyAWBIoPf4nJ1PL2Sk1gOCbKJ4u/TVSgRAqXqi0sV6pb0LpVq7+6mKr
vyuIvml09DS0Uk5jszikvWWFeCk74swbKnoNP5OiqJjwQkvqxF4CqWsoiP1pwkgmZEzqCSEDHH/9
Iiiy13AmWmoxjaqGycouyqD7ZHF10gM/FeNUSw2ybygfehBKcwh+2zZj0VkDSf34DZrdZRhZyTdD
ImO8Gio6U8TcyE/Y7Nl4dsbKlyiMmROE7zYzmdXFR4SHiEPtJG+jiHUz3fvmgMXBhKFQnxQAciFX
QaSWhuTL4+jWwNv5wvbQJXCZp3PrmYhEYSg/zTHOO/vxHIVD3s0Z4WaU28gaVOF8S/yQBIWwDUHd
UN1O5JuhPilanfVCHXhIE1WrB+Hxu8SgkN9+QXdqdD7Zpu8ZlHE0/k9++EquBlctd3JCB5hwTlOj
Nke8HGuaT4MbsC0QQEEvIlEmwWUifxXNnBIfTgkdzVnOAHXOxfyFn2VFCNJndMg8rVOpfSZNfbwa
8oLB5EavMkkwYazNZsEgrnGPBIU/VGpMoeX4tGsCQAEDembOxWUzlA/1YNiykR2KY7xwPy7sgo02
olplcGKJLt5682CJEIJpkRocaWcsDRnk1VjgmtMon0ujKpFfgG/S+prJpsKb4iXQfvQDabPnMujU
4neEGhKq4tTojR1Jvhzq54IuVOyml078lDEqHA4XdSXLblk8XRflVga6SZuih2o34NTb3uu+Situ
PRXiJ5UeLd0g5hZcQMB6KzQCT87rxJZ8caTxbP8sfRFbcWy2Pdh9Gh69GN4Um7S27Zmijs6JeUpf
qd0i49q+q+tQ389lzGMQ7qybxrOvn8TXcIphyZOfCnBMI23xAkzyY99fHwlZtdZj1zz3exhmDSHD
L1H3BrBliwws5jq4FJc0XbIodC4KjLLezjfzPhOMjLywewDMFhir1UIxZYJeUOVQU8sBj3eiDR0O
fRXpgIR0cioRnXo7F24hYoq0PCY8Vvw0XVSyKeFGGeVUU0TOF3i4zd7Fw4oVqoRZY3GObmywxHdc
+3rVwU/QezJbXpHr/DATamQ000INHPhzVf107hspKJ8uSwABkee4NkoJ31T4zKKm7J7mL+rh4rhR
n88RcArThaFpZOHsb2oGfzhDEoJKCQY79pl+qemLn2rNckcFTRpnGxsmv+rAiU+kWViSJFv84e70
tvlEz1TCSIZj5MKgHfGIgj7DdJg9d5UMN7YpuJh3Xpt1C7SZCmu7QyoWrVIO8taRF1qrhf0CR2EH
QpdST1eRG78xIffdpLWb+ke5tzJwglZDRwVB3r4OkGuEi4YzZFJGQUElMFZaQNFhH1KQWT5loAip
fx61WtAPebUTIgySwp45HQFiLT7R4o0KkgkV9f/hak+0RpqMKmyZUeX8csXao9RP1q/cuG/6S99y
w6hRaCSpiwbs2se8kmVEfKRwfz6OzKOoIhkEXNGUo0GToavTu8d3puT7Hh+wU1a3qmvPS12/tbZ0
BTP+EU7382p7vp4dcdlpVDBTnYkMpEiq0wUGm+tWf1w6k3VaXeYhESW9VSsoeHZbYpfTuwZ5RGw/
NNZclF48keW34DQeosxPZSDQS5cZYJzr619LC2N4W9YhWyJvuGIkOV4k9WKJ/KRpumKg7uizeAi6
0z11Cnd2pvNKlW0aJUWP1WLfdhwU/Zjigb4atESbATOy5rmXFDRRldFLgA28YYU1dwTfi1sTjW8M
biib71c23/ggda7iclfqaJ6hovFP00gnKZOtrQvKz1avLrJQ46xwTeM4Rl7NvXF1RFhDaT5ajf2w
HCWgeLpBiMKxCZr/1EyqJC0qPVo9vMgAmqAzi3WT0hf+CUR6v1J1OJptljkWa5JbEdEevQuFcJmW
IzmhSrxI0vj1h/o3/5fgy8hqkSv99k2RP8Xku3XB4DHv/pFv8jVxTZh0s0VYFgHJnwb3FWTI3dQo
1PWsLN/tX7Pm6zsFVxcMUzDAGyUdf2DBNcqCXke3WrZzkT+C/i91dlI0qG83aXbUX9grrO9GDAwZ
QNViuPA/+kPbBnfl6BHbfL8FFfO79NAUay6l2KVArvK873FJajmlXoWJ+YEUYgraSamZQl+pwcYA
Dxg3d6jhkIGdDVzfSpwGRw75kxcKyvdo7AZTSaUlL4ou97iFj2W7EDgbbQnR0E71Oa4hUwmxu6wT
1/LcN4wtpbxeJCfOtvOxaNQkL1B3FZQQSuPxM2e3Sq2s/HaYzeeat8DXTzJ7giMuRCpdR3r7YWi9
mqKA6Ja9c1miEqoEeURkNV7kBvyW4Da2xeud0gZCYLeBy5pzbcYtNgtpnU0y8/MeYn+VDGMaAbb2
h4zwiuIj4Kk0mdVlbuVdcMpPPaYGFT34kQV4dpoMq3ZimuvJoOzBMfMWjiQmL10Ec/TSxYF3hPjI
vsYSSV7VfGp4K06zSo+gEZgSrKOqogSCSe7Gm5HKROP+YtP4zAiK/CGftwLH9oA9AQJdSnJGTj+n
KcUdK9TOnTJOiRao4hxQAYv+jnsGAZGR1RlDu2V6Q7f1n0RNv7LSw65KaALLhmyxHBIehpqVugJa
8YuBAvvNBir5GRbXl/QZg2X21xPPHrcR32TY58MMaQvS0OFcy8oNY32M8J69mtKRSLjYC+AT7i42
nnGWBj9Fsi44Ye/VmGNojYHpr7C5QNk+T9UkBLBUakjaYfl43jEvLBu8X0Bdr7qdUE+HAXx2YSq2
BLhsBtVj0UQkP99jU+aBLtPUCojfAvxJ+tZyTI8+XFmR9fxKTv4YBKrToUbpmbWE15ID2811IquG
+bglHqaDfhLTMTB/e4HxE7ttXsK6LiORLCrv621xWUxvkFdiFWnUUddCJHOAiFyADFRMxL19Lpu6
7ZfqM5ofc0CS3cQX5+ySui1+oLibZ+kEj7KXu2r2VS2w+6REi1jzRviVD+3M9aEjPMiKOJDRq/D6
y17xaMqe9iMUt3K+aHLDSft4biU1ZQERhpVuJogwa+HDF59P6ccYT+4OZDIZKq5XLzpda8drDJ5Z
vPlI3+d5nMsK6L1i2W8uuDdEBu6lu6HeQL7k89q/uqQIFTcSxZaPNBlAiLhQ5shIx5x6xoc9N3jd
auCPZjPQDhD9dxHjCWY47+CrBuPevLf78w1lLn5dguQCB/nf11jmuFA13VML2uZoKqEaOvIi6JI5
hnItlcTz6FLpbYJB0APo3DcogvI0iEv2SmI6HPO6TfmFgiUba1nnwGRNwkQ17WaBAHQYTjwgibwq
8uPmKoS2k2MkhjFUbbmzZsmqX+355jHd+jXQxN/uBuJP4g1CnJZ/tKb3WgaRzUmTYRPPSf/n7ORh
f5F3C8dQMpZCEjXB/rtujQXwICuCMJtYlraajtWjWemB70Z38LommaiewBOY9Yg8jrtaZ9w0drJ9
fDM6tzR714fMBepgmIIhdtbAyIrUT13jcJG1A+el5v29vWm8/leFKwtBVFAlg50XiD26urf7xaRF
U2BFEUrrUym3uA7X5GfgKL3MDhQFzaQDD9FQRH3hBx2p7tlKIAwbldrka/eZys5rq2gf/FsO1Heq
XI1yswsgyKgvrOng/zrYxf/ChfBW4dLNPWtSXie6irdZHBl5IbeRvysU9qoh/QsrZaT1MJOTchf2
IIKvx4/zGo1/Ha/P3Iegsv6rTOmdtL+IDBVyW0aB3oeH4AZqSvvSFwMpnZFf7QFdAD3HAxNKfnmW
SooRTPk4lKyl8ydu6iOPs8YcL+Zpnq/la174oA89X6KGqqucwfIYxLA0RZqu4+FEuqqC63gRi7m3
wj5kaUq+H7gUiw/ECiU35rmAZgUZx5Gg51njeR4laCHyt1a5uMhgnBWOY4NtbJGi0Mjt5AL5ITof
YmNAArC33o5gBO/j4yubc3S7u6sgNnM0Fj5LVNwqnn2j/iZugrBNwzi/T6AQsIo8pv3hcXi/ityw
kvIf/UgUPSQ//mBi9Otox810DIzZfPNOLiPm8N4kNpVn9N1CSG/vE5O1MYVgffssrRnzcfFsZS3c
slpni1MTGK2ats/LMBmRUhUZ3qfrpTuHcJXqffSD6qveqkc31kdCy5kJxOv1IF1Agq8HeQqQSzWk
H+AyX5qAKsXA5fPrNVrVr9ZsJKFwAkDU15NzRJZBUShONRG7IMhaBXzFOn81j+gnfcUNllXW5NPp
hPKW3xKcgz+i/UFbn6St05qNQDlAgBf0SwLqjx1m6n319Ihv1VqZzkTmlgX/WMphJi3FkBPlExcj
FYmZKZCNQnKEU7qGIjjIgAyTl3ZmW6XcdadaJjY+xWQ2QqyIbqbPeARowbVuMFwcO6n0Irr0rcB5
skEIVcjy7PKLPD2YyDxNYnIw5w6h7ZqG9z1ITVw3Vmeb0C0n60p7wBTJcgXfJ4n17EjWytGRosiw
bBPr1mlT5BZYTbses1iXEdxGMGZDtFwCCxelxghGUciyNRj0Ekia5P5orgpIQ2rdckQbcRFkQiYC
y/Z6ggWSCa6MCr51SBk/2PnVGuESSJN9pOsD63+XeGNf1lfh82m7aqyvjHeVceTz6WtOopXyNpYC
75ni8RITfVQ6r/PYh8pYicBlbhpW9BhV0i6zRGvr02uY9X6XqkIe84vDsNmIAOk3VmcstH40oJxO
JWntB7dgEbxiBU7bkjawkF1P1f/aULTFTQmGHfyMcsqS8hg8pI7BvqXbgD45m3aarza1CjPEGllf
XxMg8XM5MYqR/K3MUaeJW15S9iOI2dawHDAhl/kXZ9pHjadLO2zmmLnZypJ1Gmb+zLeIbHfe2T6O
FX45b/r2Vz93EY86My+p8t9/XBLYbU1ihx/CTJS2NGZql2hiH7BwE3JW+1PcamnGEb/Nd4+7CWqn
GcGgQPjwyf7E359QKB1b9WilLwAbkFXMFDElgNMsgulkyBJcgIVGSSzu2m71Zao9VUwu7phKqEin
tmGypOuKCHdbyNHDUbqIZhUzAtALWWCfMJHJcmFFFZKkdFhZBYOCxvbmiLL5Sh72EbOQBbZErDb6
G3NIcsqoO69buxITyktAAaMQHQTR+zc27LvyOOM/gDJPJEqrNO5Xkg2c2kdIFxGXl1REDw5SLGLp
pWpRndSGD1wKwAOxonKJnZehYyKIM90fuOnIbfgwDym0anTUpUSJulU+8TZO+iKh2oG6KWKPOOSH
nAUQF3TZDJZDK++8/3F6U5eyfETatu8RjYQEWtYlnvxqPjDkcCYWjxshGoxhFTOQywDYIDMngOZ8
4NlyKXHHuEI2kJt5nEtnNaLQqE6PNwHjCEcYmGGPyU9cFIJ/ZjrpRZDWL1+6kv3ivxWrEMXwtvoA
BuXg8dZnjfx7rg74aW2QOQqXVJbhKv1rhhI5N0IclHV56L0BRWOWBjE+n2EUmkWMx/cRwKatcXn2
79p063r4RErL6n1HsxvbQEk+TY/gBlGQzM/A5gnXEw9Jz3HKABqV4PhcwY1Hhy89oIN7u0x+8foW
tx9wg/+y6cYL+597P/bfYCnB2Xc41dXjHvCaWt2yrRYnof8Ddx+3ElQG+FN5XTeS3a8JdsPMmXZz
s9FPRxWsipwyLHh8MlPx0esomlW55G2NNiA/eP3wcmREy73w0SzODeHP27/tOXRqtMWhp/V5PCnq
GlRQBxf5yehq2QaBudpdXeoqislIJNw0tUYSRCzakw5spC2B3mPgwbNDuRMC/oSoqm9NkW+ZsQbW
mZ1W4lTzHPM9CWewjVXoyqnoiQLyno7WLd6Yv1ZHK8CpbHVwFysDMo0auELvjR6teHwQ3SLa6D/2
HvNM1I3WOaEWP541qSAZPlcN0T5r9EVAzJ/v+ky1l+wz+aDocaE0LJEbwdtuLGIA3Yio1Hbc62hC
jHtsUkFaEHPgPc4H3/iNOG4yLb8gJvC453I4vK7TfvQwE/n51IGDW8jJv3G+5N3WcYK/ChFF//tG
ZYqtdhhjd0xccCC+f6qiEmJqle7v7RQNnhbOWvwr5fdotMMCWX2PwnOBpKe29bhynUjMo8Pc333c
up0OjmtFCg30uFBWIsXFNV6Slbz4xebDhqPacR3wlo+r+7k4v9xAReJfpzEpygpRl/EouNBdx0ri
eZJjiOFmIXdxDcXFA0blkK3nog3hVFZmeXt2RRaAlHC5eITqe/YuEwYj7CNSEEvi5t7LXQcRLbGj
PwF/nIkI8OfkFR1ANKANMaXw+FK4knR6rd1/RlT88qb3Xe35sMFdjguQb9nYz7erT4HTEfTvwxPO
FGNdQSwYLQbOVIp2ut7jAd7THOqVBxgfjzNRNYH/RwdDbVPs0aVHcaHoy6pDCzJx8yGfItsE01CK
t52AIW45z7GebTHyfwn7Vpe+ypUnyF95/MATXopx86I2KTo/VsPLDFbWk+A2QHC8bWSbnnQsI8Yp
69Fia1A3i40nLJvOYs7gZjh5jUxVr/lJw+B7CiRTFY79Xz0hrjNo1DjmFTtDFfdtMJdUcIOZnMME
aOK/waTJOp+khWXihnoqrhAlMwfWQ/1VOeF+g4NqRWhz9fWwKqD2fbsnxtUOWHdQ9hwOfeHEYcRP
Xjh1mFF88Ceg6320BUyAPCjQYExiAZnwrFk+g3eOCM7gh2LyaiPF4S82duaoi1+CFj3XR2yi7K/e
WEYaQrtfLvCqwUDzLkxPca06Ietjz5NgblxKEZlv0gYj9ZzOkZk0R18Iypc1ah/c/eD53ga3AJK8
zyI1FQCbw+pAAO6vPuMsxH3TjVz2JKxci4f9ACethf9PQxcYbXiDxkyjMup88IFjhz5uRM5Mlq1m
8J4p1BOj374+8tPhtqVe/juzRDTHVgOkRYG+n8ysQKTr9PEy9TD/nx9rbQx4O6Xp0GDNDf4w4GvH
0Zmuz5IyH+yUi7rpNmM490Jf8HTFsFLiZS5RPKJ28oLufAoyd8JiQwG4P6jVix0TXg04jwOkf/fc
pF4m/WIqKGTiyvRiiIu3AJgxsnGjHhJ+FzZhqYwcl9ZnGx7Q0t8SeOFddCdUIiyVsrLhh3/jumeM
ZQG5TzIhjhuPnaq+i0phHLOnDKF0Y3mte4kR88wzGiBDx6Ana6dRWNBI8/l5M7yX6uzWLdOrdXPV
wnwCC2sBqOn6skXMX+oPFxyX6ZKlCAPR92lpPEDA8DaGrXOPyqeVKU30uBdb19UQzgt9OKHGaGVs
Fus45zcYcVfQEieIongoQOK70SmzKTzZc8U15TkZLmAOS+VTF5klDTYn4+7QXpbtojiJYMcbg6Rw
jheJeU7uYUkWEOwI+v5El80cFDh6c7g0ia15VIN4f/DQG/Dhh5THE6h6VqltBRyndcRcu165vJ6e
qEwGlR0CBK/r72CKltCJ3ZiJE42q9a0d3Vd0AP0vmRqRrbY3C5H+fbl/Rh8PitE8ZlG5Y/ndER64
qCvqPDLRDyRFsDjmmZXKAbEvxqDsE8Ns4drTU9vA3o0Bz8Ocm3GoJ4fuylHpHhDaZsST+tixbNQ7
FhWDQyg3GSNztN4PM5Otxp8cXZSdckAkfgfOqrKRr9RvsMGOafB2BrgDtYWYBicfNE+BFksBn5F/
KjTIecFGJlXoZfL0ci7DE7WdV6wy7+LQKEn2iLMCB1InDLbiGCPgsMyUePqguFvrnyrXxz9g1oMK
jG1KrhxX8bvF4EY89CDic2HND+Uvf8pSOdrT/UWN+Jql7b46PH3iD9mcr4Wxk3aCBWzV+Wndnil1
uYV9w5hQliul2p5nUHwsDQnhla8Bl38FpoRNRk8SPuQaYaxpRGDUwjsda9YIBSJ57O8gFx3gdZQW
IiQdT1ObH+k4gZ6LYXq4xgrOreLmFJBoEhtDPMptDG8QTERgGA2u27TAvt48469TA7epOkFTb6Vd
oQHPZGYfuUTYcQbLDV/Ge9+HoWLMNRu9iDBrg6pJD+vhxGeQngEPU7U1EiNAdZd+Tc+fpGabCqzg
yLnRJRmVssZHsxX5vd3Pteq4ow2sDiG9W/XsLDIg7edPphnnxenPjkp75Mk4J0ePWPhTLO/Wtogu
RLKl9/JC4XkPG1eQAoSeV6oLQjcDnzqehtY4XpYWEDTh9uF+aEwyJ1ufH1P+SogtdjCTqUHTM1nz
UXU3bElQdodi67J4ZkTB16w9b0uJuf5VazS4x45Ggk5nQfcXwggXMabtD3oKkY6S3aS53sKHnyBy
+79yabqhl1LiIarulTZgMqHkeytSSstKHGyrtZjgNepytLkSHhwa/8IzBu2zvjUFIidiPYU2GuS0
khMn2toTyeO44M11QDrXW7VIb1x4ynqzh5J+tquYrN2Vk027OWfJIGZbMTSZRXnBICPEpq3+bGNP
rfxvKnG9gBtasWTA7YPJGmgZOAVpe39mfRdCOp971tJ/+g8J0THOCP7dQnK+/dsSLRHEvigh0slb
/+7T0J0bUTFHzRaV+VJ3WujmfyW7ArVgYPwhRbSVzt1rvyT8AyiycpDiEh/XvLdDUoxdA5bAok1b
mTv2iBnnb7QB6lRJmCLGtJlqhh+1Qyo9G10w5kw33m5bk6OYGLV19E5+/bby734+X7zVW8WMV1BE
lUDJTHOfHg9+BqDL87dCGAo71R/LDE4SgKTBlvZlvL0ewEF8VjMVOj7yvd0imfHB0MoeSaRE1YQJ
/bmLYNrt3byZJwrgHFAl3UmuLVApL9yf5S4k4wsgI4t2ZyrYrOD4Yp20FuRRaKNR9HLYoWEVOOFx
WKcG9qs7gAyzJmPLQwFJWT/txfGcd066YCHtKgOlYMt108YWozaTM8Kmo2yApIfarNR/vsc6ryIS
UtY/tdb70TC6wV27utqAYl88UbDOzbErnj4CWPx+CTpIunSW5A5ej4KnYklcpCbvJ0JdIzkjSpub
vP9qLyX7XtPo1whJWU51l9IUMNa6Ue9UaUAotVjO1V+QgZ3i0qctgDUQsIUdrMLuFAF6NAGxnb2l
Jjz03i3EhgY7yYuxXkYSs/s66XKPi8up4Xt2uoM/4qcAJFlBykvDjXUZgSjGwWbnw6xOs0kCViU/
XsCt8owlgdFYIrYpBy7OsquldwS9x3sqrrFtmmrDk6yXBH8ldTTL3zFg6jppRfjmAYq9Wpb/ujeq
iM0H29PcYlzANNtlPXskAWYyi461Toyn0GEfQW9IAhfC/REwKVW8F6udXHsrzkgZ8zVqhH2MtsZn
J8kHOH3eM6Wba4vh+g+nsVqMNQkjEl11yYtDfNAxBKBPrCIwtXsV+kK1g7Sb7fwE+2TAvgqDqAh8
i8GV2Nb8rg/acvLQcpB7bkuLf+1/VDuVdOM7CNGvtxzLoo0n1gX+g74IBAF6ILJ4O9qQkeSF/7DB
fzE8li5qyUU/qLufcavF/aXwx2+aVWTfy4mYeZlyefbWWT30wfmtVYgBAHbe0adQfwAxhpDhq0os
/66N25WYmCCZfqhlzzYfvB07WnlXzfmHPYd24F7Urcfdsdlidk4EcHLXGubDnBrEYdd9rCypWWbJ
doQDw1+dbCi/QiPR/pWetYUoOmHF8tMbF9vprodnG3qeh2cYI1xHglWHn4GExEKGxUO7TsqaUFWz
4IRUdE4erqE4ROYYL8RzMWPTahbdv5icOELsy+Ylqm2iJtaPDg35M2UIqw2/CUwcpQLhXfnEDgNi
2oIUud5P2oMYxtzbbAk4xcIq31oIkw+XEtFtHI9sW18Cda+bGr4OBX2xHKByd7nRUxbkqcMdg7aJ
oF6aAdX9YiEJAqZQ9HCW1RX8pzk9W68+3HZzFIgMCaoQcVoshlTd9dv9EXF+3CVQ89omm9SDhTyY
D9bfR2MN7Z0s9PdEIFWFlCUdycWwgZjfLwXGt29HYtpZ4pHVIPHOl/9CN6qR4y4qoP0UUdCq+ZkM
q7WZ+FYOp/2G1Eo57lwY84P/YZXoR86MjjDk/qbw2tkR9bn0fiiBY10Tjsq9bEAHmfCILZ0ppV3W
ncdUreWuTeCzSkAOsmvsx5eCxixun6DK/KN+s0osREjRS8EZGc3iT5gKU/QQDrEAm+Yy2qdIGJ2p
5DU2JxmUZ1sEI7yW3verCNMVYl7VQVE0+OqT/Apxq4biVZb/v7msvefZV62UYSm0XocrXJ+CQ+Ea
egVhilTEinnXr3UX02jZ2rWgBBG8tXR8RbcR2wvVqBDF2Cf6hSFg9LahYqHhYc1cSwYjjJ1ghgn1
srLmExYQeryFC2GqYWPXgWLjFYDpy3ASVV/SZbhe3LalqURPeBxirIUeAbH4Sbw1DHUYoh1p+VWV
wEMOvd5eESBBBIfDvQq0p8r2SFj3PF6iOaRmQR9ErBIvjyfSFvEggw60QFJtO0emMMgq388+cqa4
gCP5q4h8fw6z+BMlFeOiBsb3khlY17X+6e5AaUUdAjjd/5eWO0GPffaD6DA7D5MGrsCXleEXZmkw
4mi8nVcUzKTUnlhrIs/N+9Rv3UY3LKkdIHMxQdDWWUP6r120esW/MIUvO3IdtEJRPmowzGaN1Jwt
hv3vefMxbT2HEkXxxGXmyZJ7aza0VO75FKk5pwDrgsGBdXtIStL/C2rT2EyHj0Tlrcje4xSNN+89
9HrnQc81mDs5t3pmpDQnnM4eRpb+nRGGN39V7Au5uWgEQoKs+Jz3Lnbxqv5PfmYJ3HAWwC+nd3tu
BtHlt64lc/egWKNjg/3Ale9S/bnRXkdADVv3ljWs5pfjr2S2sHfNTaQ9ZObN05YidzfzuUwktu0X
8hR8C/hLkxtxmGQGK91zIzDKGIcw4YKowHWh7J7K85i1Cr5ld82q7ZsppUjeTFZYNlN0YZ+RvFP9
cqxbEiIQcbStd6FObtJ+FPbjWKGDhx0w2j0QtTvmVYMF/3otNPaFWA47Cc+pDVtvdCeJV2BxX+l9
Huli+dZwnBLlK63Jb7Vue0TXN9FmJPfVUZXqUWfFpQBrta3cPcm+wvIkU0gHA1upNnTCVyt+9HWT
5IY3hb7oLoS+Uus+1+ZHuwwTuiSMBKCFp7LQNYbPJTagP0IlbJdXOzKxGx5oMlu9qlDeCtCtKuy0
X8w027qVNvdZBVnGgnPD14c38fDG8ZYp1vLJ2l3eFISwjWl9VpFGP+tu2s81eMkMQwbLrFxWzeZG
IsklsApHoXC6ssAAekmamlyDTwfnQL4CX/yiud43uMwDn/gOHwcg1AxVNGtuUOhdvhm7/Z6U2arV
bw0dMzPtNZtfbutIaZO7oTRDwdL1SagBPRo7J1n+cf6ijjI9iWAfpQXslwkZYvGDPqR3sQUq3ZFh
bmKz7lp3TikwtypkUqM2Z8czhktxg4t6Kqg+RFE+csYGcoGTQmgQ8D5iX/BIGZYc8pDc57W1EIlh
gRFvCPpKC7kvZZiLfsYXfSAL/VYsFsBweRBJgd11o5GpkcR3XElxLROGdlGEDOV2v5o6iF/lgSAL
MlPvNwsyT+2U/YIpkt9PVVS5HJD2VF7dhZuUuiELOO4RgnPcQKOdlzW8lXe0bQJHhot6CIMW98iA
Rz04mMzEI+Dv6p+p+sBbMHlJMc87CEXAofc6MEyD0C4fsbMIwvN3grmmX45SC+tTLHuVSDSirQnt
Z4nj4YATX1M6ZPCXag5OtrUFzhv0blDG05dWX09FdziUM5h13XQ8a+Ljfpu0/SKmTJ+4Y5RF/8VT
Iv71ul9tQ5zezCUe6z9WZOSuvemNbZgXMmrEBCco2gqvIKBWgkG/RBDNVkCf5Q0iXR/FL8vmcmnx
SYYZlZnnnHPubOKn6R1ICrtbR3j66mtyU4FfOfHmfse7W4iHPQnnK9OAx+dmTWsU/oZRfHONjuK0
YIH+pkotWXgHMsVm2Q5ONO6Ahpl7+ZAcf0YwYfT+4onfRteIRtwSVDrlUTwNOmrvhF1yUE6490Ac
yn1VKPuUPiUT3swha61RZmcBIGuOBzd8pZrRi4MEDdJnylR4QmrZSOByxUI5QeIzQZcuIFAsZmsx
gaKbw7FiqO+cNBz0X6jNQquepNX8+7h96wAM3xh8hDaAOTKKL4KtjzlzlCsBJLoKUx/27Hc9PA5F
vQTv0zvlNdJlUg2rSqrkbQ1ZO7uYFalPBpCZxwnGsYsVwfo3/BBaxfvngtoi8SQSpfgQSWnSnQO1
RZArRoF47TfbbLpdzMmIHkvT5qjZqq5G6CCfOC/cToHA5+2S8tQTupkean1U44mr3ISziDhlkqY0
lOA4qSc7eat19aCuLXEtxpS9CHIP682GbsAh6nKuihmDGSWN+U7CzsnAZGb0yVgOtfmsudOo4o3J
A+xyjMK2zZCsTj1Xs8X0ZWUYPudNqMaGssfOLsYaTyi4n1zzaNSBxkQt5QTpqeW6nmsPSElkZRjf
7p0edwUuYZK0MHa371MeSufUsEEOCo70AA2YnOVHCtSj/ln4xJTEKNXd36+MTpRnQKWd9ltd+vfD
LJ+RUE2AbKWCZZDZzgxYc96pY8dDUjHuamystKmYwd4f15pIfBOSgN36H90Ej9mweMHSyGwVH728
I/qqW9th0hpEKCjhYGU++QLj88wwrpWM6MUBrXMQDoS21RRKtbHhozs52Rdnyq1Hcyeq8Ayq8BRq
BUCo93zKVr6qpnmuStSN6vGm5nxk7WmT4QcOSCRgbDPFo8AM+UfPF0fje2URFGuji6s+/ezD5GXM
AHRhB7+G84gHeQeNVpQfKaIEiBd/tGjgDVOpHVFJlUvUyo9xKsUqURSLJQhFaontj58QEEfiZVSp
cyXkcTeSOMkz5V5ElFsp2H0Bth91o/VZW4NoTCMSPKFmW2FH5NMOWMQVaghLnQG+8KqKCONuOoNA
5xX/MnuYrQfdwbbG3vhHkP2wevP+248WapaMrKQM3+t+fjH+AcHv2IeLKQ5tsgXRFjrR24voB5k9
L54GwBWivyNUtHqhUhwsXnDEG8NmhcsSBg57Oi5gnCq1ocXQQsE85jbG142FpdIODMwQrjVJYfxp
Rh9P3kGWUGgA51IjyuuCNzbDrgDS+JS3sFBYf96bwB0BYhxTsbEFLk+Lb5Qr0UeU7AgBnQtF8crg
rXD4eBbZF68MOLNMPznI6JBjViQdyuP2aW+YjwE+hOqP2C3UenKF0Rodd5uHM4Cx4u1amMDRjTpP
Claqx414DhylAMv0TVmKdQuEIlUfjQkFjuiQXzCVQVcrKkx+fq0OOZjfDH8W2IxI/NTBZN84Pw5F
NySOupJn9byAoJlP5bT6dnx1OoPsRVq7ouOLoOwsR3iceFkw0jxu/wqlVdmg8BXUMFAuNGC5DoQW
JTawIYAsp/KfSVHFIMkiyWR9tNv+nU79fJ8UABeW+5+hoT+uhJHyfZP1m2cPW6NLuAo6mn1uf8i/
Gk+kJoA0Qb8VjckrA0dPQVvZolp8WMmO+v0qGeMdyyoTqHn7u8w99xNCYbDxoRv0dEzIoJjA0N0h
Kqy2wl/Anw2gEfSNXtbgXC8a8wwS5cYYM4wa4BuC1/lbFdSkEFuh3UHYKzm06ZHF6RXOC3Ll8nQT
Jr7N0+8vwEW6VNVFSo0NFu5ySnhNJDiaJuKS8df3S1/wQckbGQthfq70wa9oLkXXxmjytr270Qc7
fYanox8c/EMaaJYbYiwhKi8OKzDOCFbNefHEy/3V+ljbFQNYFCE2by98h/q29Xezt8kqHrqhOYS0
lrKl5RAP/TWUVqIiG2kMo0B3N0WRDZeooEqHiVn1nx0IMXcVGpc3Dv1+qvo0fCRx4J6jKRxkmV/8
BKlh1OiNQ/mg3LSdP5uWRnpmOcvpjhUe/v7fvX5fFbHNhM1ydJ5niZ6G84ZL/EC5NO6QvUIZ2+db
lKbiRf1kYo3FgAdE8rx32glpVtcTnfNIk9Ee/HQfW1SQgApXXt139yhQRf/cM8unv5+F0foiLeep
aix3CVfujtw0JzYWIdEAdfK4lSHQ54C4Yad1EUudo1FMEY9DsWy/sg7zOQwFhRBmpkjRMyfo68mr
BiuXB7r4myvhdTrQ1np5m6DHUU05j+Wj9zWjAqZCCLnBF0ACemXaPNcP8lhbJAZc0r1VKuwpnfJ/
ejRsUDg3Q4MiNpKF8T5xaYvZhOqzyMjETrgiRKSZUmcMXXt8MpW7UkTghS5/9yn/UNVAJ+wfrsiR
nfonX9+hsK9V9Wn3fk2eadrQJYbvj4ER1Sgigl9KSqCXQFNkIFJPO9urKP3Wv5URdJXkySwFl0+N
K/wajMTgoY3ynUd0mzlse/YePmq6TojSTNECAOh+RVqrqHgMI7s+0D7P5hhYgb7O21cTDM8G8wmV
93wpZUJ6PO6CvuiDLpEX5Vumwz19v0nAwpDEB7FjW9BsurSA7pDe0JaBZ+BZD9epiaPiULgPYZA/
tMJxzEFJo/+NZrLCBVVwZt4v8QYCvjfd4HxjVfC2X8Utj4WusBevMWSg/PmYNmfYsLzmgjfA17Lm
DC3CZQuroPiZTbkxHtzspx6l+Ybju8OGo3x+if2yY3/giRgsFBDLPnPftlr088DSGCzab6W9SgxM
Xnw3Hz8a6wsPNJg96/t6cdBQwyuOQou2IU+vWBm6ReKcHX4n/zFdqIsWFi+Dcta/4qWg49J0g5Jh
6uQV4gPtXkRrgRGrzckXKc5Qch+POL/IaWIAGKjoeTRK3tS5Cn/thFVqiTSnk6XvBWx73UJpcYyl
1G10MJ6xIBybDFu8s49KHbfFv0TOeYkVhsJR9o3ZZNbuMi+swiwLftUhG1jxBI9r1q4NZT+ib9ki
Q3PLce4bmyuSP/Ri0L9bVuX/ezX93Ee7n5L5m5ZUNK1t+LugqJsQUelfu11UzuZdwMsgUorQTb0K
u4jb8+LHyZkf3QOMcQnKR6Daav0XTONXuk5uTHZf93Ngf6pXsB7rp4uaAAwwE2fPN3lgQNrTNbAR
r31ViQF/CttRgfFU/DmMgTJBKtQHT6CLHiLYVnl+xh0rUug8jM4hjMeLUMSKEA4w3NUETU6tnPwp
27d/DoV8CI+HolvZCYJhWCUMevrlecOWD/mBdHEIoGXTMQ2sdfLn2pMIDdph0P+mPOg8tVUndhSP
e5qzuHAl5QT1RJETmQRjYnobPK5KgfKK6VxEPaIyJBGek1UFVf0zqoCvbv5xOP0aenu5ppD961zV
XV101VFmIoo50VuYTieBKN1tDUu6hydFxvlDZct3dYfoLsY9y3NHAczD5nQ6KC33/S2ZhuEkIOxM
oLYhvZy+QzG9q3HhnSYAxu/t+eC2Qckm20pt2H3PA+Zp1JPf3JhpHrP18Ki++foWyrEagb1+kWr8
sRM1I07ZhU8P2mj/XOSvrUrt3tPSaO53FBOlDmT6GvOY+r5PvTsfenKCWgH7lJYEe4Jg3c47VEUY
4tlm9FKZz4sJX6anEJv3DUsUpF4VXsF9mpow5gN2wortPZsW4oBi3VZncGrNXeT5hUl4+/0FO8yd
c0eXoKrxd7Wvb2VClzMpwgvTeA5gZBlOpc1ZvpiTZk/rIQjzX6kMRUYGKnu0XU5/xpc7GG9EmhJn
wX3YiPk3NHb5mFfRpjO3As4m/LeA7zr9IixvkzQGqkaKC9Sk1LvI4JeaWjfIWU78zGf1TPyLhI6L
HYq5Z13+wwV5cWdj1GA2bHz7AZGXBTdkQH4D9rAh+pvxIFPx1n2NJUFMqKGJYmMZE0GMYKWiTF9W
4S4JzfXjNVHK5TZPxr249zFCpX/pRa3qsO/t5WM2uviTvN3x93mZXjvifTFBF9rKPAieeUwcxTYt
aFm16VHL5frivC7KeBWHK+qI10j+s7KmrMgMqCVd3oUB15j9e9LNM3GSwmO1uwpkoSJyO6l9br7V
lHA2pXqGjADgJURv775GASBOTm8V4mgFti99qFnh6gilwiNxK20lCunzVvaGXn1mTQrzCmFDIDq/
BnLJv49sC/n9n30b8yVWF8H1YHn1GcBDs256xqAQ+m1fn3A/izbat995wTnkFq48heGXVVy8lGrX
t2XjavNnqYZWGL1LcoydSnwLjvWAmGYtDspDJ6vbA6QUBM7HDqelfjLrqFCJvrX4TuFY0EyY9Gus
IQQdDxtlp5IuK4vBc6wR7NXC9HuNfTuAWJdZsLQKqnZCS4gYH4kqTsJigPqhU/2mULzhUlVk11lS
02M38vVoIDT0XGojdUrLnM06k2THVjsEVqqCL0oSEO4To0Fkm8nn9jRuHkut3TNO80qiNGEL2BbK
fw9h1hZTeXJwZlgidWOUVU+vnP6/NLGb+svoe9n9mMtFP4HQJjtJTaNTdIGVmbPIoLmjqass8BT5
68i4tohUL54OfOmkuSKjNTPM7SfB5fpCx0c0Tjy/Zv+s3+E0Fx689qlbJp1iSyzidhMVOPSm8JED
F9QjzjenORPEyewXIpBNRDjBPuxVvFtq6cGYCDNXfY9yzqOWbVQo6CY8WxutL6R0l8vF5rgKarve
V5LqvHeZNbS/NyMhvEn+bSNjh/r4IcPr8tEa880FP7/MNdOYJ5zdzPtCSZwYdWcBfVe3j1NxPE55
5inqacgKoKimZJ4Po+layGAXyeixKvK6SttPMDRV4klNYLK0tNuUcbHh+04zr7RTNR5ysYXyylKM
e9fYJBIthjVDBDidCGYnKxZViYe850ezqdIdruDq/MLiJi5kqzq7ZrcHxwwCyWpizds43Ofmeldi
9jyC9IC5SA7d03wKFtVU4mZUN5we52ytTReOuYGuIRB2+dAcvqA8w6bB4pNqbhiLZrm9eASNELbj
3hjGQlvRU3M7SFB5/KR9eNissbkI82uim61R2ZlCmbRNH4+NCXiBWOuyZBFF1PWfOu7ZDvTZZ7WD
I4mG6RiqKVVTrgtwQYijrPUpR4OTnOVEwtXYnU4gBnFMjcbF38S2VDnEkBn4ALA/cdrrWWzlL8Jj
NTauyIC2dEU56IO+nzaRhdZ7YNAxC0TMKjiP5fYC4Uy1d3mY9QZkPXKB94NoEFe9UK4lVGchiQXD
+uGvdDAI7pe5PVlepGXhxn0DQ9xWPXSbihxL74B6TwG8aDnFTrweJofe+zSCZsOo1yeDXjNwJWoY
zLaPI49+3kcjYg9D3AyaLQ8Mv+Ks6oZvo5RQlh5OwKvTmN9Clx/hU9gWFSgu+8SS7RRvO26C87/w
NZihhf8MMPrw9aR71kEXQi2RVTJQJm8DJd57Hqlsnj3SsxYwkAQv853yxkMwSrvFME+mbVlzlIH3
EvwMsmp1rOHufj5Ft/wnhsRZkFE9FPKFDhbiYVVYJgAb49u3aDtoYnUY9pl81PhhQaxPAQSxhcFH
F6fGW2UgJpUB/vA15bF1R8yQVR+XPrmfYjzTJwNpqQ/kgUdZiBnV/UU+FlrHcichOGoRwFUUbe76
M4cIXj+ZNP7C9N4/K8tHC+ASraXXY+WzqaI34OdBrjEtqOhMJAg6bk7BwJGJJwxv9inyJXIRc3JJ
k4kMT5pb4p/l5dSuAqJ+8zzS0PBWTNBAjiufrFqpDyrBqY3k+X4cAK14/a8FDtfzVSbeIfLMJTAq
GKfV2azU4fFm8qls9NC8SDcdP1EdcXssdnOZOAXEWlN1SxrN+B++Q/bNrY3H7sjcfyotxvkhhchC
SsqRxwPD9iDu7DoALCnL4B7Ww2k6B5WHrK/veBUlraREF5LeR5oqKfoBpkbOHdLOpXJa2KyUKRC6
HUYTmAjIbkiyHMk4kNGzqAeplZAaFkIEki5KfMon92fb+zK4+9cziMHLCehwVneEWDqdrZbM2w5N
j+2U0tGhQcL4/wrdIaLD94NDi65Y7HX/Gaq7+MWUHpu5LOUbxFOxUDQmAFe4SlWziEX1gWxQXX8S
ag1S5X+qGSQKPNy+H2y+mTohlDfO28AFRBgkKP683abxL4lvGjcdqOVeoEMu4YVJgRLm822J9K9m
mG4RPOXy9rKPPwLsBd65OxQwdK1WXMeND3eWd6tziScmQFpe9kzD7kiVE3FEXY/GV53M3ignndTc
JHpgIaXPvs/tvkfIPa/Fq25s764EOkY+W0VXebYo/WvQJmQTaVT9Z46tOiwke59Cx+MzpPOf8iJB
TfwKpf181zb67CaHisr4WDZYNqra0blTrL4ck9rWKUofCZxMNDNwAjBFBPw+Qzf3B+8ggJC0VP59
ctatmyTgWinaT8wgp1cALutm8uA80x1rAz+L2Z8OQK5BczRMO5rjcPJNEkTDRIuiuSmCzJvPD1oe
2CZ0d5xom2gt4qa6N23eAS/uZpF7tnDyPQVfGKizk2NlythuMJcNaOpXiNUYlm1Xycq//nVNjoG8
7kmT6KSkcFuNVMlIjb0YW9eO4hXGvTLoDJtjLQlXhS3K8E0Fp0SwnBHP+E/DsjPYtux6Tzcmlnwt
aa8/pgnmLt7ilMS6t8I8tX0SI4G3eZnNmOiJwabIqnh5xWdDRgGZ305rYXLtDNDi71Gl7vLk55MH
7kLwPi+U6A9jAGaA1nCLkCSa4UTiTrXv9rWN43TVLGOrRWOME3byr7F+kY2wNEBiQA7+vx9iphOL
iuQItjFOnrZzBV00yxvAFa/98i59yjjgEoXTXDTZqLCF9ytkaidLQMoJTRV3/jFTcQ7fT/0rk9qp
9F61VVelpYjSiy0ZLalqwGeBW1dh57TXyJkTbo314kVJ9DXh/SQmv+BN9ekU8K0bqEKm62SYb/ED
UG2IJgI1Iwd85hFAcCGWKBPYtJKM2Tb9MnxZdg4BHHeEtjcOZI3mWl4y2ciccy5t33A2jTmvjJew
s3YZFbXkVe79/VanOCNC70PL7PD0n8slUQJQIcfM40X/fLg4KjJe1faceggdSVIbn+zbH2g/LU2i
5r1AHjNV/uxDjYdp0z/6i/h2UnqDYndBH/UUWnGBp3TD5w86N/8ZRtjCZpH58kjK3U2Sc1xA4zuA
eocyXIl29yo2SPwkgiuMsvhctKMnf0U8zyDH8OmX/LBuxVEyzmIQ1NVw+gjt5wkzfe9tBTJc2oSS
WXgTNsGOw+joOGRdmKfxhuMKFDUX9R9mLheS5eblRqIcQxul15reHThwIlES3rgHNZjM21sJORNM
DoCd25TnPr4Fiza8LdTUdWnWSnrCtS4wcFsqEsLcZ2jiLhZ2Bi7wkzXA8rVOadxfULsRpUWK8+VX
zHvzF2NhtXYWg+qz3N7rc6Qu+mRNYPt7hjHNB/Ua+w4JWEp7Zb4+VzzxRWn9J89LWIPYQA7So0O8
Oxlurxo8rPcArvVXgGbEQkmcysMbQm8AdKfv8xRApUcxCHP9UCYK2vhO/mCKbG4FkiOhJ3xT+lTf
5JSUXqy5ZqsFPY3mwwbAV93/w6K+JH746j9pbsgQv+g2290rch5JiheqqUlyGIYb6jyqixONosIv
tvfgnWHG/LpdI4BDp3nuig87qXJU+kHHkx5VOygVwOWjc2+mcWxwvqAw1dkiTTaSkTALF2N2w/AE
I0eonSlVTkbqQC61W5FO3tR4Aql30Q5Xyd/zBdPJI2YZttmco+Ewt5oDDLLTRt4lzEPyHN+ba881
zl3Nm2cEULJyTYF9cpCdrXjNQlLfGwMQoJpSVEUQXqmDXH4M15cP6hupjU+44IGk+jrUDaPHeXO2
Jau5zhondc9UDvkzIsO8dBjqJaom91i4LM3FvWLhc3EIBUrxBhYHB4znF7qS5e31vrUStLsGC/K4
gaRHmUZ6zORTY9znljh5LbOosDQecsM2OoT0o1mcP6NnRpnrcF2TW6RHcEHr+QPP98w0kuN55KF1
vWHucGUK1B6x3kbGjD/OJO0QFRrIPpY0zTENv571KG0zAnDcQ80mtz3PLBBH+3/hnvzL5JtukQ6/
4ZAQM2adB2WvVfaHIMuPg4uzdQeIiTnF730LYu1QwmRh+gKu4A7hDPMbgQzJQbO/xD0a2ncv46fF
cdPSBeNL3Me4vVUA9zWt59MrVM/dF4zVmHsviYRAJbZNSAeaw/PS7TsEW1a2cCYYCHhalpesAHvc
ZiRbCmZFBPRTQdyPzq12Yr8qwqSaX5wSLqeGy+GAh7u+y3MKk0dT20slCt6p8CQEosfgV5/M4TFi
IeZJEl9fL/uqwu0qKtTVUhf3L8OPixkBwDBAQf28TP44girtttP6A8e3jkUKRLQGt5OT5TToVmMb
JwzaeQXS3G1DP/1vbkNd0w1YZGnVX29wNSn7yLYDCgBGgLDU2wkA8T6A/gz/NIan10X+fJZD3knc
uup9lyaZnQrC7WuVx4Frc3KW2hlhUgfhavgzw9Ts2CWeanbjr0Eww/NTaCdOpbnxri8g8MwaSZhb
Q8Sl97Tf37c1zEQ96SApT8yKk/oVenJTumrLoszBQ959fJ0RHQ8N4VnUhMCFxSW8qe0ICSh/+nUS
3Bv9SijR8t9ChXI9XP2qkPOTC4MUK80dBqTgfOWwtq2DXST/KMtWIgETChO9rbLhnuz/AZYZHZkn
HYZV8WRr9lj4p9eyEh4TFZ5MOMOUYEhZ3U/RniEA3RRkMde3gdA16kLXosgjbn2cEDuD8G8ytXNZ
jgFx5Ij8g64Ka+lpMuPmbGG79itwA+LplvWqoFFF+AU4EGQCO2QcdQwzlEOWQIXwval/Sh4t2GUg
sBCVWfxk+2+pg9i1hY23VvHBTTJf2tjmnGb657ctxpzJQpQknalMxLQ4wwkZmj7PBypSaJrCEXri
2PBZeXnStFt/YPSyZ/f16M/5tQ7vnGjhabdSLU9HQE2cosTVqwvNejx4ihdL4b9FVeZQq478AEvj
yQiw3OxtdJFsyYvVf9Hd+CIGw1ILveMBgmJo/3jlmYX9efcMAdjxFYfU4d2g5BBuc4H6qkVcn5At
Edu3MMTUjhL9KCE0pIeG+/ZCHMWuMnJ2gwt1u7Bt3QLT00IJ0i8H1dM1aICmTIIBe+Pf9njvJ8Wq
gVfrXtTV9d8Sms1sJz/NtStNzkEn25xYhY0s4xWOQNDvTFBwUTWyTtOYRjPhxYoqvbs16kxisWX4
vtlg/xJEPhFj7/B9jJYV0asxrKy4AKCKmWMLbIy8ce5wmFHeNFrSugjX35pBx0kUuFhoCA1ikVRB
Y9Pl2BF/Rco2gHdoDPjuoo3nLN3q1oQ+8mZrao9U+8BUVcOkzsmHq42N0scOEaPzgpujz5yWrFoI
PCb3YROyP/F8qumnkfgEjna37N7SDE55sQPdg6TluBEA8PddJ+fvJ7QqsHzz7oxApfQM6z6s2F8h
/Mv/v6IO+mGjnFF8Mxw+zmJj88/IE1yqfRGIk+bBUpp6cwywpT54AdZvLBF2lpGDCeEuheWePx1h
uV0kmtBQJtd14gzpL1kdtOx7Ts8ZU2bR36vX+0bk98KphCu7atd7FQ74fPNAxu8OsRHpF9FsUoiu
oiMP+VHyUpQR7UjiqMdbfLuT00Z2vCQGD3xXFXxGXw7iAFulZ4W3mgDKCgTYUVPaWY7JUt90XGyB
hC2OvwJKXhN/QBKpIozNWZCjRa1R0Rlr/L5FnSqEuRj09K2SBxYORRD8Z9gLTiiXLONY6Jg6yxBq
M3DDpszIoSa2vpsZsbAZ5w8hYINYoB6mMbmrSmFx7oTvVgJ3SPnSbamkvCa/tFfQdroq0cQr2fF5
GAUmaWo3dCIBIm6ExwmOAnt1KcM3pnWHC46KUs1uM6pKX4bXsFYgNxhFiVYllm/4YvOQitmxlcYg
OrWvTG7v8jysXeuE2IqoKdpW0Vvc5CbX//VCIum0stM8B8mSMCcdvo+ENMjyXtJQNdi/g9eGDTwV
Vdud2BtwO9RauTBaVJOLwojCjfEU07nj9bgEmcrsT/yOry6QosswJNCRlYIoWCAqzM4BRMbNcvE8
VFmrfOHdceOb/IZ3Qqfp/yGhqKCz0Tn6/1dyqT/rfr09aI7k126mIY0GF5jpge4TPqLSyJHXxsex
fetqVlKuLN5CsJSQuyvfzs3MMUpLFiHn1BQM0nlZgzhsaHbnRYfVy8qmOZZsdUNTB319iqhMEjuJ
Rab48r2dcZgYbUSR6cMoDfaPIVKfJnkC4V7gf1BTR+x5i8pks/vcZLznjOzawSmIttEfpb7kDVsI
cS9JLlEO9dY4bcQmRYPMBPo=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
