[["thakur2022benchmarking", "Benchmarking Large Language Models For Automated Verilog RTL Code Generation"], ["thakur2023large", "Verigen: A Large Language Model For Verilog Code Generation"], ["pearce2020deriving", "DAVE: Deriving Automatically Verilog From English"], ["chang2023how", "Chipgpt: How Far Are We From Natural Language Hardware Design"]]