
---------- Begin Simulation Statistics ----------
final_tick                               1288226131500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231589                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426248                       # Number of bytes of host memory used
host_op_rate                                   383424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6477.00                       # Real time elapsed on the host
host_tick_rate                               53499593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.346517                       # Number of seconds simulated
sim_ticks                                346516657500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       118095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        236165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    184176559                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25407304                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    157905189                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     64260475                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    184176559                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    119916084                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       222339200                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28761303                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18317719                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         587994965                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        450868309                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25407459                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      48307747                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    751808464                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    566122436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.651096                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.441543                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    270743566     47.82%     47.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    120878451     21.35%     69.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42318618      7.48%     76.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38317966      6.77%     83.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19971356      3.53%     86.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11789995      2.08%     89.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7607412      1.34%     90.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6187325      1.09%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     48307747      8.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    566122436                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.386067                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.386067                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     161873235                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2027647462                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        198292205                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         265058354                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25442256                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      32288204                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           190590338                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                303533                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            73399815                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 16466                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           222339200                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         172737560                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             421041326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       8097850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     12007933                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1176970340                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      3407611                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1029                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        50884512                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.320820                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    221054111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     93021778                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.698288                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    682954266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.229711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.590963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        337970614     49.49%     49.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         21942386      3.21%     52.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15815909      2.32%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16513728      2.42%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         21552875      3.16%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21325472      3.12%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25306208      3.71%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         22263056      3.26%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        200264018     29.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    682954266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4938354                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2954135                       # number of floating regfile writes
system.switch_cpus.idleCycles                10079049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29962578                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        120712651                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.958509                       # Inst execution rate
system.switch_cpus.iew.exec_refs            274360634                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           73389824                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       106047035                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     244450030                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        11006                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1843535                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     99944613                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1686530331                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     200970810                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     55058694                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1357312138                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         820688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1017873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25442256                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2178906                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2876220                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     22220362                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       208704                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        57854                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       118633                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    111858984                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     45190434                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        57854                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     23725603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6236975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1623634161                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1323930553                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.604556                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         981578527                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.910342                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1333255020                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2050021111                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1153584882                       # number of integer regfile writes
system.switch_cpus.ipc                       0.721466                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.721466                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10215377      0.72%      0.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1092534858     77.35%     78.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4569697      0.32%     78.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10760465      0.76%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       387417      0.03%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1344513      0.10%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          574      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       217933      0.02%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       201409      0.01%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       525567      0.04%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    211549211     14.98%     94.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     78054179      5.53%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1374679      0.10%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       632950      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1412370832                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4827764                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9638870                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3752031                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      8330818                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            16821938                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011910                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12891188     76.63%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              4      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1536      0.01%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3421922     20.34%     96.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        386492      2.30%     99.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        68319      0.41%     99.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        52477      0.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1414149629                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3521922164                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1320178522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2430055514                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1686496805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1412370832                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        33526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    751807608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      7043166                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        33469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1104868276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    682954266                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.068031                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.285642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    275937566     40.40%     40.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     81724162     11.97%     52.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     72290978     10.59%     62.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     70443408     10.31%     73.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     59952628      8.78%     82.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     48076765      7.04%     89.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39078683      5.72%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     23532553      3.45%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11917523      1.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    682954266                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.037955                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           172737757                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   311                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     11486296                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8873763                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    244450030                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     99944613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       528515633                       # number of misc regfile reads
system.switch_cpus.numCycles                693033315                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       113616989                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773611                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       34246087                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        219097452                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2214299                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        254013                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4763193767                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1916363837                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2292142710                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         273172261                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12536344                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25442256                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      51625273                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1130369078                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8247656                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   3055718151                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           24                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          96712319                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2204341964                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3491513586                       # The number of ROB writes
system.switch_cpus.timesIdled                 1086264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5342796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10674844                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5567                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             112150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12240                       # Transaction distribution
system.membus.trans_dist::CleanEvict           105854                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5921                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        112150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       354236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       354236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8339904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8339904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8339904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            118071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  118071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              118071                       # Request fanout histogram
system.membus.reqLayer2.occupancy           316360843                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          646062424                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1288226131500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4632334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1883616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2298036                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1261599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           687265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          687265                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2298036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2334298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6894108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9064689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15958797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    294148608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    313148096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              607296704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          123652                       # Total snoops (count)
system.tol2bus.snoopTraffic                    783360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5455703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5450129     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5574      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5455703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9524620356                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4532531126                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3447599407                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      2292536                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2908992                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5201528                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      2292536                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2908992                       # number of overall hits
system.l2.overall_hits::total                 5201528                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         5500                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       112571                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118071                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         5500                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       112571                       # number of overall misses
system.l2.overall_misses::total                118071                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    461747615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9712991542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10174739157                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    461747615                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9712991542                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10174739157                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      2298036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3021563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5319599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      2298036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3021563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5319599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.037256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022195                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.037256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022195                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83954.111818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86283.248279                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86174.752115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83954.111818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86283.248279                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86174.752115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           17986718                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    118071                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     152.338152                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12240                       # number of writebacks
system.l2.writebacks::total                     12240                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         5500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       112571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         5500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       112571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    406747615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8587281542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8994029157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    406747615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8587281542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8994029157                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.037256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.037256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022195                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73954.111818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76283.248279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76174.752115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73954.111818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76283.248279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76174.752115                       # average overall mshr miss latency
system.l2.replacements                         123652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1871376                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1871376                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1871376                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1871376                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2298035                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2298035                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2298035                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2298035                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       681344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                681344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5921                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    419717858                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     419717858                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       687265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            687265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.008615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 70886.312785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70886.312785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    360507858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    360507858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.008615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 60886.312785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60886.312785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      2292536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2292536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         5500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    461747615                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    461747615                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      2298036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2298036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83954.111818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83954.111818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         5500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    406747615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    406747615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73954.111818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73954.111818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2227648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2227648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       106650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          106650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   9293273684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9293273684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2334298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2334298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.045688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87138.056109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87138.056109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       106650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       106650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   8226773684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8226773684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.045688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77138.056109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77138.056109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    10698894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.524229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     155.119431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        74.805263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       510.662331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    90.942713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1216.470262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.036526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.249347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.044406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.593980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          985                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85237204                       # Number of tag accesses
system.l2.tags.data_accesses                 85237204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       352000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7204544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7556544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       352000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        352000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       783360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          783360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         5500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       112571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1015824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20791335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21807159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1015824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1015824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2260671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2260671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2260671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1015824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     20791335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24067830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      5500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    107743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022761822500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          622                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          622                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              327487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10159                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12240                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4828                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1446                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1717                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049987326                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  566215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4173293576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18102.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36852.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  113243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.486972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.701313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.124814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        93118     92.08%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6016      5.95%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          650      0.64%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          361      0.36%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      0.20%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          146      0.14%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      0.10%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.10%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          428      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.877814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.620471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.342651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            195     31.35%     31.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          100     16.08%     47.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          107     17.20%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           68     10.93%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           44      7.07%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           36      5.79%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           20      3.22%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           21      3.38%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      1.61%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.48%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.48%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.64%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.64%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.32%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.64%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           622                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.326367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.300051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.943447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              207     33.28%     33.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.96%     34.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              408     65.59%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           622                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7247552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  308992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  689728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7556544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               783360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  346515664500                       # Total gap between requests
system.mem_ctrls.avgGap                    2659143.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       352000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6895552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       689728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1015824.181554677547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 19899626.326044660062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1990461.309929956216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         5500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       112571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    179241051                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3994052525                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8277455918250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32589.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35480.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 676262738.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            578097240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            307258380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           629348160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           26053020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27353323920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85832267820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60782462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       175508811420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.494587                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 157166371741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11570780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 177779505759                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            143963820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76518585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           179206860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           30202920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27353323920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30950836980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     106998116640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165732169725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        478.280527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 277834550467                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11570780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57111327033                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   346516657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334589249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    170253246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1504842495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334589249                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    170253246                       # number of overall hits
system.cpu.icache.overall_hits::total      1504842495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       114971                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2298036                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2413007                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       114971                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2298036                       # number of overall misses
system.cpu.icache.overall_misses::total       2413007                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  32703835761                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32703835761                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  32703835761                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32703835761                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    172551282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1507255502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    172551282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1507255502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.013318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.013318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001601                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14231.211243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13553.145830                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14231.211243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13553.145830                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     60724040                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           2298036                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.424321                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2412751                       # number of writebacks
system.cpu.icache.writebacks::total           2412751                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2298036                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2298036                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2298036                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2298036                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  30405799761                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30405799761                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  30405799761                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30405799761                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.013318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001525                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.013318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001525                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13231.211243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13231.211243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13231.211243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13231.211243                       # average overall mshr miss latency
system.cpu.icache.replacements                2412751                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334589249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    170253246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1504842495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       114971                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2298036                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2413007                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  32703835761                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32703835761                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    172551282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1507255502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.013318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14231.211243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13553.145830                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2298036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2298036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  30405799761                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30405799761                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.013318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001525                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13231.211243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13231.211243                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.600501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1506069011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2412751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            624.212366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.507670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    56.092831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.775421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.219113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3016924011                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3016924011                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    443879071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    218185213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        662064284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    443879097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    218185791                       # number of overall hits
system.cpu.dcache.overall_hits::total       662064888                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3029957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3021511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6051468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3029961                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3021563                       # number of overall misses
system.cpu.dcache.overall_misses::total       6051524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  48562598340                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48562598340                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  48562598340                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48562598340                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    221206724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    668115752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    221207354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    668116412                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.013659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.013659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009058                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16072.289110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8024.928553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16072.012511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8024.854291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     91078838                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3021563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.142955                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4719675                       # number of writebacks
system.cpu.dcache.writebacks::total           4719675                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3021511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3021511                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3021563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3021563                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  45541087340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45541087340                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  45544737840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45544737840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15072.289110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15072.289110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15073.237871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15073.237871                       # average overall mshr miss latency
system.cpu.dcache.replacements                6051268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    295454816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    164108313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       459563129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1601808                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2334246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3936054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  39135417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39135417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    166442559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    463499183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008492                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16765.763977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9942.805028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2334246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2334246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  36801171500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36801171500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15765.763977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15765.763977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    148424255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54076900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      202501155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1428149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       687265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2115414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9427180840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9427180840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009530                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13716.951744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4456.423584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       687265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       687265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8739915840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8739915840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12716.951744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12716.951744                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          578                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          630                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          660                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.133333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.082540                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.084848                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           52                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3650500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3650500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.082540                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.078788                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 70201.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70201.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288226131500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.997838                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           667695119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6051268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.339704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   187.285437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    68.712401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.268408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1342284348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1342284348                       # Number of data accesses

---------- End Simulation Statistics   ----------
