{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634705117401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634705117401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 01:45:17 2021 " "Processing started: Wed Oct 20 01:45:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634705117401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705117401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705117401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634705117882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "components/ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "components/ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "components/soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128138 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "components/soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "components/registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128140 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "components/registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/proxima_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/proxima_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proxima_instrucao-arch_name " "Found design unit 1: proxima_instrucao-arch_name" {  } { { "components/proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128142 ""} { "Info" "ISGN_ENTITY_NAME" "1 proxima_instrucao " "Found entity 1: proxima_instrucao" {  } { { "components/proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "components/muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128143 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "components/muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128145 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "components/memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128147 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "components/memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "components/memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128149 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "components/memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/logica_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/logica_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_desvio-arch_name " "Found design unit 1: logica_desvio-arch_name" {  } { { "components/logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/logica_desvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128151 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_desvio " "Found entity 1: logica_desvio" {  } { { "components/logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/logica_desvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_solo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/led_solo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_solo-arch_name " "Found design unit 1: led_solo-arch_name" {  } { { "components/led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_solo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128152 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_solo " "Found entity 1: led_solo" {  } { { "components/led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_solo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/led_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_r-arch_name " "Found design unit 1: led_r-arch_name" {  } { { "components/led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_r.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128154 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_r " "Found entity 1: led_r" {  } { { "components/led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "components/flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128155 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "components/flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "components/flip_flop.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flip_flop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128157 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "components/flip_flop.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flip_flop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file components/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128158 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-arch_name " "Found design unit 1: decoder3x8-arch_name" {  } { { "components/decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128160 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "components/decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_name " "Found design unit 1: decoder-arch_name" {  } { { "components/decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128162 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "components/decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d7seghex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d7seghex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d7segHex-arch_name " "Found design unit 1: d7segHex-arch_name" {  } { { "components/d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128163 ""} { "Info" "ISGN_ENTITY_NAME" "1 d7segHex " "Found entity 1: d7segHex" {  } { { "components/d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128165 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "components/conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128166 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "components/conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/computer_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/computer_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controls " "Found design unit 1: controls" {  } { { "components/computer_constants.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/computer_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buffer3state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/buffer3state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3state-arch_name " "Found design unit 1: buffer3state-arch_name" {  } { { "components/buffer3state.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/buffer3state.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128169 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer3state " "Found entity 1: buffer3state" {  } { { "components/buffer3state.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/buffer3state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arquitetura " "Found design unit 1: relogio-arquitetura" {  } { { "relogio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128171 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/bancoRegistradoresArqRegMem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128172 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634705128172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634705128239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "relogio.vhd" "detectorSub0" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634705128259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634705128260 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "14 12 downto 0 CPU.vhd(110) " "VHDL error at CPU.vhd(110): left bound (14) of slice must belong to range (12 downto 0) of corresponding object" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 110 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1634705128263 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "OP_CODE CPU.vhd(107) " "VHDL error at CPU.vhd(107): formal port or parameter \"OP_CODE\" must have actual or default value" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1634705128263 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:CPU " "Can't elaborate user hierarchy \"CPU:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 148 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634705128263 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634705128384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 20 01:45:28 2021 " "Processing ended: Wed Oct 20 01:45:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634705128384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634705128384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634705128384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128384 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634705128977 ""}
