 -osyn  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_comp.srs  -top  wujian100_open_top  -hdllog  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify  -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -divnmod  -loadunimacro   -I /home/master/xuantie/wujian100_open/soc/params  -I /home/master/xuantie/wujian100_open/fpga/synplify/  -I /export/SoftWare/Synopsys/fpga/Q-2020.03/lib   -v2001  -devicelib  /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_retarget.v  -devicelib  /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_vivado.v  -encrypt  -dmgen  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/dm  -ui -fid2 -ram -sharing on -ll 2000  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -dc_root  /tools/synopsys/syn_vD-2010.03  -fast_synthesis 0  -lib work /home/master/xuantie/wujian100_open/fpga/wujian100_open_fpga_top.v -lib work /home/master/xuantie/wujian100_open/soc/ahb_matrix_top.v -lib work /home/master/xuantie/wujian100_open/soc/smu_top.v -lib work /home/master/xuantie/wujian100_open/soc/sms.v -lib work /home/master/xuantie/wujian100_open/soc/ls_sub_top.v -lib work /home/master/xuantie/wujian100_open/soc/retu_top.v -lib work /home/master/xuantie/wujian100_open/soc/tim5.v -lib work /home/master/xuantie/wujian100_open/soc/tim.v -lib work /home/master/xuantie/wujian100_open/soc/dmac.v -lib work /home/master/xuantie/wujian100_open/soc/pdu_top.v -lib work /home/master/xuantie/wujian100_open/soc/tim2.v -lib work /home/master/xuantie/wujian100_open/soc/usi1.v -lib work /home/master/xuantie/wujian100_open/soc/aou_top.v -lib work /home/master/xuantie/wujian100_open/soc/matrix.v -lib work /home/master/xuantie/wujian100_open/soc/dummy.v -lib work /home/master/xuantie/wujian100_open/soc/pwm.v -lib work /home/master/xuantie/wujian100_open/soc/usi0.v -lib work /home/master/xuantie/wujian100_open/soc/apb0_sub_top.v -lib work /home/master/xuantie/wujian100_open/soc/common.v -lib work /home/master/xuantie/wujian100_open/soc/wdt.v -lib work /home/master/xuantie/wujian100_open/soc/tim1.v -lib work /home/master/xuantie/wujian100_open/soc/rtc.v -lib work /home/master/xuantie/wujian100_open/soc/E902_20191018.v -lib work /home/master/xuantie/wujian100_open/soc/tim7.v -lib work /home/master/xuantie/wujian100_open/soc/apb0.v -lib work /home/master/xuantie/wujian100_open/soc/apb1_sub_top.v -lib work /home/master/xuantie/wujian100_open/soc/gpio0.v -lib work /home/master/xuantie/wujian100_open/soc/tim4.v -lib work /home/master/xuantie/wujian100_open/soc/tim3.v -lib work /home/master/xuantie/wujian100_open/soc/clkgen.v -lib work /home/master/xuantie/wujian100_open/soc/core_top.v -lib work /home/master/xuantie/wujian100_open/soc/tim6.v -lib work /home/master/xuantie/wujian100_open/soc/apb1.v -lib work /home/master/xuantie/wujian100_open/soc/sim_lib/PAD_DIG_IO.v -lib work /home/master/xuantie/wujian100_open/soc/sim_lib/PAD_OSC_IO.v -lib work /home/master/xuantie/wujian100_open/soc/sim_lib/fpga_byte_spram.v -lib work /home/master/xuantie/wujian100_open/soc/sim_lib/fpga_spram.v  -jobname  "compiler" 