-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crypto_kem_enc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_we0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    c_ce1 : OUT STD_LOGIC;
    c_we1 : OUT STD_LOGIC;
    c_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    k_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    k_ce0 : OUT STD_LOGIC;
    k_we0 : OUT STD_LOGIC;
    k_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pk_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pk_ce0 : OUT STD_LOGIC;
    pk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    pk_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    pk_ce1 : OUT STD_LOGIC;
    pk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    DRBG_ctx_V_ce0 : OUT STD_LOGIC;
    DRBG_ctx_V_we0 : OUT STD_LOGIC;
    DRBG_ctx_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    DRBG_ctx_V_ce1 : OUT STD_LOGIC;
    DRBG_ctx_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_Key_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    DRBG_ctx_Key_ce0 : OUT STD_LOGIC;
    DRBG_ctx_Key_we0 : OUT STD_LOGIC;
    DRBG_ctx_Key_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_Key_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_Key_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    DRBG_ctx_Key_ce1 : OUT STD_LOGIC;
    DRBG_ctx_Key_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    DRBG_ctx_reseed_counter_i : IN STD_LOGIC_VECTOR (31 downto 0);
    DRBG_ctx_reseed_counter_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    DRBG_ctx_reseed_counter_o_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of crypto_kem_enc is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crypto_kem_enc,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tfbg676-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.122000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=31,HLS_SYN_DSP=7,HLS_SYN_FF=8787,HLS_SYN_LUT=46142,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_8C : STD_LOGIC_VECTOR (9 downto 0) := "0010001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_2BC : STD_LOGIC_VECTOR (11 downto 0) := "001010111100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal r_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_coeffs_ce0 : STD_LOGIC;
    signal r_coeffs_we0 : STD_LOGIC;
    signal r_coeffs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_coeffs_ce1 : STD_LOGIC;
    signal r_coeffs_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal m_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal m_coeffs_ce0 : STD_LOGIC;
    signal m_coeffs_we0 : STD_LOGIC;
    signal m_coeffs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal m_coeffs_ce1 : STD_LOGIC;
    signal m_coeffs_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rm_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rm_ce0 : STD_LOGIC;
    signal rm_we0 : STD_LOGIC;
    signal rm_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rm_seed_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal rm_seed_ce0 : STD_LOGIC;
    signal rm_seed_we0 : STD_LOGIC;
    signal rm_seed_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha3_256_fu_62_ap_start : STD_LOGIC;
    signal grp_sha3_256_fu_62_ap_done : STD_LOGIC;
    signal grp_sha3_256_fu_62_ap_idle : STD_LOGIC;
    signal grp_sha3_256_fu_62_ap_ready : STD_LOGIC;
    signal grp_sha3_256_fu_62_output_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha3_256_fu_62_output_r_ce0 : STD_LOGIC;
    signal grp_sha3_256_fu_62_output_r_we0 : STD_LOGIC;
    signal grp_sha3_256_fu_62_output_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sha3_256_fu_62_input_r_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_sha3_256_fu_62_input_r_ce0 : STD_LOGIC;
    signal grp_randombytes_fu_71_ap_start : STD_LOGIC;
    signal grp_randombytes_fu_71_ap_done : STD_LOGIC;
    signal grp_randombytes_fu_71_ap_idle : STD_LOGIC;
    signal grp_randombytes_fu_71_ap_ready : STD_LOGIC;
    signal grp_randombytes_fu_71_x_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_randombytes_fu_71_x_ce0 : STD_LOGIC;
    signal grp_randombytes_fu_71_x_we0 : STD_LOGIC;
    signal grp_randombytes_fu_71_x_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_V_ce0 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_V_we0 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_V_ce1 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_Key_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_Key_ce0 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_Key_we0 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_Key_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_Key_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_Key_ce1 : STD_LOGIC;
    signal grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o_ap_vld : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_ap_start : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_ap_done : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_ap_idle : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_ap_ready : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_c_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_owcpa_enc_fu_87_c_ce0 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_c_we0 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_c_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_owcpa_enc_fu_87_c_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_owcpa_enc_fu_87_c_ce1 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_c_we1 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_c_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_owcpa_enc_fu_87_rm_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_owcpa_enc_fu_87_rm_ce0 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_pk_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_owcpa_enc_fu_87_pk_ce0 : STD_LOGIC;
    signal grp_owcpa_enc_fu_87_pk_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_owcpa_enc_fu_87_pk_ce1 : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_ap_start : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_ap_done : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_ap_idle : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_ap_ready : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_msg_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_poly_S3_tobytes_fu_96_msg_ce0 : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_msg_we0 : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_msg_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_poly_S3_tobytes_fu_96_msg_offset : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_ce0 : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_ce1 : STD_LOGIC;
    signal grp_poly_S3_tobytes_fu_96_a_coeffs_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sample_iid_fu_105_ap_start : STD_LOGIC;
    signal grp_sample_iid_fu_105_ap_done : STD_LOGIC;
    signal grp_sample_iid_fu_105_ap_idle : STD_LOGIC;
    signal grp_sample_iid_fu_105_ap_ready : STD_LOGIC;
    signal grp_sample_iid_fu_105_r_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sample_iid_fu_105_r_coeffs_ce0 : STD_LOGIC;
    signal grp_sample_iid_fu_105_r_coeffs_we0 : STD_LOGIC;
    signal grp_sample_iid_fu_105_r_coeffs_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sample_iid_fu_105_uniformbytes_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_sample_iid_fu_105_uniformbytes_ce0 : STD_LOGIC;
    signal grp_sample_iid_fu_105_uniformbytes_offset : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sha3_256_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_randombytes_fu_71_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_owcpa_enc_fu_87_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_poly_S3_tobytes_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_sample_iid_fu_105_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state6_on_subcall_done : BOOLEAN;

    component sha3_256 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component randombytes IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        DRBG_ctx_V_ce0 : OUT STD_LOGIC;
        DRBG_ctx_V_we0 : OUT STD_LOGIC;
        DRBG_ctx_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        DRBG_ctx_V_ce1 : OUT STD_LOGIC;
        DRBG_ctx_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_Key_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        DRBG_ctx_Key_ce0 : OUT STD_LOGIC;
        DRBG_ctx_Key_we0 : OUT STD_LOGIC;
        DRBG_ctx_Key_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_Key_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_Key_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        DRBG_ctx_Key_ce1 : OUT STD_LOGIC;
        DRBG_ctx_Key_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        DRBG_ctx_reseed_counter_i : IN STD_LOGIC_VECTOR (31 downto 0);
        DRBG_ctx_reseed_counter_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        DRBG_ctx_reseed_counter_o_ap_vld : OUT STD_LOGIC );
    end component;


    component owcpa_enc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_we1 : OUT STD_LOGIC;
        c_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rm_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rm_ce0 : OUT STD_LOGIC;
        rm_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pk_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pk_ce0 : OUT STD_LOGIC;
        pk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pk_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pk_ce1 : OUT STD_LOGIC;
        pk_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component poly_S3_tobytes IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        msg_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        msg_ce0 : OUT STD_LOGIC;
        msg_we0 : OUT STD_LOGIC;
        msg_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        msg_offset : IN STD_LOGIC_VECTOR (9 downto 0);
        a_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_coeffs_ce0 : OUT STD_LOGIC;
        a_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        a_coeffs_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_coeffs_ce1 : OUT STD_LOGIC;
        a_coeffs_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sample_iid IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        r_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_coeffs_ce0 : OUT STD_LOGIC;
        r_coeffs_we0 : OUT STD_LOGIC;
        r_coeffs_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        uniformbytes_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        uniformbytes_ce0 : OUT STD_LOGIC;
        uniformbytes_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        uniformbytes_offset : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component crypto_kem_enc_r_coeffs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component crypto_kem_enc_rm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_kem_enc_rm_seed IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    r_coeffs_U : component crypto_kem_enc_r_coeffs
    generic map (
        DataWidth => 16,
        AddressRange => 701,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r_coeffs_address0,
        ce0 => r_coeffs_ce0,
        we0 => r_coeffs_we0,
        d0 => grp_sample_iid_fu_105_r_coeffs_d0,
        q0 => r_coeffs_q0,
        address1 => grp_poly_S3_tobytes_fu_96_a_coeffs_address1,
        ce1 => r_coeffs_ce1,
        q1 => r_coeffs_q1);

    m_coeffs_U : component crypto_kem_enc_r_coeffs
    generic map (
        DataWidth => 16,
        AddressRange => 701,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => m_coeffs_address0,
        ce0 => m_coeffs_ce0,
        we0 => m_coeffs_we0,
        d0 => grp_sample_iid_fu_105_r_coeffs_d0,
        q0 => m_coeffs_q0,
        address1 => grp_poly_S3_tobytes_fu_96_a_coeffs_address1,
        ce1 => m_coeffs_ce1,
        q1 => m_coeffs_q1);

    rm_U : component crypto_kem_enc_rm
    generic map (
        DataWidth => 8,
        AddressRange => 280,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rm_address0,
        ce0 => rm_ce0,
        we0 => rm_we0,
        d0 => grp_poly_S3_tobytes_fu_96_msg_d0,
        q0 => rm_q0);

    rm_seed_U : component crypto_kem_enc_rm_seed
    generic map (
        DataWidth => 8,
        AddressRange => 1400,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rm_seed_address0,
        ce0 => rm_seed_ce0,
        we0 => rm_seed_we0,
        d0 => grp_randombytes_fu_71_x_d0,
        q0 => rm_seed_q0);

    grp_sha3_256_fu_62 : component sha3_256
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha3_256_fu_62_ap_start,
        ap_done => grp_sha3_256_fu_62_ap_done,
        ap_idle => grp_sha3_256_fu_62_ap_idle,
        ap_ready => grp_sha3_256_fu_62_ap_ready,
        output_r_address0 => grp_sha3_256_fu_62_output_r_address0,
        output_r_ce0 => grp_sha3_256_fu_62_output_r_ce0,
        output_r_we0 => grp_sha3_256_fu_62_output_r_we0,
        output_r_d0 => grp_sha3_256_fu_62_output_r_d0,
        input_r_address0 => grp_sha3_256_fu_62_input_r_address0,
        input_r_ce0 => grp_sha3_256_fu_62_input_r_ce0,
        input_r_q0 => rm_q0);

    grp_randombytes_fu_71 : component randombytes
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_randombytes_fu_71_ap_start,
        ap_done => grp_randombytes_fu_71_ap_done,
        ap_idle => grp_randombytes_fu_71_ap_idle,
        ap_ready => grp_randombytes_fu_71_ap_ready,
        x_address0 => grp_randombytes_fu_71_x_address0,
        x_ce0 => grp_randombytes_fu_71_x_ce0,
        x_we0 => grp_randombytes_fu_71_x_we0,
        x_d0 => grp_randombytes_fu_71_x_d0,
        DRBG_ctx_V_address0 => grp_randombytes_fu_71_DRBG_ctx_V_address0,
        DRBG_ctx_V_ce0 => grp_randombytes_fu_71_DRBG_ctx_V_ce0,
        DRBG_ctx_V_we0 => grp_randombytes_fu_71_DRBG_ctx_V_we0,
        DRBG_ctx_V_d0 => grp_randombytes_fu_71_DRBG_ctx_V_d0,
        DRBG_ctx_V_q0 => DRBG_ctx_V_q0,
        DRBG_ctx_V_address1 => grp_randombytes_fu_71_DRBG_ctx_V_address1,
        DRBG_ctx_V_ce1 => grp_randombytes_fu_71_DRBG_ctx_V_ce1,
        DRBG_ctx_V_q1 => DRBG_ctx_V_q1,
        DRBG_ctx_Key_address0 => grp_randombytes_fu_71_DRBG_ctx_Key_address0,
        DRBG_ctx_Key_ce0 => grp_randombytes_fu_71_DRBG_ctx_Key_ce0,
        DRBG_ctx_Key_we0 => grp_randombytes_fu_71_DRBG_ctx_Key_we0,
        DRBG_ctx_Key_d0 => grp_randombytes_fu_71_DRBG_ctx_Key_d0,
        DRBG_ctx_Key_q0 => DRBG_ctx_Key_q0,
        DRBG_ctx_Key_address1 => grp_randombytes_fu_71_DRBG_ctx_Key_address1,
        DRBG_ctx_Key_ce1 => grp_randombytes_fu_71_DRBG_ctx_Key_ce1,
        DRBG_ctx_Key_q1 => DRBG_ctx_Key_q1,
        DRBG_ctx_reseed_counter_i => DRBG_ctx_reseed_counter_i,
        DRBG_ctx_reseed_counter_o => grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o,
        DRBG_ctx_reseed_counter_o_ap_vld => grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o_ap_vld);

    grp_owcpa_enc_fu_87 : component owcpa_enc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_owcpa_enc_fu_87_ap_start,
        ap_done => grp_owcpa_enc_fu_87_ap_done,
        ap_idle => grp_owcpa_enc_fu_87_ap_idle,
        ap_ready => grp_owcpa_enc_fu_87_ap_ready,
        c_address0 => grp_owcpa_enc_fu_87_c_address0,
        c_ce0 => grp_owcpa_enc_fu_87_c_ce0,
        c_we0 => grp_owcpa_enc_fu_87_c_we0,
        c_d0 => grp_owcpa_enc_fu_87_c_d0,
        c_address1 => grp_owcpa_enc_fu_87_c_address1,
        c_ce1 => grp_owcpa_enc_fu_87_c_ce1,
        c_we1 => grp_owcpa_enc_fu_87_c_we1,
        c_d1 => grp_owcpa_enc_fu_87_c_d1,
        rm_address0 => grp_owcpa_enc_fu_87_rm_address0,
        rm_ce0 => grp_owcpa_enc_fu_87_rm_ce0,
        rm_q0 => rm_q0,
        pk_address0 => grp_owcpa_enc_fu_87_pk_address0,
        pk_ce0 => grp_owcpa_enc_fu_87_pk_ce0,
        pk_q0 => pk_q0,
        pk_address1 => grp_owcpa_enc_fu_87_pk_address1,
        pk_ce1 => grp_owcpa_enc_fu_87_pk_ce1,
        pk_q1 => pk_q1);

    grp_poly_S3_tobytes_fu_96 : component poly_S3_tobytes
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_poly_S3_tobytes_fu_96_ap_start,
        ap_done => grp_poly_S3_tobytes_fu_96_ap_done,
        ap_idle => grp_poly_S3_tobytes_fu_96_ap_idle,
        ap_ready => grp_poly_S3_tobytes_fu_96_ap_ready,
        msg_address0 => grp_poly_S3_tobytes_fu_96_msg_address0,
        msg_ce0 => grp_poly_S3_tobytes_fu_96_msg_ce0,
        msg_we0 => grp_poly_S3_tobytes_fu_96_msg_we0,
        msg_d0 => grp_poly_S3_tobytes_fu_96_msg_d0,
        msg_offset => grp_poly_S3_tobytes_fu_96_msg_offset,
        a_coeffs_address0 => grp_poly_S3_tobytes_fu_96_a_coeffs_address0,
        a_coeffs_ce0 => grp_poly_S3_tobytes_fu_96_a_coeffs_ce0,
        a_coeffs_q0 => grp_poly_S3_tobytes_fu_96_a_coeffs_q0,
        a_coeffs_address1 => grp_poly_S3_tobytes_fu_96_a_coeffs_address1,
        a_coeffs_ce1 => grp_poly_S3_tobytes_fu_96_a_coeffs_ce1,
        a_coeffs_q1 => grp_poly_S3_tobytes_fu_96_a_coeffs_q1);

    grp_sample_iid_fu_105 : component sample_iid
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sample_iid_fu_105_ap_start,
        ap_done => grp_sample_iid_fu_105_ap_done,
        ap_idle => grp_sample_iid_fu_105_ap_idle,
        ap_ready => grp_sample_iid_fu_105_ap_ready,
        r_coeffs_address0 => grp_sample_iid_fu_105_r_coeffs_address0,
        r_coeffs_ce0 => grp_sample_iid_fu_105_r_coeffs_ce0,
        r_coeffs_we0 => grp_sample_iid_fu_105_r_coeffs_we0,
        r_coeffs_d0 => grp_sample_iid_fu_105_r_coeffs_d0,
        uniformbytes_address0 => grp_sample_iid_fu_105_uniformbytes_address0,
        uniformbytes_ce0 => grp_sample_iid_fu_105_uniformbytes_ce0,
        uniformbytes_q0 => rm_seed_q0,
        uniformbytes_offset => grp_sample_iid_fu_105_uniformbytes_offset);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_owcpa_enc_fu_87_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_owcpa_enc_fu_87_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_owcpa_enc_fu_87_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_owcpa_enc_fu_87_ap_ready = ap_const_logic_1)) then 
                    grp_owcpa_enc_fu_87_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_poly_S3_tobytes_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_poly_S3_tobytes_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_poly_S3_tobytes_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_poly_S3_tobytes_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_poly_S3_tobytes_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_randombytes_fu_71_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_randombytes_fu_71_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_randombytes_fu_71_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_randombytes_fu_71_ap_ready = ap_const_logic_1)) then 
                    grp_randombytes_fu_71_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sample_iid_fu_105_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sample_iid_fu_105_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_sample_iid_fu_105_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sample_iid_fu_105_ap_ready = ap_const_logic_1)) then 
                    grp_sample_iid_fu_105_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha3_256_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha3_256_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_sha3_256_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha3_256_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_sha3_256_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_sha3_256_fu_62_ap_done, grp_randombytes_fu_71_ap_done, grp_owcpa_enc_fu_87_ap_done, grp_poly_S3_tobytes_fu_96_ap_done, grp_sample_iid_fu_105_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state4, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_randombytes_fu_71_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_sample_iid_fu_105_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_poly_S3_tobytes_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_sha3_256_fu_62_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_owcpa_enc_fu_87_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    DRBG_ctx_Key_address0 <= grp_randombytes_fu_71_DRBG_ctx_Key_address0;
    DRBG_ctx_Key_address1 <= grp_randombytes_fu_71_DRBG_ctx_Key_address1;
    DRBG_ctx_Key_ce0 <= grp_randombytes_fu_71_DRBG_ctx_Key_ce0;
    DRBG_ctx_Key_ce1 <= grp_randombytes_fu_71_DRBG_ctx_Key_ce1;
    DRBG_ctx_Key_d0 <= grp_randombytes_fu_71_DRBG_ctx_Key_d0;
    DRBG_ctx_Key_we0 <= grp_randombytes_fu_71_DRBG_ctx_Key_we0;
    DRBG_ctx_V_address0 <= grp_randombytes_fu_71_DRBG_ctx_V_address0;
    DRBG_ctx_V_address1 <= grp_randombytes_fu_71_DRBG_ctx_V_address1;
    DRBG_ctx_V_ce0 <= grp_randombytes_fu_71_DRBG_ctx_V_ce0;
    DRBG_ctx_V_ce1 <= grp_randombytes_fu_71_DRBG_ctx_V_ce1;
    DRBG_ctx_V_d0 <= grp_randombytes_fu_71_DRBG_ctx_V_d0;
    DRBG_ctx_V_we0 <= grp_randombytes_fu_71_DRBG_ctx_V_we0;

    DRBG_ctx_reseed_counter_o_assign_proc : process(DRBG_ctx_reseed_counter_i, grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o, grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o_ap_vld, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o_ap_vld = ap_const_logic_1))) then 
            DRBG_ctx_reseed_counter_o <= grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o;
        else 
            DRBG_ctx_reseed_counter_o <= DRBG_ctx_reseed_counter_i;
        end if; 
    end process;

    DRBG_ctx_reseed_counter_o_ap_vld <= grp_randombytes_fu_71_DRBG_ctx_reseed_counter_o_ap_vld;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state6_on_subcall_done_assign_proc : process(grp_poly_S3_tobytes_fu_96_ap_done, grp_sample_iid_fu_105_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_sample_iid_fu_105_ap_done = ap_const_logic_0) or (grp_poly_S3_tobytes_fu_96_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_owcpa_enc_fu_87_ap_done, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_owcpa_enc_fu_87_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_owcpa_enc_fu_87_ap_done, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_owcpa_enc_fu_87_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;
    c_address0 <= grp_owcpa_enc_fu_87_c_address0;
    c_address1 <= grp_owcpa_enc_fu_87_c_address1;
    c_ce0 <= grp_owcpa_enc_fu_87_c_ce0;
    c_ce1 <= grp_owcpa_enc_fu_87_c_ce1;
    c_d0 <= grp_owcpa_enc_fu_87_c_d0;
    c_d1 <= grp_owcpa_enc_fu_87_c_d1;
    c_we0 <= grp_owcpa_enc_fu_87_c_we0;
    c_we1 <= grp_owcpa_enc_fu_87_c_we1;
    grp_owcpa_enc_fu_87_ap_start <= grp_owcpa_enc_fu_87_ap_start_reg;

    grp_poly_S3_tobytes_fu_96_a_coeffs_q0_assign_proc : process(r_coeffs_q0, m_coeffs_q0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q0 <= m_coeffs_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q0 <= r_coeffs_q0;
        else 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_poly_S3_tobytes_fu_96_a_coeffs_q1_assign_proc : process(r_coeffs_q1, m_coeffs_q1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q1 <= m_coeffs_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q1 <= r_coeffs_q1;
        else 
            grp_poly_S3_tobytes_fu_96_a_coeffs_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_poly_S3_tobytes_fu_96_ap_start <= grp_poly_S3_tobytes_fu_96_ap_start_reg;

    grp_poly_S3_tobytes_fu_96_msg_offset_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_poly_S3_tobytes_fu_96_msg_offset <= ap_const_lv10_8C;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_poly_S3_tobytes_fu_96_msg_offset <= ap_const_lv10_0;
        else 
            grp_poly_S3_tobytes_fu_96_msg_offset <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_randombytes_fu_71_ap_start <= grp_randombytes_fu_71_ap_start_reg;
    grp_sample_iid_fu_105_ap_start <= grp_sample_iid_fu_105_ap_start_reg;

    grp_sample_iid_fu_105_uniformbytes_offset_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_sample_iid_fu_105_uniformbytes_offset <= ap_const_lv12_2BC;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_sample_iid_fu_105_uniformbytes_offset <= ap_const_lv12_0;
        else 
            grp_sample_iid_fu_105_uniformbytes_offset <= "XXXXXXXXXXXX";
        end if; 
    end process;

    grp_sha3_256_fu_62_ap_start <= grp_sha3_256_fu_62_ap_start_reg;
    k_address0 <= grp_sha3_256_fu_62_output_r_address0;
    k_ce0 <= grp_sha3_256_fu_62_output_r_ce0;
    k_d0 <= grp_sha3_256_fu_62_output_r_d0;
    k_we0 <= grp_sha3_256_fu_62_output_r_we0;

    m_coeffs_address0_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_address0, grp_sample_iid_fu_105_r_coeffs_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            m_coeffs_address0 <= grp_sample_iid_fu_105_r_coeffs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            m_coeffs_address0 <= grp_poly_S3_tobytes_fu_96_a_coeffs_address0;
        else 
            m_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    m_coeffs_ce0_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_ce0, grp_sample_iid_fu_105_r_coeffs_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            m_coeffs_ce0 <= grp_sample_iid_fu_105_r_coeffs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            m_coeffs_ce0 <= grp_poly_S3_tobytes_fu_96_a_coeffs_ce0;
        else 
            m_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m_coeffs_ce1_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            m_coeffs_ce1 <= grp_poly_S3_tobytes_fu_96_a_coeffs_ce1;
        else 
            m_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    m_coeffs_we0_assign_proc : process(grp_sample_iid_fu_105_r_coeffs_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            m_coeffs_we0 <= grp_sample_iid_fu_105_r_coeffs_we0;
        else 
            m_coeffs_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pk_address0 <= grp_owcpa_enc_fu_87_pk_address0;
    pk_address1 <= grp_owcpa_enc_fu_87_pk_address1;
    pk_ce0 <= grp_owcpa_enc_fu_87_pk_ce0;
    pk_ce1 <= grp_owcpa_enc_fu_87_pk_ce1;

    r_coeffs_address0_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_address0, grp_sample_iid_fu_105_r_coeffs_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            r_coeffs_address0 <= grp_sample_iid_fu_105_r_coeffs_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_coeffs_address0 <= grp_poly_S3_tobytes_fu_96_a_coeffs_address0;
        else 
            r_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    r_coeffs_ce0_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_ce0, grp_sample_iid_fu_105_r_coeffs_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            r_coeffs_ce0 <= grp_sample_iid_fu_105_r_coeffs_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_coeffs_ce0 <= grp_poly_S3_tobytes_fu_96_a_coeffs_ce0;
        else 
            r_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r_coeffs_ce1_assign_proc : process(grp_poly_S3_tobytes_fu_96_a_coeffs_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            r_coeffs_ce1 <= grp_poly_S3_tobytes_fu_96_a_coeffs_ce1;
        else 
            r_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r_coeffs_we0_assign_proc : process(grp_sample_iid_fu_105_r_coeffs_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            r_coeffs_we0 <= grp_sample_iid_fu_105_r_coeffs_we0;
        else 
            r_coeffs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rm_address0_assign_proc : process(grp_sha3_256_fu_62_input_r_address0, grp_owcpa_enc_fu_87_rm_address0, grp_poly_S3_tobytes_fu_96_msg_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rm_address0 <= grp_poly_S3_tobytes_fu_96_msg_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rm_address0 <= grp_owcpa_enc_fu_87_rm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rm_address0 <= grp_sha3_256_fu_62_input_r_address0;
        else 
            rm_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rm_ce0_assign_proc : process(grp_sha3_256_fu_62_input_r_ce0, grp_owcpa_enc_fu_87_rm_ce0, grp_poly_S3_tobytes_fu_96_msg_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rm_ce0 <= grp_poly_S3_tobytes_fu_96_msg_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rm_ce0 <= grp_owcpa_enc_fu_87_rm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rm_ce0 <= grp_sha3_256_fu_62_input_r_ce0;
        else 
            rm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rm_seed_address0_assign_proc : process(grp_randombytes_fu_71_x_address0, grp_sample_iid_fu_105_uniformbytes_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rm_seed_address0 <= grp_sample_iid_fu_105_uniformbytes_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rm_seed_address0 <= grp_randombytes_fu_71_x_address0;
        else 
            rm_seed_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    rm_seed_ce0_assign_proc : process(grp_randombytes_fu_71_x_ce0, grp_sample_iid_fu_105_uniformbytes_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rm_seed_ce0 <= grp_sample_iid_fu_105_uniformbytes_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rm_seed_ce0 <= grp_randombytes_fu_71_x_ce0;
        else 
            rm_seed_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rm_seed_we0_assign_proc : process(grp_randombytes_fu_71_x_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rm_seed_we0 <= grp_randombytes_fu_71_x_we0;
        else 
            rm_seed_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rm_we0_assign_proc : process(grp_poly_S3_tobytes_fu_96_msg_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rm_we0 <= grp_poly_S3_tobytes_fu_96_msg_we0;
        else 
            rm_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
