// Seed: 4159335649
`timescale 1ps / 1ps
module module_0 (
    input  id_2,
    output id_3
);
  logic id_4, id_5 = 1'd0;
  assign id_4 = id_2 ? id_3 | id_1 : 1'd0;
  type_0 id_6 (
      1'h0,
      id_4,
      1
  );
  logic id_7;
endmodule
