// Code generated by xgen -g; DO NOT EDIT.

//go:build stm32f215

package rcc

import (
	"embedded/mmio"
	"unsafe"

	"github.com/embeddedgo/stm32/p/mmap"
)

type Periph struct {
	CR         mmio.R32[CR]
	PLLCFGR    mmio.R32[PLLCFGR]
	CFGR       mmio.R32[CFGR]
	CIR        mmio.R32[CIR]
	AHB1RSTR   mmio.R32[AHB1RSTR]
	AHB2RSTR   mmio.R32[AHB2RSTR]
	AHB3RSTR   mmio.R32[AHB3RSTR]
	_          uint32
	APB1RSTR   mmio.R32[APB1RSTR]
	APB2RSTR   mmio.R32[APB2RSTR]
	_          [2]uint32
	AHB1ENR    mmio.R32[AHB1ENR]
	AHB2ENR    mmio.R32[AHB2ENR]
	AHB3ENR    mmio.R32[AHB3ENR]
	_          uint32
	APB1ENR    mmio.R32[APB1ENR]
	APB2ENR    mmio.R32[APB2ENR]
	_          [2]uint32
	AHB1LPENR  mmio.R32[AHB1LPENR]
	AHB2LPENR  mmio.R32[AHB2LPENR]
	AHB3LPENR  mmio.R32[AHB3LPENR]
	_          uint32
	APB1LPENR  mmio.R32[APB1LPENR]
	APB2LPENR  mmio.R32[APB2LPENR]
	_          [2]uint32
	BDCR       mmio.R32[BDCR]
	CSR        mmio.R32[CSR]
	_          [2]uint32
	SSCGR      mmio.R32[SSCGR]
	PLLI2SCFGR mmio.R32[PLLI2SCFGR]
}

func RCC() *Periph { return (*Periph)(unsafe.Pointer(uintptr(mmap.RCC_BASE))) }

func (p *Periph) BaseAddr() uintptr {
	return uintptr(unsafe.Pointer(p))
}

type CR uint32

func HSION_(p *Periph) mmio.RM32[CR]     { return mmio.RM32[CR]{R: &p.CR, Mask: HSION} }
func HSIRDY_(p *Periph) mmio.RM32[CR]    { return mmio.RM32[CR]{R: &p.CR, Mask: HSIRDY} }
func HSITRIM_(p *Periph) mmio.RM32[CR]   { return mmio.RM32[CR]{R: &p.CR, Mask: HSITRIM} }
func HSICAL_(p *Periph) mmio.RM32[CR]    { return mmio.RM32[CR]{R: &p.CR, Mask: HSICAL} }
func HSEON_(p *Periph) mmio.RM32[CR]     { return mmio.RM32[CR]{R: &p.CR, Mask: HSEON} }
func HSERDY_(p *Periph) mmio.RM32[CR]    { return mmio.RM32[CR]{R: &p.CR, Mask: HSERDY} }
func HSEBYP_(p *Periph) mmio.RM32[CR]    { return mmio.RM32[CR]{R: &p.CR, Mask: HSEBYP} }
func CSSON_(p *Periph) mmio.RM32[CR]     { return mmio.RM32[CR]{R: &p.CR, Mask: CSSON} }
func PLLON_(p *Periph) mmio.RM32[CR]     { return mmio.RM32[CR]{R: &p.CR, Mask: PLLON} }
func PLLRDY_(p *Periph) mmio.RM32[CR]    { return mmio.RM32[CR]{R: &p.CR, Mask: PLLRDY} }
func PLLI2SON_(p *Periph) mmio.RM32[CR]  { return mmio.RM32[CR]{R: &p.CR, Mask: PLLI2SON} }
func PLLI2SRDY_(p *Periph) mmio.RM32[CR] { return mmio.RM32[CR]{R: &p.CR, Mask: PLLI2SRDY} }

type PLLCFGR uint32

func PLLM_(p *Periph) mmio.RM32[PLLCFGR]   { return mmio.RM32[PLLCFGR]{R: &p.PLLCFGR, Mask: PLLM} }
func PLLN_(p *Periph) mmio.RM32[PLLCFGR]   { return mmio.RM32[PLLCFGR]{R: &p.PLLCFGR, Mask: PLLN} }
func PLLP_(p *Periph) mmio.RM32[PLLCFGR]   { return mmio.RM32[PLLCFGR]{R: &p.PLLCFGR, Mask: PLLP} }
func PLLSRC_(p *Periph) mmio.RM32[PLLCFGR] { return mmio.RM32[PLLCFGR]{R: &p.PLLCFGR, Mask: PLLSRC} }
func PLLQ_(p *Periph) mmio.RM32[PLLCFGR]   { return mmio.RM32[PLLCFGR]{R: &p.PLLCFGR, Mask: PLLQ} }

type CFGR uint32

func SW_(p *Periph) mmio.RM32[CFGR]      { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: SW} }
func SWS_(p *Periph) mmio.RM32[CFGR]     { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: SWS} }
func HPRE_(p *Periph) mmio.RM32[CFGR]    { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: HPRE} }
func PPRE1_(p *Periph) mmio.RM32[CFGR]   { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: PPRE1} }
func PPRE2_(p *Periph) mmio.RM32[CFGR]   { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: PPRE2} }
func RTCPRE_(p *Periph) mmio.RM32[CFGR]  { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: RTCPRE} }
func MCO1_(p *Periph) mmio.RM32[CFGR]    { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: MCO1} }
func I2SSRC_(p *Periph) mmio.RM32[CFGR]  { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: I2SSRC} }
func MCO1PRE_(p *Periph) mmio.RM32[CFGR] { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: MCO1PRE} }
func MCO2PRE_(p *Periph) mmio.RM32[CFGR] { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: MCO2PRE} }
func MCO2_(p *Periph) mmio.RM32[CFGR]    { return mmio.RM32[CFGR]{R: &p.CFGR, Mask: MCO2} }

type CIR uint32

func LSIRDYF_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSIRDYF} }
func LSERDYF_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSERDYF} }
func HSIRDYF_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSIRDYF} }
func HSERDYF_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSERDYF} }
func PLLRDYF_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLRDYF} }
func PLLI2SRDYF_(p *Periph) mmio.RM32[CIR]  { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLI2SRDYF} }
func CSSF_(p *Periph) mmio.RM32[CIR]        { return mmio.RM32[CIR]{R: &p.CIR, Mask: CSSF} }
func LSIRDYIE_(p *Periph) mmio.RM32[CIR]    { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSIRDYIE} }
func LSERDYIE_(p *Periph) mmio.RM32[CIR]    { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSERDYIE} }
func HSIRDYIE_(p *Periph) mmio.RM32[CIR]    { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSIRDYIE} }
func HSERDYIE_(p *Periph) mmio.RM32[CIR]    { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSERDYIE} }
func PLLRDYIE_(p *Periph) mmio.RM32[CIR]    { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLRDYIE} }
func PLLI2SRDYIE_(p *Periph) mmio.RM32[CIR] { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLI2SRDYIE} }
func LSIRDYC_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSIRDYC} }
func LSERDYC_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: LSERDYC} }
func HSIRDYC_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSIRDYC} }
func HSERDYC_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: HSERDYC} }
func PLLRDYC_(p *Periph) mmio.RM32[CIR]     { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLRDYC} }
func PLLI2SRDYC_(p *Periph) mmio.RM32[CIR]  { return mmio.RM32[CIR]{R: &p.CIR, Mask: PLLI2SRDYC} }
func CSSC_(p *Periph) mmio.RM32[CIR]        { return mmio.RM32[CIR]{R: &p.CIR, Mask: CSSC} }

type AHB1RSTR uint32

func GPIOARST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOARST}
}
func GPIOBRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOBRST}
}
func GPIOCRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOCRST}
}
func GPIODRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIODRST}
}
func GPIOERST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOERST}
}
func GPIOFRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOFRST}
}
func GPIOGRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOGRST}
}
func GPIOHRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOHRST}
}
func GPIOIRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: GPIOIRST}
}
func CRCRST_(p *Periph) mmio.RM32[AHB1RSTR] { return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: CRCRST} }
func DMA1RST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: DMA1RST}
}
func DMA2RST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: DMA2RST}
}
func ETHMACRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: ETHMACRST}
}
func OTGHSRST_(p *Periph) mmio.RM32[AHB1RSTR] {
	return mmio.RM32[AHB1RSTR]{R: &p.AHB1RSTR, Mask: OTGHSRST}
}

type AHB2RSTR uint32

func DCMIRST_(p *Periph) mmio.RM32[AHB2RSTR] {
	return mmio.RM32[AHB2RSTR]{R: &p.AHB2RSTR, Mask: DCMIRST}
}
func CRYPRST_(p *Periph) mmio.RM32[AHB2RSTR] {
	return mmio.RM32[AHB2RSTR]{R: &p.AHB2RSTR, Mask: CRYPRST}
}
func HSAHRST_(p *Periph) mmio.RM32[AHB2RSTR] {
	return mmio.RM32[AHB2RSTR]{R: &p.AHB2RSTR, Mask: HSAHRST}
}
func RNGRST_(p *Periph) mmio.RM32[AHB2RSTR] { return mmio.RM32[AHB2RSTR]{R: &p.AHB2RSTR, Mask: RNGRST} }
func OTGFSRST_(p *Periph) mmio.RM32[AHB2RSTR] {
	return mmio.RM32[AHB2RSTR]{R: &p.AHB2RSTR, Mask: OTGFSRST}
}

type AHB3RSTR uint32

func FSMCRST_(p *Periph) mmio.RM32[AHB3RSTR] {
	return mmio.RM32[AHB3RSTR]{R: &p.AHB3RSTR, Mask: FSMCRST}
}

type APB1RSTR uint32

func TIM2RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM2RST}
}
func TIM3RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM3RST}
}
func TIM4RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM4RST}
}
func TIM5RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM5RST}
}
func TIM6RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM6RST}
}
func TIM7RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM7RST}
}
func TIM12RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM12RST}
}
func TIM13RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM13RST}
}
func TIM14RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: TIM14RST}
}
func WWDGRST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: WWDGRST}
}
func SPI2RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: SPI2RST}
}
func SPI3RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: SPI3RST}
}
func UART2RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: UART2RST}
}
func UART3RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: UART3RST}
}
func UART4RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: UART4RST}
}
func UART5RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: UART5RST}
}
func I2C1RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: I2C1RST}
}
func I2C2RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: I2C2RST}
}
func I2C3RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: I2C3RST}
}
func CAN1RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: CAN1RST}
}
func CAN2RST_(p *Periph) mmio.RM32[APB1RSTR] {
	return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: CAN2RST}
}
func PWRRST_(p *Periph) mmio.RM32[APB1RSTR] { return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: PWRRST} }
func DACRST_(p *Periph) mmio.RM32[APB1RSTR] { return mmio.RM32[APB1RSTR]{R: &p.APB1RSTR, Mask: DACRST} }

type APB2RSTR uint32

func TIM1RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: TIM1RST}
}
func TIM8RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: TIM8RST}
}
func USART1RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: USART1RST}
}
func USART6RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: USART6RST}
}
func ADCRST_(p *Periph) mmio.RM32[APB2RSTR] { return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: ADCRST} }
func SDIORST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: SDIORST}
}
func SPI1RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: SPI1RST}
}
func SYSCFGRST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: SYSCFGRST}
}
func TIM9RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: TIM9RST}
}
func TIM10RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: TIM10RST}
}
func TIM11RST_(p *Periph) mmio.RM32[APB2RSTR] {
	return mmio.RM32[APB2RSTR]{R: &p.APB2RSTR, Mask: TIM11RST}
}

type AHB1ENR uint32

func GPIOAEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOAEN} }
func GPIOBEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOBEN} }
func GPIOCEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOCEN} }
func GPIODEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIODEN} }
func GPIOEEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOEEN} }
func GPIOFEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOFEN} }
func GPIOGEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOGEN} }
func GPIOHEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOHEN} }
func GPIOIEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: GPIOIEN} }
func CRCEN_(p *Periph) mmio.RM32[AHB1ENR]   { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: CRCEN} }
func BKPSRAMEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: BKPSRAMEN}
}
func DMA1EN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: DMA1EN} }
func DMA2EN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: DMA2EN} }
func ETHMACEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: ETHMACEN}
}
func ETHMACTXEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: ETHMACTXEN}
}
func ETHMACRXEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: ETHMACRXEN}
}
func ETHMACPTPEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: ETHMACPTPEN}
}
func OTGHSEN_(p *Periph) mmio.RM32[AHB1ENR] { return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: OTGHSEN} }
func OTGHSULPIEN_(p *Periph) mmio.RM32[AHB1ENR] {
	return mmio.RM32[AHB1ENR]{R: &p.AHB1ENR, Mask: OTGHSULPIEN}
}

type AHB2ENR uint32

func DCMIEN_(p *Periph) mmio.RM32[AHB2ENR]  { return mmio.RM32[AHB2ENR]{R: &p.AHB2ENR, Mask: DCMIEN} }
func CRYPEN_(p *Periph) mmio.RM32[AHB2ENR]  { return mmio.RM32[AHB2ENR]{R: &p.AHB2ENR, Mask: CRYPEN} }
func HASHEN_(p *Periph) mmio.RM32[AHB2ENR]  { return mmio.RM32[AHB2ENR]{R: &p.AHB2ENR, Mask: HASHEN} }
func RNGEN_(p *Periph) mmio.RM32[AHB2ENR]   { return mmio.RM32[AHB2ENR]{R: &p.AHB2ENR, Mask: RNGEN} }
func OTGFSEN_(p *Periph) mmio.RM32[AHB2ENR] { return mmio.RM32[AHB2ENR]{R: &p.AHB2ENR, Mask: OTGFSEN} }

type AHB3ENR uint32

func FSMCEN_(p *Periph) mmio.RM32[AHB3ENR] { return mmio.RM32[AHB3ENR]{R: &p.AHB3ENR, Mask: FSMCEN} }

type APB1ENR uint32

func TIM2EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM2EN} }
func TIM3EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM3EN} }
func TIM4EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM4EN} }
func TIM5EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM5EN} }
func TIM6EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM6EN} }
func TIM7EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM7EN} }
func TIM12EN_(p *Periph) mmio.RM32[APB1ENR] { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM12EN} }
func TIM13EN_(p *Periph) mmio.RM32[APB1ENR] { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM13EN} }
func TIM14EN_(p *Periph) mmio.RM32[APB1ENR] { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: TIM14EN} }
func WWDGEN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: WWDGEN} }
func SPI2EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: SPI2EN} }
func SPI3EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: SPI3EN} }
func USART2EN_(p *Periph) mmio.RM32[APB1ENR] {
	return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: USART2EN}
}
func USART3EN_(p *Periph) mmio.RM32[APB1ENR] {
	return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: USART3EN}
}
func UART4EN_(p *Periph) mmio.RM32[APB1ENR] { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: UART4EN} }
func UART5EN_(p *Periph) mmio.RM32[APB1ENR] { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: UART5EN} }
func I2C1EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: I2C1EN} }
func I2C2EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: I2C2EN} }
func I2C3EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: I2C3EN} }
func CAN1EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: CAN1EN} }
func CAN2EN_(p *Periph) mmio.RM32[APB1ENR]  { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: CAN2EN} }
func PWREN_(p *Periph) mmio.RM32[APB1ENR]   { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: PWREN} }
func DACEN_(p *Periph) mmio.RM32[APB1ENR]   { return mmio.RM32[APB1ENR]{R: &p.APB1ENR, Mask: DACEN} }

type APB2ENR uint32

func TIM1EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: TIM1EN} }
func TIM8EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: TIM8EN} }
func USART1EN_(p *Periph) mmio.RM32[APB2ENR] {
	return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: USART1EN}
}
func USART6EN_(p *Periph) mmio.RM32[APB2ENR] {
	return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: USART6EN}
}
func ADC1EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: ADC1EN} }
func ADC2EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: ADC2EN} }
func ADC3EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: ADC3EN} }
func SDIOEN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: SDIOEN} }
func SPI1EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: SPI1EN} }
func SYSCFGEN_(p *Periph) mmio.RM32[APB2ENR] {
	return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: SYSCFGEN}
}
func TIM9EN_(p *Periph) mmio.RM32[APB2ENR]  { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: TIM9EN} }
func TIM10EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: TIM10EN} }
func TIM11EN_(p *Periph) mmio.RM32[APB2ENR] { return mmio.RM32[APB2ENR]{R: &p.APB2ENR, Mask: TIM11EN} }

type AHB1LPENR uint32

func GPIOALPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOALPEN}
}
func GPIOBLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOBLPEN}
}
func GPIOCLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOCLPEN}
}
func GPIODLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIODLPEN}
}
func GPIOELPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOELPEN}
}
func GPIOFLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOFLPEN}
}
func GPIOGLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOGLPEN}
}
func GPIOHLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOHLPEN}
}
func GPIOILPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: GPIOILPEN}
}
func CRCLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: CRCLPEN}
}
func FLITFLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: FLITFLPEN}
}
func SRAM1LPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: SRAM1LPEN}
}
func SRAM2LPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: SRAM2LPEN}
}
func BKPSRAMLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: BKPSRAMLPEN}
}
func DMA1LPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: DMA1LPEN}
}
func DMA2LPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: DMA2LPEN}
}
func ETHMACLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: ETHMACLPEN}
}
func ETHMACTXLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: ETHMACTXLPEN}
}
func ETHMACRXLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: ETHMACRXLPEN}
}
func ETHMACPTPLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: ETHMACPTPLPEN}
}
func OTGHSLPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: OTGHSLPEN}
}
func OTGHSULPILPEN_(p *Periph) mmio.RM32[AHB1LPENR] {
	return mmio.RM32[AHB1LPENR]{R: &p.AHB1LPENR, Mask: OTGHSULPILPEN}
}

type AHB2LPENR uint32

func DCMILPEN_(p *Periph) mmio.RM32[AHB2LPENR] {
	return mmio.RM32[AHB2LPENR]{R: &p.AHB2LPENR, Mask: DCMILPEN}
}
func CRYPLPEN_(p *Periph) mmio.RM32[AHB2LPENR] {
	return mmio.RM32[AHB2LPENR]{R: &p.AHB2LPENR, Mask: CRYPLPEN}
}
func HASHLPEN_(p *Periph) mmio.RM32[AHB2LPENR] {
	return mmio.RM32[AHB2LPENR]{R: &p.AHB2LPENR, Mask: HASHLPEN}
}
func RNGLPEN_(p *Periph) mmio.RM32[AHB2LPENR] {
	return mmio.RM32[AHB2LPENR]{R: &p.AHB2LPENR, Mask: RNGLPEN}
}
func OTGFSLPEN_(p *Periph) mmio.RM32[AHB2LPENR] {
	return mmio.RM32[AHB2LPENR]{R: &p.AHB2LPENR, Mask: OTGFSLPEN}
}

type AHB3LPENR uint32

func FSMCLPEN_(p *Periph) mmio.RM32[AHB3LPENR] {
	return mmio.RM32[AHB3LPENR]{R: &p.AHB3LPENR, Mask: FSMCLPEN}
}

type APB1LPENR uint32

func TIM2LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM2LPEN}
}
func TIM3LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM3LPEN}
}
func TIM4LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM4LPEN}
}
func TIM5LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM5LPEN}
}
func TIM6LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM6LPEN}
}
func TIM7LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM7LPEN}
}
func TIM12LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM12LPEN}
}
func TIM13LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM13LPEN}
}
func TIM14LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: TIM14LPEN}
}
func WWDGLPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: WWDGLPEN}
}
func SPI2LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: SPI2LPEN}
}
func SPI3LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: SPI3LPEN}
}
func USART2LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: USART2LPEN}
}
func USART3LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: USART3LPEN}
}
func UART4LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: UART4LPEN}
}
func UART5LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: UART5LPEN}
}
func I2C1LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: I2C1LPEN}
}
func I2C2LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: I2C2LPEN}
}
func I2C3LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: I2C3LPEN}
}
func CAN1LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: CAN1LPEN}
}
func CAN2LPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: CAN2LPEN}
}
func PWRLPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: PWRLPEN}
}
func DACLPEN_(p *Periph) mmio.RM32[APB1LPENR] {
	return mmio.RM32[APB1LPENR]{R: &p.APB1LPENR, Mask: DACLPEN}
}

type APB2LPENR uint32

func TIM1LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: TIM1LPEN}
}
func TIM8LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: TIM8LPEN}
}
func USART1LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: USART1LPEN}
}
func USART6LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: USART6LPEN}
}
func ADC1LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: ADC1LPEN}
}
func ADC2LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: ADC2LPEN}
}
func ADC3LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: ADC3LPEN}
}
func SDIOLPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: SDIOLPEN}
}
func SPI1LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: SPI1LPEN}
}
func SYSCFGLPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: SYSCFGLPEN}
}
func TIM9LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: TIM9LPEN}
}
func TIM10LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: TIM10LPEN}
}
func TIM11LPEN_(p *Periph) mmio.RM32[APB2LPENR] {
	return mmio.RM32[APB2LPENR]{R: &p.APB2LPENR, Mask: TIM11LPEN}
}

type BDCR uint32

func LSEON_(p *Periph) mmio.RM32[BDCR]  { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: LSEON} }
func LSERDY_(p *Periph) mmio.RM32[BDCR] { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: LSERDY} }
func LSEBYP_(p *Periph) mmio.RM32[BDCR] { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: LSEBYP} }
func RTCSEL_(p *Periph) mmio.RM32[BDCR] { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: RTCSEL} }
func RTCEN_(p *Periph) mmio.RM32[BDCR]  { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: RTCEN} }
func BDRST_(p *Periph) mmio.RM32[BDCR]  { return mmio.RM32[BDCR]{R: &p.BDCR, Mask: BDRST} }

type CSR uint32

func LSION_(p *Periph) mmio.RM32[CSR]    { return mmio.RM32[CSR]{R: &p.CSR, Mask: LSION} }
func LSIRDY_(p *Periph) mmio.RM32[CSR]   { return mmio.RM32[CSR]{R: &p.CSR, Mask: LSIRDY} }
func RMVF_(p *Periph) mmio.RM32[CSR]     { return mmio.RM32[CSR]{R: &p.CSR, Mask: RMVF} }
func BORRSTF_(p *Periph) mmio.RM32[CSR]  { return mmio.RM32[CSR]{R: &p.CSR, Mask: BORRSTF} }
func PADRSTF_(p *Periph) mmio.RM32[CSR]  { return mmio.RM32[CSR]{R: &p.CSR, Mask: PADRSTF} }
func PORRSTF_(p *Periph) mmio.RM32[CSR]  { return mmio.RM32[CSR]{R: &p.CSR, Mask: PORRSTF} }
func SFTRSTF_(p *Periph) mmio.RM32[CSR]  { return mmio.RM32[CSR]{R: &p.CSR, Mask: SFTRSTF} }
func WDGRSTF_(p *Periph) mmio.RM32[CSR]  { return mmio.RM32[CSR]{R: &p.CSR, Mask: WDGRSTF} }
func WWDGRSTF_(p *Periph) mmio.RM32[CSR] { return mmio.RM32[CSR]{R: &p.CSR, Mask: WWDGRSTF} }
func LPWRRSTF_(p *Periph) mmio.RM32[CSR] { return mmio.RM32[CSR]{R: &p.CSR, Mask: LPWRRSTF} }

type SSCGR uint32

func MODPER_(p *Periph) mmio.RM32[SSCGR]    { return mmio.RM32[SSCGR]{R: &p.SSCGR, Mask: MODPER} }
func INCSTEP_(p *Periph) mmio.RM32[SSCGR]   { return mmio.RM32[SSCGR]{R: &p.SSCGR, Mask: INCSTEP} }
func SPREADSEL_(p *Periph) mmio.RM32[SSCGR] { return mmio.RM32[SSCGR]{R: &p.SSCGR, Mask: SPREADSEL} }
func SSCGEN_(p *Periph) mmio.RM32[SSCGR]    { return mmio.RM32[SSCGR]{R: &p.SSCGR, Mask: SSCGEN} }

type PLLI2SCFGR uint32

func PLLI2SN0_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN0}
}
func PLLI2SN1_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN1}
}
func PLLI2SN2_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN2}
}
func PLLI2SN3_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN3}
}
func PLLI2SN4_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN4}
}
func PLLI2SN5_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN5}
}
func PLLI2SN6_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN6}
}
func PLLI2SN7_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN7}
}
func PLLI2SN8_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SN8}
}
func PLLI2SR0_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SR0}
}
func PLLI2SR1_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SR1}
}
func PLLI2SR2_(p *Periph) mmio.RM32[PLLI2SCFGR] {
	return mmio.RM32[PLLI2SCFGR]{R: &p.PLLI2SCFGR, Mask: PLLI2SR2}
}
