<profile>

<section name = "Vivado HLS Report for 'canny_edge_rectangle_2'" level="0">
<item name = "Date">Fri May 26 21:01:37 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cannyRectangle</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00, 7.268, 1.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bh_blk_n">9, 2, 1, 2</column>
<column name="bh_out1_blk_n">9, 2, 1, 2</column>
<column name="bh_out_blk_n">9, 2, 1, 2</column>
<column name="bl_blk_n">9, 2, 1, 2</column>
<column name="bl_out2_blk_n">9, 2, 1, 2</column>
<column name="bl_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, canny_edge_rectangle.2, return value</column>
<column name="bh_dout">in, 8, ap_fifo, bh, pointer</column>
<column name="bh_empty_n">in, 1, ap_fifo, bh, pointer</column>
<column name="bh_read">out, 1, ap_fifo, bh, pointer</column>
<column name="bl_dout">in, 8, ap_fifo, bl, pointer</column>
<column name="bl_empty_n">in, 1, ap_fifo, bl, pointer</column>
<column name="bl_read">out, 1, ap_fifo, bl, pointer</column>
<column name="bh_out_din">out, 8, ap_fifo, bh_out, pointer</column>
<column name="bh_out_full_n">in, 1, ap_fifo, bh_out, pointer</column>
<column name="bh_out_write">out, 1, ap_fifo, bh_out, pointer</column>
<column name="bh_out1_din">out, 8, ap_fifo, bh_out1, pointer</column>
<column name="bh_out1_full_n">in, 1, ap_fifo, bh_out1, pointer</column>
<column name="bh_out1_write">out, 1, ap_fifo, bh_out1, pointer</column>
<column name="bl_out_din">out, 8, ap_fifo, bl_out, pointer</column>
<column name="bl_out_full_n">in, 1, ap_fifo, bl_out, pointer</column>
<column name="bl_out_write">out, 1, ap_fifo, bl_out, pointer</column>
<column name="bl_out2_din">out, 8, ap_fifo, bl_out2, pointer</column>
<column name="bl_out2_full_n">in, 1, ap_fifo, bl_out2, pointer</column>
<column name="bl_out2_write">out, 1, ap_fifo, bl_out2, pointer</column>
</table>
</item>
</section>
</profile>
