#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  6 12:09:12 2024
# Process ID: 3844
# Current directory: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2492 C:\Users\haoxu\Documents\m152a\lab2\floating_point_conversion\floating_point_conversion.xpr
# Log file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/vivado.log
# Journal file: C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 902.797 ; gain = 158.699
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim/xsim.dir/floating_point_conversion_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  6 12:10:59 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 908.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 924.055 ; gain = 15.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 936.156 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
leading zeros:           3
in_D value is 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 936.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
exp:           5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 942.746 ; gain = 0.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
fp_rep:         416
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 945.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
fp_rep:         416  binary 00000000000000000000000110100000: 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 945.332 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
fp_rep:          26  binary 00000000000000000000000000011010: 
Output is 1, 1, 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 951.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
fp_rep:          26  binary 00000000000000000000000000011010: 
Output is 1, 001, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 951.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
fp_rep:         416  binary 00000000000000000000000110100000: 
Output is 1, 101, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 953.891 ; gain = 2.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
in_D value is 110100110000
Output is 1, 101, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 959.574 ; gain = 3.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
in_D value is 110100110000
Output is 1, 101, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000101110
in_D value is 101110000000
Output is 0, 010, 1100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 959.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000101111
in_D value is 101111000000
Output is 0, 010, 1100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 959.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000001111101
in_D value is 111110100000
Output is 0, 100, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 960.480 ; gain = 0.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
Output is 1, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.000 ; gain = 0.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
Output is 1, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 964.242 ; gain = 0.875
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
Output is 1, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.387 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
in_D: 100
Output is 1, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
Output is 1, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
in_D: 100
Output is 1, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
in_D: 1
Output is 1, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
in_D: 0
Output is 1, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111111111111
in_D value is 100000000000
Output is 1, 000, 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 965.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 011111111111
in_D value is 111111111110
Output is 0, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 966.039 ; gain = 0.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 966.582 ; gain = 0.051
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 966.582 ; gain = 0.543
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 966.582 ; gain = 0.543
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000000
in_D value is 000000000000
Output is 0, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 973.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000101110
in_D value is 101110000000
Output is 0, 010, 1100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 973.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
in_D value is 110100110000
Output is 1, 101, 0110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 974.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 111001011010
in_D value is 110100110000
Output is 1, 101, 1101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 974.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000010
in_D value is 100000000000
Output is 0, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 975.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000010
in_D value is 100000000000
Output is 0, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 975.211 ; gain = 0.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000010
in_D value is 100000000000
Output is 0, 000, 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 976.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000011
in_D value is 110000000000
Output is 0, 000, 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 976.348 ; gain = 0.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001111
in_D value is 111100000000
Output is 0, 000, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 976.926 ; gain = 0.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000111
in_D value is 111000000000
Output is 0, 000, 0111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 978.051 ; gain = 1.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000001
in_D value is 100000000000
Output is 0, 000, 0001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 978.633 ; gain = 0.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000001000
in_D value is 100000000000
Output is 0, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 979.340 ; gain = 0.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000100
in_D value is 100000000000
Output is 0, 000, 0100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 979.777 ; gain = 0.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000000000000
in_D value is 000000000000
Output is 0, 000, 0000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 980.734 ; gain = 0.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 000010000000
in_D value is 100000000000
Output is 0, 100, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 981.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
in_D value is 100000000000
Output is 1, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 981.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000001
in_D value is 111111111110
Output is 1, 111, 1111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 981.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'floating_point_conversion_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj floating_point_conversion_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpcvt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.srcs/sources_1/new/floating_point_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_conversion_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7bdf4f29ed5b44dca7b4899c5c18519d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_conversion_tb_behav xil_defaultlib.floating_point_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpcvt
Compiling module xil_defaultlib.floating_point_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_conversion_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/haoxu/Documents/m152a/lab2/floating_point_conversion/floating_point_conversion.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "floating_point_conversion_tb_behav -key {Behavioral:sim_1:Functional:floating_point_conversion_tb} -tclbatch {floating_point_conversion_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source floating_point_conversion_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
original in_D value is 100000000000
in_D value is 100000000000
Output is 1, 000, 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'floating_point_conversion_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 981.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 14:08:49 2024...
