Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/ABTB_isim_beh.exe -prj D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/ABTB_beh.prj work.ABTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/Full_Adder.vhd" into library work
Parsing VHDL file "D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/AddSub.vhd" into library work
Parsing VHDL file "D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/AB.vhd" into library work
Parsing VHDL file "D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/ABTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Full_Adder [full_adder_default]
Compiling architecture behavioral of entity AddSub [addsub_default]
Compiling architecture behavioral of entity AB [ab_default]
Compiling architecture behavior of entity abtb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/University/6/Logic Circuits Lab/HW1/Arithmetic_Block/ABTB_isim_beh.exe
Fuse Memory Usage: 29756 KB
Fuse CPU Usage: 468 ms
