#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan 12 10:25:40 2024
# Process ID: 16344
# Current directory: E:/Verilog_Module/IP/Uart_RX_Core_V1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7716 E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.xpr
# Log file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1/vivado.log
# Journal file: E:/Verilog_Module/IP/Uart_RX_Core_V1_1\vivado.jou
# Running On: LAPTOP-728FV7UV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8446 MB
#-----------------------------------------------------------
start_gui
open_project E:/Verilog_Module/IP/Uart_RX_Core_V1_1/tmp_edit_project.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {E:\Verilog_Module\IP\Uart_RX_Core_V1_1\tmp_edit_project.srcs\sources_1\imports\Uart_RX_Core_V1_1\component.xml}
set_property model_name uart_reg_rx_module [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_implementation -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
set_property model_name uart_reg_rx_module [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file_group xilinx_verilogsynthesis [ipx::current_core]
ipx::remove_file_group xilinx_implementation [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
set_property core_revision 10 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
ipx::remove_bus_interface rst_n [ipx::current_core]
ipx::add_bus_interface rstn [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:signal:reset_rtl:1.0 [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:signal:reset:1.0 [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
set_property interface_mode slave [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
ipx::add_port_map RST [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
set_property physical_name rst_n [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]]
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rstn -of_objects [ipx::current_core]]
ipx::remove_bus_interface rstn [ipx::current_core]
ipx::infer_bus_interface rst_n xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
ipx::remove_file xgui/uart_reg_rx_module_v1_1.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
ipx::add_file E:/Verilog_Module/IP/Uart_RX_Core_V1_1/xgui/uart_reg_rx_module_v1_1.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files ../../../../xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter INSERT_VIP [ipx::get_bus_interfaces rst_n -of_objects [ipx::current_core]]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
set_property interface_mode master [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::remove_port_map CLK [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property interface_mode monitor [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property physical_name clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
ipx::remove_bus_parameter FREQ_TOLERANCE_HZ [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
ipx::remove_bus_parameter INSERT_VIP [ipx::get_bus_interfaces rst_n -of_objects [ipx::current_core]]
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
set_property name resetn [ipx::get_bus_interfaces rst_n -of_objects [ipx::current_core]]
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/verilog_module
