module Zero_Filled( data_i, data_o );

//I/O ports
input	[16-1:0] data_i;
output	[32-1:0] data_o;

//Internal Signals
wire	[32-1:0] data_o;

assign data_o[31:16] = 16'd0;
assign data_o[15:0] = data_i;

endmodule      
