Analysis & Synthesis report for lect_2
Sat Dec 17 19:22:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. State Machine - |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 22. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 23. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 24. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 25. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 26. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 27. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 28. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 29. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 30. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 31. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Source assignments for system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9bh1:auto_generated
 34. Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_001
 36. Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_002
 37. Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001
 40. Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0
 43. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 44. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 45. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 46. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 47. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 48. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 49. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 50. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 51. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 52. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 53. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 54. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 57. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 58. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 59. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 60. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo
 61. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 62. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 63. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto
 64. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 65. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller
 66. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0
 69. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 71. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 72. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 73. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 74. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 75. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 76. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 77. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
 78. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 79. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 82. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router|system_t1_mm_interconnect_0_router_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_001|system_t1_mm_interconnect_0_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_002|system_t1_mm_interconnect_0_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_004|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 90. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 91. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
 92. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
103. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
104. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller
105. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001
106. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
107. Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
108. altsyncram Parameter Settings by Entity Instance
109. Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
110. Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller_001"
111. Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller"
112. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
113. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
114. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode"
115. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router|system_t1_mm_interconnect_0_router_default_decode:the_default_decode"
116. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
117. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
118. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
120. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
121. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
122. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
123. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
124. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
125. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
126. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
127. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
128. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0"
129. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0"
130. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo"
133. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
134. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
135. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
136. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
137. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
138. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
139. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
140. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
141. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
142. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
143. Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
144. Port Connectivity Checks: "system_t1:system_t1_u0"
145. Post-Synthesis Netlist Statistics for Top Partition
146. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages
149. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 17 19:22:13 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lect_2                                      ;
; Top-level Entity Name              ; lect_2                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,012                                       ;
;     Total combinational functions  ; 4,518                                       ;
;     Dedicated logic registers      ; 3,297                                       ;
; Total registers                    ; 3297                                        ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 197,632                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; lect_2             ; lect_2             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                      ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lect_2.v                                                                                                                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v                                                                                    ;             ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v                                ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v                                          ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v                              ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v                                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v                                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v                                  ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v                                ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v                              ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v                                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v                                       ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v                                           ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v                                          ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv                                      ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv                              ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_agent.sv                                    ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_translator.sv                               ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv                                     ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_translator.sv                                ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv                                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v                                        ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v                                      ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v                                  ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_irq_mapper.sv                                          ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v                                             ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv                                ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv                                ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv                                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v                                    ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v                  ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv                         ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv                           ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv                            ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv                        ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv                         ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv                           ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v                                         ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v                                     ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v                     ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v                           ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v                          ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.hex                                   ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v                                     ; system_t1   ;
; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v                                                                 ; system_t1   ;
; sld_virtual_jtag_basic.v                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; altera_std_synchronizer.v                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;             ;
; altsyncram.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; aglobal181.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_cjd1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_cjd1.tdf                                                                      ;             ;
; db/altsyncram_3ad1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_3ad1.tdf                                                                      ;             ;
; db/altsyncram_97d1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_97d1.tdf                                                                      ;             ;
; db/altsyncram_fic1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_fic1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                     ;             ;
; db/altera_mult_add_udu2.v                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_udu2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                   ;             ;
; db/altera_mult_add_eou2.v                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_eou2.v                                                                   ;             ;
; db/altera_mult_add_dou2.v                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_dou2.v                                                                   ;             ;
; db/altera_mult_add_t2v2.v                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_t2v2.v                                                                   ;             ;
; db/altsyncram_tfc1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_tfc1.tdf                                                                      ;             ;
; db/altsyncram_kdf1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_kdf1.tdf                                                                      ;             ;
; db/altsyncram_r3d1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_r3d1.tdf                                                                      ;             ;
; db/altsyncram_7mc1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_7mc1.tdf                                                                      ;             ;
; db/altsyncram_ac71.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_ac71.tdf                                                                      ;             ;
; db/altsyncram_9bh1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_9bh1.tdf                                                                      ;             ;
; pzdyqx.vhd                                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                              ;             ;
; sld_hub.vhd                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sld5486faf8/alt_sld_fab.v                                                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; lpm_mult.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                            ;             ;
; lpm_add_sub.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; multcore.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                            ;             ;
; bypassff.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; db/mult_jp01.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/mult_jp01.tdf                                                                            ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 6,012        ;
;                                             ;              ;
; Total combinational functions               ; 4518         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2556         ;
;     -- 3 input functions                    ; 1267         ;
;     -- <=2 input functions                  ; 695          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 4049         ;
;     -- arithmetic mode                      ; 469          ;
;                                             ;              ;
; Total registers                             ; 3297         ;
;     -- Dedicated logic registers            ; 3297         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 1            ;
; Total memory bits                           ; 197632       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 8            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 3143         ;
; Total fan-out                               ; 31810        ;
; Average fan-out                             ; 3.92         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                                       ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |lect_2                                                                                                                                          ; 4518 (1)            ; 3297 (0)                  ; 197632      ; 8            ; 0       ; 4         ; 1    ; 0            ; |lect_2                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lect_2                                                            ; work         ;
;    |pzdyqx:nabboc|                                                                                                                               ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx                                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                             ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; pzdyqx_impl                                                       ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                         ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                          ; GHVD5181                                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                                  ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                        ; LQYT7093                                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                      ; KIFI3548                                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                                     ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                      ; PUDL0439                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                            ; 165 (1)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|          ; 164 (0)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                    ; 164 (0)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                               ; alt_sld_fab                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                ; 164 (1)             ; 95 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                     ; 163 (0)             ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                 ; 163 (122)           ; 88 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                  ; sld_jtag_hub                                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                   ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                          ; sld_rom_sr                                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                 ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                        ; sld_shadow_jsm                                                    ; altera_sld   ;
;    |system_t1:system_t1_u0|                                                                                                                      ; 4230 (0)            ; 3130 (0)                  ; 197632      ; 8            ; 0       ; 4         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_t1                                                         ; system_t1    ;
;       |altera_reset_controller:rst_controller_001|                                                                                               ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                           ; system_t1    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                        ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                         ; system_t1    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                         ; system_t1    ;
;       |altera_reset_controller:rst_controller|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                           ; system_t1    ;
;       |system_t1_master_0:master_0|                                                                                                              ; 1091 (0)            ; 973 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0                                                                                                                                                                                                                                                                                                                                                                                                ; system_t1_master_0                                                ; system_t1    ;
;          |altera_avalon_packets_to_master:transacto|                                                                                             ; 248 (0)             ; 135 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_packets_to_master                                   ; system_t1    ;
;             |packets_to_master:p2m|                                                                                                              ; 248 (248)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                ; packets_to_master                                                 ; system_t1    ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                            ; 447 (447)           ; 544 (544)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                             ; system_t1    ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_bytes_to_packets                                 ; system_t1    ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 353 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_jtag_interface                                   ; system_t1    ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 350 (0)             ; 264 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                             ; altera_jtag_dc_streaming                                          ; system_t1    ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 16 (4)              ; 47 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                                    ; system_t1    ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 12 (12)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                     ; altera_avalon_st_pipeline_base                                    ; system_t1    ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                                     ; system_t1    ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                                     ; system_t1    ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)               ; 27 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                      ; altera_jtag_src_crosser                                           ; system_t1    ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                           ; altera_jtag_control_signal_crosser                                ; system_t1    ;
;                      |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                      ; altera_std_synchronizer                                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                            ; 333 (319)           ; 187 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                        ; altera_jtag_streaming                                             ; system_t1    ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                           ; altera_avalon_st_idle_inserter                                    ; system_t1    ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                             ; altera_avalon_st_idle_remover                                     ; system_t1    ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                               ; altera_std_synchronizer                                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                      ; altera_std_synchronizer                                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                              ; altera_std_synchronizer                                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer                                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer                                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                     ; altera_jtag_sld_node                                              ; system_t1    ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                   ; sld_virtual_jtag_basic                                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_packets_to_bytes                                 ; system_t1    ;
;          |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                           ; system_t1    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                                         ; system_t1    ;
;       |system_t1_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 326 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0                                       ; system_t1    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                             ; system_t1    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                             ; system_t1    ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                        ; system_t1    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                                        ; system_t1    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                    ; system_t1    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                    ; system_t1    ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                                 ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                     ; system_t1    ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                                        ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                                     ; system_t1    ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                                 ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                                     ; system_t1    ;
;          |system_t1_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                          ; system_t1_mm_interconnect_0_cmd_demux                             ; system_t1    ;
;          |system_t1_mm_interconnect_0_cmd_demux:cmd_demux_002|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                                                                                                          ; system_t1_mm_interconnect_0_cmd_demux                             ; system_t1    ;
;          |system_t1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0_cmd_demux                             ; system_t1    ;
;          |system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                       ; 82 (72)             ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0_cmd_mux                               ; system_t1    ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                                          ; system_t1    ;
;                |altera_merlin_arb_adder:adder|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                   ; altera_merlin_arb_adder                                           ; system_t1    ;
;          |system_t1_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                           ; 76 (67)             ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                  ; system_t1_mm_interconnect_0_cmd_mux                               ; system_t1    ;
;             |altera_merlin_arbitrator:arb|                                                                                                       ; 9 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                                          ; system_t1    ;
;                |altera_merlin_arb_adder:adder|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                       ; altera_merlin_arb_adder                                           ; system_t1    ;
;          |system_t1_mm_interconnect_0_router:router_001|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                ; system_t1_mm_interconnect_0_router                                ; system_t1    ;
;          |system_t1_mm_interconnect_0_router:router_002|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_002                                                                                                                                                                                                                                                                                                                                ; system_t1_mm_interconnect_0_router                                ; system_t1    ;
;          |system_t1_mm_interconnect_0_router:router|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                    ; system_t1_mm_interconnect_0_router                                ; system_t1    ;
;          |system_t1_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                          ; system_t1_mm_interconnect_0_rsp_demux                             ; system_t1    ;
;          |system_t1_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0_rsp_demux                             ; system_t1    ;
;          |system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                       ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0_rsp_mux                               ; system_t1    ;
;          |system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002|                                                                                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                                                                                                                                                                                                                                                              ; system_t1_mm_interconnect_0_rsp_mux                               ; system_t1    ;
;          |system_t1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                  ; system_t1_mm_interconnect_0_rsp_mux                               ; system_t1    ;
;       |system_t1_nios2_gen2_0:nios2_gen2_0|                                                                                                      ; 2804 (33)           ; 2060 (39)                 ; 66560       ; 8            ; 0       ; 4         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                        ; system_t1_nios2_gen2_0                                            ; system_t1    ;
;          |system_t1_nios2_gen2_0_cpu:cpu|                                                                                                        ; 2771 (2181)         ; 2021 (1432)               ; 66560       ; 8            ; 0       ; 4         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                         ; system_t1_nios2_gen2_0_cpu                                        ; system_t1    ;
;             |system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                    ; system_t1_nios2_gen2_0_cpu_bht_module                             ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                          ; altsyncram                                                        ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                           ; altsyncram_97d1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|                                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                            ; system_t1_nios2_gen2_0_cpu_dc_data_module                         ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ; altsyncram                                                        ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                                   ; altsyncram_kdf1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|                                                         ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                              ; system_t1_nios2_gen2_0_cpu_dc_tag_module                          ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                    ; altsyncram                                                        ; work         ;
;                   |altsyncram_tfc1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_tfc1:auto_generated                                                                                                                                                                                                                     ; altsyncram_tfc1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|                                                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                        ; system_t1_nios2_gen2_0_cpu_dc_victim_module                       ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                              ; altsyncram                                                        ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                               ; altsyncram_r3d1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|                                                       ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                            ; system_t1_nios2_gen2_0_cpu_ic_data_module                         ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ; altsyncram                                                        ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                               ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                   ; altsyncram_cjd1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|                                                         ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                              ; system_t1_nios2_gen2_0_cpu_ic_tag_module                          ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                    ; altsyncram                                                        ; work         ;
;                   |altsyncram_3ad1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3ad1:auto_generated                                                                                                                                                                                                                     ; altsyncram_3ad1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|                                                      ; 2 (0)               ; 128 (0)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                           ; system_t1_nios2_gen2_0_cpu_mult_cell                              ; system_t1    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                        ; altera_mult_add                                                   ; work         ;
;                   |altera_mult_add_udu2:auto_generated|                                                                                          ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated                                                                                                                                                                                                    ; altera_mult_add_udu2                                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                  ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                           ; altera_mult_add_rtl                                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                               ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                  ; ama_multiplier_function                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                ; ama_register_function                                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                   ; lpm_mult                                                          ; work         ;
;                               |mult_jp01:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                          ; mult_jp01                                                         ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                              ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                        ; altera_mult_add                                                   ; work         ;
;                   |altera_mult_add_eou2:auto_generated|                                                                                          ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated                                                                                                                                                                                                    ; altera_mult_add_eou2                                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                  ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                           ; altera_mult_add_rtl                                               ; work         ;
;                         |ama_data_split_reg_ext_function:datab_split|                                                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                                               ; ama_data_split_reg_ext_function                                   ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                                      ; ama_dynamic_signed_function                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                               ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                  ; ama_multiplier_function                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                ; ama_register_function                                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                   ; lpm_mult                                                          ; work         ;
;                               |mult_jp01:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                          ; mult_jp01                                                         ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                              ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                        ; altera_mult_add                                                   ; work         ;
;                   |altera_mult_add_dou2:auto_generated|                                                                                          ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated                                                                                                                                                                                                    ; altera_mult_add_dou2                                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                  ; 1 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                           ; altera_mult_add_rtl                                               ; work         ;
;                         |ama_data_split_reg_ext_function:dataa_split|                                                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                                               ; ama_data_split_reg_ext_function                                   ; work         ;
;                            |ama_dynamic_signed_function:data0_signed_extension_block|                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                                      ; ama_dynamic_signed_function                                       ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                               ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                  ; ama_multiplier_function                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                ; ama_register_function                                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                   ; lpm_mult                                                          ; work         ;
;                               |mult_jp01:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                          ; mult_jp01                                                         ; work         ;
;                |altera_mult_add:the_altmult_add_p4|                                                                                              ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4                                                                                                                                                                                                                                        ; altera_mult_add                                                   ; work         ;
;                   |altera_mult_add_t2v2:auto_generated|                                                                                          ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated                                                                                                                                                                                                    ; altera_mult_add_t2v2                                              ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                  ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                           ; altera_mult_add_rtl                                               ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                               ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                  ; ama_multiplier_function                                           ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                ; ama_register_function                                             ; work         ;
;                            |lpm_mult:Mult0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                   ; lpm_mult                                                          ; work         ;
;                               |mult_jp01:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                          ; mult_jp01                                                         ; work         ;
;             |system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|                                                      ; 586 (38)            ; 460 (80)                  ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                           ; system_t1_nios2_gen2_0_cpu_nios2_oci                              ; system_t1    ;
;                |system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|                               ; 116 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                         ; system_t1_nios2_gen2_0_cpu_debug_slave_wrapper                    ; system_t1    ;
;                   |sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy                                                                                                       ; sld_virtual_jtag_basic                                            ; work         ;
;                   |system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|                              ; 10 (10)             ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk                                                                         ; system_t1_nios2_gen2_0_cpu_debug_slave_sysclk                     ; system_t1    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; altera_std_synchronizer                                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; altera_std_synchronizer                                           ; work         ;
;                   |system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|                                    ; 102 (102)           ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck                                                                               ; system_t1_nios2_gen2_0_cpu_debug_slave_tck                        ; system_t1    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; altera_std_synchronizer                                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; altera_std_synchronizer                                           ; work         ;
;                |system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|                                     ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                               ; system_t1_nios2_gen2_0_cpu_nios2_avalon_reg                       ; system_t1    ;
;                |system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break|                                       ; 57 (57)             ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                 ; system_t1_nios2_gen2_0_cpu_nios2_oci_break                        ; system_t1    ;
;                |system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug|                                       ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                 ; system_t1_nios2_gen2_0_cpu_nios2_oci_debug                        ; system_t1    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                             ; altera_std_synchronizer                                           ; work         ;
;                |system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|                                             ; 21 (21)             ; 15 (15)                   ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                                                       ; system_t1_nios2_gen2_0_cpu_nios2_oci_im                           ; system_t1    ;
;                   |system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component| ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component                                                          ; system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module ; system_t1    ;
;                      |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram                                ; altsyncram                                                        ; work         ;
;                         |altsyncram_7mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated ; altsyncram_7mc1                                                   ; work         ;
;                |system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|                                     ; 195 (195)           ; 121 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                                               ; system_t1_nios2_gen2_0_cpu_nios2_oci_itrace                       ; system_t1    ;
;                |system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk|                                         ; 29 (29)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                                                                   ; system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk                         ; system_t1    ;
;                |system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|                                             ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                       ; system_t1_nios2_gen2_0_cpu_nios2_ocimem                           ; system_t1    ;
;                   |system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram                                                                                              ; system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module                   ; system_t1    ;
;                      |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; altsyncram                                                        ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                     ; altsyncram_ac71                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                            ; system_t1_nios2_gen2_0_cpu_register_bank_a_module                 ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ; altsyncram                                                        ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                   ; altsyncram_fic1                                                   ; work         ;
;             |system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b|                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                            ; system_t1_nios2_gen2_0_cpu_register_bank_b_module                 ; system_t1    ;
;                |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ; altsyncram                                                        ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                   ; altsyncram_fic1                                                   ; work         ;
;       |system_t1_onchip_memory2_0:onchip_memory2_0|                                                                                              ; 2 (2)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                ; system_t1_onchip_memory2_0                                        ; system_t1    ;
;          |altsyncram:the_altsyncram|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                        ; work         ;
;             |altsyncram_9bh1:auto_generated|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |lect_2|system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9bh1:auto_generated                                                                                                                                                                                                                                                                                                                       ; altsyncram_9bh1                                                   ; work         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_tfc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 6            ; 64           ; 6            ; 384    ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 11           ; 128          ; 11           ; 1408   ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 36           ; 128          ; 36           ; 4608   ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                           ;
; system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9bh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                       ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; system_t1_onchip_memory2_0.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                  ; IP Include File                                                                                      ;
+--------+-----------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                      ;                                                                                                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                  ;                                                                                                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                        ;                                                                                                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                      ;                                                                                                      ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |lect_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                        ;                                                                                                      ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0                                                                                                                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_jtag_avalon_master         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0                                                                                                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; channel_adapter                   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; timing_adapter                    ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_timing_adt:timing_adt                                                                                                                                                                                                                                                                                              ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                             ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                         ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                                               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                      ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                              ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                    ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                          ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                           ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_002                                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                   ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                 ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                         ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                                                                                                                                                                                                     ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_nios2_gen2                 ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                               ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                           ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                   ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                     ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                               ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                   ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                     ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                   ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                   ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                  ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                      ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                        ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                          ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                        ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                      ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace|system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                   ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                          ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt  ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                  ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc              ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                              ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                      ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t1_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                            ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                          ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                              ;                                                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; OpenCore Plus ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram                                     ;                                                                                                      ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                       ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                            ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A           ; |lect_2|system_t1:system_t1_u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                        ; C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/system_t1.qsys ;
+--------+-----------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                               ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                  ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                  ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                  ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                  ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                  ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 68                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0..2]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[0,1]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[0,1]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_unimp_trap                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_exc_unimp_inst_pri15                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|trc_ctrl_reg[8]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_traceoff                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_traceon                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[1]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_unimp_inst_pri15                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_pcb[0,1]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[1]                                                                                                                                                                                                                            ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[0]                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[12]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[14]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[11]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[13]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[10]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[12]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[11]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[8]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[10]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[7]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[9]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[6]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[8]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[5]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[7]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[4]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[6]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[3]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[5]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[2]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[4]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[1]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[3]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[2]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[12]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[14]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[11]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[13]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[10]                                                                                                                                                                                                                                                                             ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[12]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[9]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[11]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[8]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[10]                                                                                                                                                                                                                                                                            ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[7]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[9]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[6]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[8]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[5]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[7]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[4]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[6]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[3]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[5]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[2]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[4]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[1]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[3]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pc[0]                                                                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[2]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_mul_s3[17..30]                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_mul_s3[31]                                                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..13]                                                                                                                                                                                                                                                           ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                              ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_exc_handler[1..4,6..30]                                                                            ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                                    ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                              ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Merged with system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                    ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                     ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                      ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,6..9,11..14]                                                                                                                                                                                                                                                  ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_frametype[2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|prev_pid                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|itm[34]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|snapped_pid                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_norm_intr_req                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_norm_intr_pri5                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_src2_eq_zero                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|div_src2_eq_zero                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                     ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15..31]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|trc_jtag_addr[7..16]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 357                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                               ; Lost Fanouts              ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                                 ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                            ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                         ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[14],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_exc_handler[31]                                                                                    ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_norm_intr_pri5,                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ;                           ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[1]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[1],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_pcb[1]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_pcb[0]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pcb[0],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_pcb[0]                                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                       ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_exc_unimp_inst_pri15,                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_unimp_inst_pri15                                                                                                                                                                                                                                                               ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                       ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                                               ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                        ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                   ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                              ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                     ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                                                       ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                    ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                           ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC              ; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_frametype[2]                                                                                     ; Stuck at GND              ; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|itm[34]                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3297  ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 238   ;
; Number of registers using Asynchronous Clear ; 2036  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2568  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                    ; 225     ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                          ; 17      ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                     ; 1       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                          ; 19      ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                        ; 1       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                        ; 4       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                           ; 2       ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                      ; 3       ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                     ; 1       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 3       ;
; system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                           ; 3       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; 1       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                 ; 1       ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                   ; 1       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; 1       ;
; system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                        ; 9       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                            ; 1       ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                  ; 8       ;
; system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                             ; 2       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ; 1       ;
; system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|pending_exc_addr[13]                                                                                   ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|div_remainder[14]                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|d_writedata[23]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_inst_result[10]                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_slow_inst_result[26]                                                                                                                                                                                                                                                           ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 34 bits   ; 136 LEs       ; 34 LEs               ; 102 LEs                ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|dct_buffer[25]                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|sync_timer[3]                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|sync_timer[6]                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                     ;
; 9:1                ; 17 bits   ; 102 LEs       ; 34 LEs               ; 68 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|itm[17]                                                                                                ;
; 9:1                ; 12 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace|itm[10]                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                         ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                                             ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|D_src2_reg[1]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |lect_2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9bh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                    ;
+-------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                ;
+-------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                          ;
+----------------+--------------------------------+---------------------------------------------------------------+
; INIT_FILE      ; system_t1_onchip_memory2_0.hex ; String                                                        ;
+----------------+--------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                ;
+------------------------------------+--------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                             ;
; WIDTH_B                            ; 1                              ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                             ;
; INIT_FILE                          ; system_t1_onchip_memory2_0.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 4096                           ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9bh1                ; Untyped                                                             ;
+------------------------------------+--------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router|system_t1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_001|system_t1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router_002|system_t1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_004|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller ;
+---------------------------+-------+------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                 ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                         ;
+---------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                            ;
; Entity Instance                           ; system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                   ;
+----------------+-------+----------+-----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                              ;
+----------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                               ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router|system_t1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                            ;
+---------------+--------+----------+----------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                             ;
+---------------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                            ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                               ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                              ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "system_t1:system_t1_u0"        ;
+---------------+-------+----------+------------------------+
; Port          ; Type  ; Severity ; Details                ;
+---------------+-------+----------+------------------------+
; reset_reset_n ; Input ; Info     ; Explicitly unconnected ;
+---------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 3130                        ;
;     CLR               ; 411                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 12                          ;
;     CLR SLD           ; 13                          ;
;     ENA               ; 901                         ;
;     ENA CLR           ; 1393                        ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 99                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 7                           ;
;     SCLR SLD          ; 17                          ;
;     SLD               ; 20                          ;
;     plain             ; 171                         ;
; cycloneiii_lcell_comb ; 4231                        ;
;     arith             ; 456                         ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 234                         ;
;     normal            ; 3775                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 343                         ;
;         3 data inputs ; 965                         ;
;         4 data inputs ; 2427                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 279                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 17 19:21:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lect_2 -c lect_2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "system_t1.qsys"
Info (12250): 2022.12.17.20:21:17 Progress: Loading lect_2/system_t1.qsys
Info (12250): 2022.12.17.20:21:17 Progress: Reading input file
Info (12250): 2022.12.17.20:21:18 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.12.17.20:21:18 Progress: Parameterizing module clk_0
Info (12250): 2022.12.17.20:21:18 Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Info (12250): 2022.12.17.20:21:18 Progress: Parameterizing module master_0
Info (12250): 2022.12.17.20:21:18 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.12.17.20:21:18 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.12.17.20:21:18 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.12.17.20:21:18 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.12.17.20:21:18 Progress: Building connections
Info (12250): 2022.12.17.20:21:18 Progress: Parameterizing connections
Info (12250): 2022.12.17.20:21:18 Progress: Validating
Info (12250): 2022.12.17.20:21:20 Progress: Done reading input file
Info (12250): System_t1: Generating system_t1 "system_t1" for QUARTUS_SYNTH
Info (12250): Master_0: "system_t1" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Nios2_gen2_0: "system_t1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system_t1_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t1_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_6371005708278179285.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_6371005708278179285.dir/0002_onchip_memory2_0_gen//system_t1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system_t1_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system_t1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system_t1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system_t1" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system_t1" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Cpu: Starting RTL generation for module 'system_t1_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t1_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_6371005708278179285.dir/0013_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_6371005708278179285.dir/0013_cpu_gen//system_t1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.12.17 19:21:32 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.12.17 19:21:32 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)     Testbench
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)     Instruction decoding
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)       Instruction fields
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)       Instruction decodes
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)       Instruction controls
Info (12250): Cpu: # 2022.12.17 19:21:33 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.12.17 19:21:34 (*)     Pipeline backend
Info (12250): Cpu: # 2022.12.17 19:21:35 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.12.17 19:21:37 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.12.17 19:21:38 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_t1_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System_t1: Done "system_t1" with 29 modules, 58 files
Info (12249): Finished elaborating Platform Designer system entity "system_t1.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lect_2.v
    Info (12023): Found entity 1: lect_2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/system_t1/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/system_t1/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_irq_mapper.sv
    Info (12023): Found entity 1: system_t1_irq_mapper File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0.v
    Info (12023): Found entity 1: system_t1_master_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: system_t1_master_0_b2p_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: system_t1_master_0_p2b_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv
    Info (12023): Found entity 1: system_t1_master_0_timing_adt File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v
    Info (12023): Found entity 1: system_t1_mm_interconnect_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_avalon_st_adapter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_cmd_demux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_cmd_mux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_router_default_decode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_t1_mm_interconnect_0_router File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_router_003_default_decode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_t1_mm_interconnect_0_router_003 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_rsp_demux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_t1_mm_interconnect_0_rsp_mux File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v Line: 9
Info (12021): Found 28 design units, including 28 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_ic_data_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_t1_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: system_t1_nios2_gen2_0_cpu_bht_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: system_t1_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: system_t1_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: system_t1_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: system_t1_nios2_gen2_0_cpu_dc_data_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: system_t1_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: system_t1_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: system_t1_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1029
    Info (12023): Found entity 12: system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1314
    Info (12023): Found entity 13: system_t1_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1503
    Info (12023): Found entity 14: system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1860
    Info (12023): Found entity 15: system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1928
    Info (12023): Found entity 16: system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2010
    Info (12023): Found entity 17: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2082
    Info (12023): Found entity 18: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2125
    Info (12023): Found entity 19: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2172
    Info (12023): Found entity 20: system_t1_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2658
    Info (12023): Found entity 21: system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2681
    Info (12023): Found entity 22: system_t1_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2746
    Info (12023): Found entity 23: system_t1_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2870
    Info (12023): Found entity 24: system_t1_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2887
    Info (12023): Found entity 25: system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2980
    Info (12023): Found entity 26: system_t1_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3045
    Info (12023): Found entity 27: system_t1_nios2_gen2_0_cpu_nios2_oci File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3226
    Info (12023): Found entity 28: system_t1_nios2_gen2_0_cpu File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3792
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_mult_cell File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_t1_nios2_gen2_0_cpu_test_bench File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v
    Info (12023): Found entity 1: system_t1_onchip_memory2_0 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system_t1/system_t1.v
    Info (12023): Found entity 1: system_t1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 6
Info (12127): Elaborating entity "lect_2" for the top level hierarchy
Info (12128): Elaborating entity "system_t1" for hierarchy "system_t1:system_t1_u0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v Line: 8
Info (12128): Elaborating entity "system_t1_master_0" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 71
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "system_t1_master_0_timing_adt" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_timing_adt:timing_adt" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at system_t1_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "system_t1_master_0_b2p_adapter" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_b2p_adapter:b2p_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at system_t1_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at system_t1_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "system_t1_master_0_p2b_adapter" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_p2b_adapter:p2b_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_t1:system_t1_u0|system_t1_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_t1_nios2_gen2_0" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 102
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_test_bench" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_test_bench:the_system_t1_nios2_gen2_0_cpu_test_bench" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 6429
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_ic_data_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 7431
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 7497
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ad1.tdf
    Info (12023): Found entity 1: altsyncram_3ad1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_3ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3ad1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_3ad1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_bht_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 7695
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 8664
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 8682
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_mult_cell" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 9301
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v
    Info (12023): Found entity 1: altera_mult_add_udu2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_udu2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_udu2" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_udu2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v
    Info (12023): Found entity 1: altera_mult_add_eou2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_eou2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_eou2" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_eou2.v Line: 119
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v
    Info (12023): Found entity 1: altera_mult_add_dou2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_dou2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_dou2" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_dou2.v Line: 119
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v
    Info (12023): Found entity 1: altera_mult_add_t2v2 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_t2v2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_t2v2" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_t2v2.v Line: 122
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 9931
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf
    Info (12023): Found entity 1: altsyncram_tfc1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_tfc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tfc1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_tfc1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_dc_data_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 9997
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 10109
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 10836
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3449
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3481
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3506
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3533
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3572
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3587
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace|system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 1978
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3602
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2291
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2300
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2309
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t1_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3607
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3628
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2856
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2718
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf
    Info (12023): Found entity 1: altsyncram_7mc1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_7mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7mc1" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3647
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3667
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3196
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3020
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3772
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 166
Info (12128): Elaborating entity "system_t1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 219
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_t1_onchip_memory2_0" for hierarchy "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system_t1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bh1.tdf
    Info (12023): Found entity 1: altsyncram_9bh1 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_9bh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9bh1" for hierarchy "system_t1:system_t1_u0|system_t1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9bh1:auto_generated" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_t1_mm_interconnect_0" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 159
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 393
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 453
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 513
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 577
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 641
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 722
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 803
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 884
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 968
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1009
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_router" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1150
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_router_default_decode" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router:router|system_t1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv Line: 180
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_router_003" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_router_003_default_decode" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_router_003:router_003|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1264
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_cmd_demux" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1387
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_cmd_mux" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1462
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_rsp_demux" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1520
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_rsp_mux" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1572
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_avalon_st_adapter" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v Line: 1647
Info (12128): Elaborating entity "system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system_t1:system_t1_u0|system_t1_mm_interconnect_0:mm_interconnect_0|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_t1_irq_mapper" for hierarchy "system_t1:system_t1_u0|system_t1_irq_mapper:irq_mapper" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 165
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t1:system_t1_u0|altera_reset_controller:rst_controller" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 228
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_t1:system_t1_u0|altera_reset_controller:rst_controller_001" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v Line: 291
Warning (12020): Port "rdaddress" on the entity instantiation of "system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 2856
Warning (12020): Port "jdo" on the entity instantiation of "the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v Line: 3572
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.17.20:21:53 Progress: Loading sld5486faf8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_udu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_eou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_dou2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_t2v2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6545 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 6252 logic cells
    Info (21064): Implemented 279 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5017 megabytes
    Info: Processing ended: Sat Dec 17 19:22:13 2022
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.map.smsg.


