# LibreLane Configuration
# Generated by sram-forge
# Chip: gf180mcu_ic_1x0p5_sram_u8b9k
# GF180MCU 1x0.5 SRAM Test Chip - 9KB unified 8-bit bus
meta:
  version: 3
  flow: Chip

DESIGN_NAME: gf180mcu_ic_1x0p5_sram_u8b9k_top

# Die and core areas are specified in the slot file (e.g., slot_1x1.yaml)
# Do not specify DIE_AREA/CORE_AREA here to avoid floating-point precision issues

VERILOG_FILES:
  - dir::../src/slot_defines.svh
  - dir::../src/gf180mcu_ic_1x0p5_sram_u8b9k_top.sv
  - dir::../src/gf180mcu_ic_1x0p5_sram_u8b9k_core.sv
  - dir::../src/gf180mcu_ic_1x0p5_sram_u8b9k_sram_array.sv

# Verilog defines
VERILOG_DEFINES:
  - USE_POWER_PINS
  - SLOT_1X0P5

# Use klayout for smaller GDS files
PRIMARY_GDSII_STREAMOUT_TOOL: klayout

# SDC files
PNR_SDC_FILE: dir::gf180mcu_ic_1x0p5_sram_u8b9k_top.sdc
SIGNOFF_SDC_FILE: dir::gf180mcu_ic_1x0p5_sram_u8b9k_top.sdc
FALLBACK_SDC: dir::gf180mcu_ic_1x0p5_sram_u8b9k_top.sdc

# Power / ground nets
VDD_NETS:
  - VDD
GND_NETS:
  - VSS

# Ignore disconnected modules (IO pads with unused outputs, wafer.space IP)
IGNORE_DISCONNECTED_MODULES:
  - gf180mcu_fd_io__bi_24t
  - gf180mcu_ws_ip__id
  - gf180mcu_ws_ip__logo

# Clock configuration
CLOCK_PORT: clk_PAD
CLOCK_NET: clk_pad/Y
CLOCK_PERIOD: 40.0  # 25.0 MHz

# Fix hold violations
PL_RESIZER_HOLD_SLACK_MARGIN: 0.35
GRT_RESIZER_HOLD_SLACK_MARGIN: 0.3

# Placement density - adjusted based on macro occupancy (75.1%)
# Lower density prevents GPL-0305 divergence with high macro utilization
PL_TARGET_DENSITY_PCT: 5
GRT_ALLOW_CONGESTION: true

# Fix antenna violations after DRT
DRT_ANTENNA_REPAIR_ITERS: 10
DRT_ANTENNA_MARGIN: 10

# PDN - Straps
PDN_VWIDTH: 5
PDN_HWIDTH: 5
PDN_VSPACING: 1
PDN_HSPACING: 1
PDN_VPITCH: 75
PDN_HPITCH: 75

# PDN - Core ring
PDN_CORE_RING: true
PDN_CORE_RING_VWIDTH: 25
PDN_CORE_RING_HWIDTH: 25
PDN_CORE_RING_CONNECT_TO_PADS: true
PDN_ENABLE_PINS: false
PDN_CORE_VERTICAL_LAYER: Metal2
PDN_CORE_HORIZONTAL_LAYER: Metal3

# Prevent false positive DRC errors in I/O cells and SRAMs
MAGIC_GDS_FLATGLOB:
  - "*_CDNS_*"
  - "COMP_fill_cell"
  - "Poly2_fill_cell"
  - "*$$*"
  - "M1_N*"
  - "M1_P*"
  - "M2_M1*"
  - "M3_M2*"
  - "nmos_5p0*"
  - "nmos_1p2*"
  - "pmos_5p0*"
  - "pmos_1p2*"
  - "via1_*"
  - "ypass_gate*"
  - "G_ring_*"
  - "dcap_103*"
  - "din_*"
  - "mux821_*"
  - "rdummy_*"
  - "pmoscap_*"
  - "xdec_*"
  - "ypredec*"
  - "xpredec*"
  - "prexdec_*"
  - "xdec8_*"
  - "xdec16_*"
  - "xdec32_*"
  - "sa_*"

# Multiple power pads for one power domain
MAGIC_EXT_UNIQUE: notopports

# Macro definitions
MACROS:
  gf180mcu_ws_ip__id:
    gds:
      - dir::../ip/gf180mcu_ws_ip__id/gds/gf180mcu_ws_ip__id.gds
    lef:
      - dir::../ip/gf180mcu_ws_ip__id/lef/gf180mcu_ws_ip__id.lef
    vh:
      - dir::../ip/gf180mcu_ws_ip__id/vh/gf180mcu_ws_ip__id.v
    lib:
      "*":
        - dir::../ip/gf180mcu_ws_ip__id/lib/gf180mcu_ws_ip__id.lib
    instances:
      chip_id:
        location: [660, 660]
        orientation: N
  gf180mcu_ws_ip__logo:
    gds:
      - dir::../ip/gf180mcu_ws_ip__logo/gds/gf180mcu_ws_ip__logo.gds
    lef:
      - dir::../ip/gf180mcu_ws_ip__logo/lef/gf180mcu_ws_ip__logo.lef
    vh:
      - dir::../ip/gf180mcu_ws_ip__logo/vh/gf180mcu_ws_ip__logo.v
    lib:
      "*":
        - dir::../ip/gf180mcu_ws_ip__logo/lib/gf180mcu_ws_ip__logo.lib
    instances:
      wafer_space_logo:
        location: [660, 1160]
        orientation: N
  gf180mcu_fd_ip_sram__sram512x8m8wm1:
    gds:
      - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/gds/gf180mcu_fd_ip_sram__sram512x8m8wm1.gds
    lef:
      - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram512x8m8wm1.lef
    vh:
      - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/verilog/gf180mcu_fd_ip_sram__sram512x8m8wm1__blackbox.v
    lib:
      "*_tt_025C_5v00":
        - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lib/gf180mcu_fd_ip_sram__sram512x8m8wm1__tt_025C_5v00.lib
      "*_ff_n40C_5v50":
        - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lib/gf180mcu_fd_ip_sram__sram512x8m8wm1__ff_n40C_5v50.lib
      "*_ss_125C_4v50":
        - pdk_dir::libs.ref/gf180mcu_fd_ip_sram/lib/gf180mcu_fd_ip_sram__sram512x8m8wm1__ss_125C_4v50.lib
    instances:
      # 18 SRAMs in 6x3 arrangement
      i_chip_core.u_sram_array.sram_0:
        location: [620.42, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_1:
        location: [1072.28, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_2:
        location: [1524.14, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_3:
        location: [1976.0, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_4:
        location: [2427.86, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_5:
        location: [2879.72, 518.18]
        orientation: N
      i_chip_core.u_sram_array.sram_6:
        location: [620.42, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_7:
        location: [1072.28, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_8:
        location: [1524.14, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_9:
        location: [1976.0, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_10:
        location: [2427.86, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_11:
        location: [2879.72, 1023.06]
        orientation: N
      i_chip_core.u_sram_array.sram_12:
        location: [620.42, 1527.94]
        orientation: N
      i_chip_core.u_sram_array.sram_13:
        location: [1072.28, 1527.94]
        orientation: N
      i_chip_core.u_sram_array.sram_14:
        location: [1524.14, 1527.94]
        orientation: N
      i_chip_core.u_sram_array.sram_15:
        location: [1976.0, 1527.94]
        orientation: N
      i_chip_core.u_sram_array.sram_16:
        location: [2427.86, 1527.94]
        orientation: N
      i_chip_core.u_sram_array.sram_17:
        location: [2879.72, 1527.94]
        orientation: N

# Power connections for SRAM macros
PDN_MACRO_CONNECTIONS:
  - "i_chip_core.u_sram_array.sram_0 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_1 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_2 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_3 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_4 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_5 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_6 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_7 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_8 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_9 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_10 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_11 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_12 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_13 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_14 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_15 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_16 VDD VSS VDD VSS"
  - "i_chip_core.u_sram_array.sram_17 VDD VSS VDD VSS"

# Halo size around macros
FP_MACRO_HORIZONTAL_HALO: 10
FP_MACRO_VERTICAL_HALO: 10
PDN_HORIZONTAL_HALO: 5
PDN_VERTICAL_HALO: 5

PDN_CFG: dir::pdn_cfg.tcl

# LVS - flatten wafer.space IP cells
LVS_FLATTEN_CELLS:
  - gf180mcu_ws_ip__id
  - gf180mcu_ws_ip__logo

# wafer.space IP has no ports and components - make abstract cells
MAGIC_EXT_ABSTRACT_CELLS:
  - gf180mcu_ws_ip__id
  - gf180mcu_ws_ip__logo