// Seed: 3244598719
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    id_19,
    output tri1 id_10,
    output wand id_11,
    input tri id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output uwire id_16,
    output wire id_17
);
  assign id_3 = 1;
  assign module_1.type_9 = 0;
  assign id_11 = 1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    id_22,
    input supply1 id_4,
    input supply0 id_5,
    output wire id_6,
    output logic id_7,
    output wor id_8,
    output tri1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    output tri1 id_13,
    input logic id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input wand id_18,
    input wire id_19,
    output wor id_20
);
  always id_7 <= (id_14);
  `define pp_23 0
  module_0 modCall_1 (
      id_3,
      id_16,
      id_1,
      id_8,
      id_0,
      id_11,
      id_4,
      id_12,
      id_18,
      id_19,
      id_9,
      id_8,
      id_16,
      id_9,
      id_0,
      id_15,
      id_10,
      id_10
  );
  always id_22 = -1;
endmodule
