EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# A13
#
DEF A13 DD 0 40 Y Y 4 L N
F0 "DD" 1250 1050 60 H V C CNN
F1 "A13" -450 1050 60 H V C CNN
F2 "" -850 250 60 H V C CNN
F3 "" -850 250 60 H V C CNN
DRAW
S -600 1000 1500 -2750 4 0 0 N
S -400 950 1350 -4450 1 1 0 N
X PC5/NRE 1 -600 350 200 R 50 50 1 1 P
X PC4/NCE0 2 -600 450 200 R 50 50 1 1 P
X PC3/NCE1/SPI0_CS0 3 -600 550 200 R 50 50 1 1 P
X PC2/NCLE/SPI0_CLK 6 -600 650 200 R 50 50 1 1 P
X PC1/NALE/SPI0_MISO 7 -600 750 200 R 50 50 1 1 P
X PC0/NWE/SPI0_MOSI 8 -600 850 200 R 50 50 1 1 P
X DDR3_D6 20 1550 250 200 L 50 50 1 1 P
X DDR3_D1 40 1550 750 200 L 50 50 1 1 P
X DDR3_A12 50 1550 -2050 200 L 50 50 1 1 P
X DDR3_WE 60 1550 -3350 200 L 50 50 1 1 P
X DDR3_RST 70 1550 -3050 200 L 50 50 1 1 P
X DDR3_D2 21 1550 650 200 L 50 50 1 1 P
X DDR3_DQS0 31 1550 -3650 200 L 50 50 1 1 P
X DDR3_D3 41 1550 550 200 L 50 50 1 1 P
X DDR3_A4 51 1550 -1250 200 L 50 50 1 1 P
X DDR3_BA2 61 1550 -2650 200 L 50 50 1 1 P
X DDR3_A7 71 1550 -1550 200 L 50 50 1 1 P
X DDR3_D0 22 1550 850 200 L 50 50 1 1 P
X DDR3_DQS0N 32 1550 -3750 200 L 50 50 1 1 P
X DDR3_D7 42 1550 150 200 L 50 50 1 1 P
X DDR3_A1 52 1550 -950 200 L 50 50 1 1 P
X DDR3_ODT 72 1550 -4050 200 L 50 50 1 1 P
X DDR3_DQS1 33 1550 -3850 200 L 50 50 1 1 P
X DDR3_BA0 63 1550 -2450 200 L 50 50 1 1 P
X DDR3_D11 24 1550 -250 200 L 50 50 1 1 P
X DDR3_DQS1N 34 1550 -3950 200 L 50 50 1 1 P
X DDR3_D5 44 1550 350 200 L 50 50 1 1 P
X DDR3_A6 54 1550 -1450 200 L 50 50 1 1 P
X DDR3_A0 64 1550 -850 200 L 50 50 1 1 P
X DDR3_D9 25 1550 -50 200 L 50 50 1 1 P
X DDR3_CK 45 1550 -2750 200 L 50 50 1 1 P
X DDR3_A8 55 1550 -1650 200 L 50 50 1 1 P
X DDR3_A3 65 1550 -1150 200 L 50 50 1 1 P
X DDR3_D13 26 1550 -450 200 L 50 50 1 1 P
X DDR3_D12 36 1550 -350 200 L 50 50 1 1 P
X DDR3_CKN 46 1550 -2850 200 L 50 50 1 1 P
X DDR3_A11 56 1550 -1950 200 L 50 50 1 1 P
X DDR3_A2 66 1550 -1050 200 L 50 50 1 1 P
X DZQ 17 1550 -4350 200 L 50 50 1 1 P
X DDR3_D15 27 1550 -650 200 L 50 50 1 1 P
X DDR3_D8 37 1550 50 200 L 50 50 1 1 P
X DDR3_CKE 47 1550 -2950 200 L 50 50 1 1 P
X DDR3_A14 57 1550 -2250 200 L 50 50 1 1 P
X DDR3_A5 67 1550 -1350 200 L 50 50 1 1 P
X SVREF 18 1550 -4250 200 L 50 50 1 1 P
X DDR3_DM1 28 1550 -3550 200 L 50 50 1 1 P
X DDR3_D14 38 1550 -550 200 L 50 50 1 1 P
X DDR3_A10 48 1550 -1850 200 L 50 50 1 1 P
X DDR3_RAS 58 1550 -3250 200 L 50 50 1 1 P
X DDR3_A13 68 1550 -2150 200 L 50 50 1 1 P
X DDR3_D4 19 1550 450 200 L 50 50 1 1 P
X DDR3_DM0 29 1550 -3450 200 L 50 50 1 1 P
X DDR3_D10 39 1550 -150 200 L 50 50 1 1 P
X DDR3_BA1 49 1550 -2550 200 L 50 50 1 1 P
X DDR3_CAS 59 1550 -3150 200 L 50 50 1 1 P
X DDR3_A9 69 1550 -1750 200 L 50 50 1 1 P
X PC11/NDQ3/SDC2_D3 170 -600 -250 200 R 50 50 1 1 P
X PC10/NDQ2/SDC2_D2 171 -600 -150 200 R 50 50 1 1 P
X PC19/NDQS 162 -600 -750 200 R 50 50 1 1 P
X PC9/NDQ1/SDC2_D1 172 -600 -50 200 R 50 50 1 1 P
X PC8/NDQ0/SDC2_D0 174 -600 50 200 R 50 50 1 1 P
X PC15/NDQ7/SDC2_D7 165 -600 -650 200 R 50 50 1 1 P
X PC7/NRB1/SDC2_CLK 175 -600 150 200 R 50 50 1 1 P
X PC14/NDQ6/SDC2_D6 166 -600 -550 200 R 50 50 1 1 P
X PC6/NRB0/SDC2_CMD 176 -600 250 200 R 50 50 1 1 P
X PC13/NDQ5/SDC2_D5 167 -600 -450 200 R 50 50 1 1 P
X PC12/NDQ4/SDC2_D4 168 -600 -350 200 R 50 50 1 1 P
T 0 300 -550 60 0 2 1 ANALOG  Normal 0 C C
T 0 -400 -750 60 0 2 1 AUDIO  Normal 0 C C
T 0 -350 250 60 0 2 1 CPU  Normal 0 C C
T 0 300 850 60 0 2 1 DRAM  Normal 0 C C
T 0 300 150 60 0 2 1 INTERRUPT  Normal 0 C C
T 0 -300 850 60 0 2 1 IO  Normal 0 C C
S 550 -1400 -600 900 2 1 0 N
P 2 2 1 0  -600 -1050  0 -1050 N
P 2 2 1 0  -600 -650  0 -650 N
P 2 2 1 0  -600 350  0 350 N
P 2 2 1 0  0 -1150  550 -1150 N
P 2 2 1 0  0 -450  550 -450 N
P 2 2 1 0  0 250  550 250 N
P 2 2 1 0  0 900  0 -1400 N
X VDD1_CPU 4 -800 150 200 R 50 50 2 1 W
X VCC1 5 -800 750 200 R 50 50 2 1 W
X VDD2_CPU 9 -800 50 200 R 50 50 2 1 W
X VCC2_DRAM 30 750 650 200 L 50 50 2 1 W
X VRP 80 750 -850 200 L 50 50 2 1 P
X VDD3_CPU 11 -800 -50 200 R 50 50 2 1 W
X AVCC 81 750 -650 200 L 50 50 2 1 W
X VCC5_DRAM 62 750 350 200 L 50 50 2 1 W
X VRA2 82 750 -1050 200 L 50 50 2 1 P
X VCC1_DRAM 23 750 750 200 L 50 50 2 1 W
X VCC3_DRAM 43 750 550 200 L 50 50 2 1 W
X VCC4_DRAM 53 750 450 200 L 50 50 2 1 W
X VDD2_INT 73 750 -50 200 L 50 50 2 1 W
X VRA1 83 750 -950 200 L 50 50 2 1 P
X VDD1_INT 35 750 50 200 L 50 50 2 1 W
X VDD4_CPU 16 -800 -150 200 R 50 50 2 1 W
X V33_HEADPH 76 -800 -850 200 R 50 50 2 1 W
X V33_USB 97 -800 -1200 200 R 50 50 2 1 W
X VDD3_INT 98 750 -150 200 L 50 50 2 1 W
X AGND 79 750 -750 200 L 50 50 2 1 W
X VCC2 100 -800 650 200 R 50 50 2 1 W
X VCC3 142 -800 550 200 R 50 50 2 1 W
X VCC4 163 -800 450 200 R 50 50 2 1 W
X VDD8_CPU 173 -800 -550 200 R 50 50 2 1 W
X VDD6_CPU 164 -800 -350 200 R 50 50 2 1 W
X VDD5_CPU 156 -800 -250 200 R 50 50 2 1 W
X VDD4_INT 109 750 -250 200 L 50 50 2 1 W
X VDD5_INT 149 750 -350 200 L 50 50 2 1 W
X VDD7_CPU 169 -800 -450 200 R 50 50 2 1 W
X GND PAD 750 -1300 200 L 50 50 2 1 W
S -450 700 350 -850 3 1 0 N
X TPY1 90 550 500 200 L 50 50 3 1 P
X X24MOUT 91 550 -550 200 L 50 50 3 1 P
X X24MIN 92 550 -450 200 L 50 50 3 1 P
X HPOUTL 74 -650 -250 200 R 50 50 3 1 P
X MICIN1 84 -650 -50 200 R 50 50 3 1 P
X HPBP 75 -650 -550 200 R 50 50 3 1 P
X VMIC 85 -650 50 200 R 50 50 3 1 W
X LRADC 86 550 -200 200 L 50 50 3 1 P
X HPCOM 77 -650 -350 200 R 50 50 3 1 P
X TPX2 87 550 400 200 L 50 50 3 1 P
X HPOUTR 78 -650 -450 200 R 50 50 3 1 P
X TPY2 88 550 300 200 L 50 50 3 1 P
X TPX1 89 550 600 200 L 50 50 3 1 P
X NC 99 -650 -750 200 R 50 50 3 1 N
X UBOOT 157 -650 300 200 R 50 50 3 1 P
X NMI_N 158 -650 450 200 R 50 50 3 1 P
X RESET 159 -650 600 200 R 50 50 3 1 P
T 0 -450 -2250 60 0 4 1 USB  Normal 0 C C
X PB10/SPI2_CS1/EINT24 10 -800 -300 200 R 50 50 4 1 P
X PG9/SPI1_CS0/UART3_TX/EINT9 12 1700 -2350 200 L 50 50 4 1 P
X PG10/SPI1_CLK/UART3_RX/EINT10 13 1700 -2450 200 L 50 50 4 1 P
X UDM0 93 -800 -2650 200 R 50 50 4 1 P
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 1700 -2550 200 L 50 50 4 1 P
X UDP0 94 -800 -2550 200 R 50 50 4 1 P
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 1700 -2650 200 L 50 50 4 1 P
X UDM1 95 -800 -2450 200 R 50 50 4 1 P
X UDP1 96 -800 -2350 200 R 50 50 4 1 P
X PF2/SDC0_CLK/UART0_TX 110 -800 700 200 R 50 50 4 1 P
X PE6/CSI_D2/SDC2_D2 120 -800 -1550 200 R 50 50 4 1 P
X PD23/LCD_D23 130 1700 -800 200 L 50 50 4 1 P
X PD11/LCD_D11 140 1700 200 200 L 50 50 4 1 P
X PB3/IR_TX/SPI2_MISO/EINT17 150 -800 -100 200 R 50 50 4 1 P
X PB18/TWI2_SDA 160 -800 -700 200 R 50 50 4 1 P
X PB0/TWI0-SCK 101 -800 200 200 R 50 50 4 1 P
X PF3/SDC0_CMD/JTAG_TDO 111 -800 600 200 R 50 50 4 1 P
X PE7/CSI_D3/SDC2_D3 121 -800 -1650 200 R 50 50 4 1 P
X PD22/LCD_D22 131 1700 -700 200 L 50 50 4 1 P
X PD10/LCD_D10 141 1700 300 200 L 50 50 4 1 P
X PG4/UART1_RX/EINT4 151 1700 -2250 200 L 50 50 4 1 P
X PB17/TWI2_SCK 161 -800 -600 200 R 50 50 4 1 P
X PB1/TWI0-SDA 102 -800 100 200 R 50 50 4 1 P
X PF4/SDC0_D3/UART0_RX 112 -800 500 200 R 50 50 4 1 P
X PE8/CSI_D4/SDC2_CMD 122 -800 -1750 200 R 50 50 4 1 P
X PD21/LCD_D21 132 1700 -600 200 L 50 50 4 1 P
X PG3/UART1_TX/EINT3 152 1700 -2150 200 L 50 50 4 1 P
X PB2/PWM/SPI2_MOSI/EINT16 103 -800 0 200 R 50 50 4 1 P
X PF5/SDC0_D2/JTAG_TCK 113 -800 400 200 R 50 50 4 1 P
X PE9/CSI_D5/SDC2_CLK 123 -800 -1850 200 R 50 50 4 1 P
X PD20/LCD_D20 133 1700 -500 200 L 50 50 4 1 P
X PD7/LCD_D7 143 1700 400 200 L 50 50 4 1 P
X PG2/EINT2 153 1700 -2050 200 L 50 50 4 1 P
X PB4/IR_RX/EINT18 104 -800 -200 200 R 50 50 4 1 P
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 -800 -950 200 R 50 50 4 1 P
X PE10/CSI_D6/UART1_TX 124 -800 -1950 200 R 50 50 4 1 P
X PD19/LCD_D19 134 1700 -400 200 L 50 50 4 1 P
X PD6/LCD_D6 144 1700 500 200 L 50 50 4 1 P
X PG1/EINT1 154 1700 -1950 200 L 50 50 4 1 P
X PB15/TWI1_SCK 105 -800 -400 200 R 50 50 4 1 P
X PE1/CSI_MCLK/SPI2_CLK/EINT15 115 -800 -1050 200 R 50 50 4 1 P
X PE11/CSI_D7/UART1_RX 125 -800 -2050 200 R 50 50 4 1 P
X PD18/LCD_D18 135 1700 -300 200 L 50 50 4 1 P
X PD5/LCD_D5 145 1700 600 200 L 50 50 4 1 P
X PG0/EINT0 155 1700 -1850 200 L 50 50 4 1 P
X PB16/TWI1_SDA 106 -800 -500 200 R 50 50 4 1 P
X PE2/CSI_HSYNC/SPI2_MOSI 116 -800 -1150 200 R 50 50 4 1 P
X PD27/LCD_VSYNC 126 1700 -1200 200 L 50 50 4 1 P
X PD15/LCD_D15 136 1700 -200 200 L 50 50 4 1 P
X PD4/LCD_D4 146 1700 700 200 L 50 50 4 1 P
X PF0/SDC0_D1/JTAG_TMS 107 -800 900 200 R 50 50 4 1 P
X PE3/CSI_VSYNC/SPI2_MISO 117 -800 -1250 200 R 50 50 4 1 P
X PD26/LCD_HSYNC 127 1700 -1100 200 L 50 50 4 1 P
X PD14/LCD_D14 137 1700 -100 200 L 50 50 4 1 P
X PD3/LCD_D3 147 1700 800 200 L 50 50 4 1 P
X PF1/SDC0_D0/JTAG_TDI 108 -800 800 200 R 50 50 4 1 P
X PE4/CSI_D0/SDC2_D0 118 -800 -1350 200 R 50 50 4 1 P
X PD25/LCD_DE 128 1700 -1000 200 L 50 50 4 1 P
X PD13/LCD_D13 138 1700 0 200 L 50 50 4 1 P
X PD2/LCD_D2 148 1700 900 200 L 50 50 4 1 P
X PE5/CSI_D1/SDC2_D1 119 -800 -1450 200 R 50 50 4 1 P
X PD24/LCD_CLK 129 1700 -900 200 L 50 50 4 1 P
X PD12/LCD_D12 139 1700 100 200 L 50 50 4 1 P
ENDDRAW
ENDDEF
#
#End Library
