Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Nov 15 06:25:04 2015
| Host         : Arya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tutorial_timing_summary_routed.rpt -rpx tutorial_timing_summary_routed.rpx
| Design       : tutorial
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.593        0.000                      0                  454        0.100        0.000                      0                  454        3.750        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        0.593        0.000                      0                  454        0.100        0.000                      0                  454        3.750        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 3.696ns (40.616%)  route 5.404ns (59.384%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.341     8.910    kcpsm6_inst/lower_reg_banks/ADDRC0
    SLICE_X8Y19          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.034 r  kcpsm6_inst/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.980    10.013    kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          0.881    11.018    software_inst/port_id[3]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124    11.142 f  software_inst/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=8, routed)           0.931    12.074    software_inst/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.198 f  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.442    12.640    kcpsm6_inst/in_port[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.764 f  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.829    13.593    kcpsm6_inst/alu_result[1]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.152    13.745 r  kcpsm6_inst/lower_zero_lut/O
                         net (fo=1, routed)           0.000    13.745    kcpsm6_inst/lower_zero
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    14.215 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.215    kcpsm6_inst/zero_flag_value
    SLICE_X11Y19         FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.440    14.781    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)       -0.198    14.808    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 3.536ns (42.519%)  route 4.780ns (57.481%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.670    12.058    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  software_inst/data_path_loop[7].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.432    12.614    kcpsm6_inst/in_port[7]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.738 r  kcpsm6_inst/data_path_loop[7].alu_mux_lut/O
                         net (fo=3, routed)           0.693    13.431    kcpsm6_inst/upper_reg_banks/DID1
    SLICE_X8Y20          RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.811    kcpsm6_inst/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 3.074ns (37.451%)  route 5.134ns (62.549%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.341     8.910    kcpsm6_inst/lower_reg_banks/ADDRC0
    SLICE_X8Y19          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.034 f  kcpsm6_inst/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.980    10.013    kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.137 f  kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          0.881    11.018    software_inst/port_id[3]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124    11.142 r  software_inst/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=8, routed)           0.931    12.074    software_inst/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.442    12.640    kcpsm6_inst/in_port[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.764 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.559    13.323    kcpsm6_inst/lower_reg_banks/DIA1
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.761    kcpsm6_inst/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.536ns (43.112%)  route 4.666ns (56.888%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.674    12.062    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.186 r  software_inst/data_path_loop[5].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.307    12.493    kcpsm6_inst/in_port[5]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.617 r  kcpsm6_inst/data_path_loop[5].alu_mux_lut/O
                         net (fo=3, routed)           0.699    13.317    kcpsm6_inst/upper_reg_banks/DIB1
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.791    kcpsm6_inst/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 3.536ns (43.509%)  route 4.591ns (56.491%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.670    12.058    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.182 r  software_inst/data_path_loop[7].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.432    12.614    kcpsm6_inst/in_port[7]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.738 r  kcpsm6_inst/data_path_loop[7].alu_mux_lut/O
                         net (fo=3, routed)           0.504    13.242    kcpsm6_inst/upper_reg_banks/DIC1
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.770    kcpsm6_inst/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        7.957ns  (logic 3.536ns (44.436%)  route 4.421ns (55.564%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.651    12.039    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.163 r  software_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.151    12.315    kcpsm6_inst/in_port[4]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.439 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.633    13.072    kcpsm6_inst/upper_reg_banks/DIA0
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.612    kcpsm6_inst/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 3.536ns (44.131%)  route 4.477ns (55.869%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.674    12.062    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.186 r  software_inst/data_path_loop[5].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.307    12.493    kcpsm6_inst/in_port[5]
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.617 r  kcpsm6_inst/data_path_loop[5].alu_mux_lut/O
                         net (fo=3, routed)           0.510    13.127    kcpsm6_inst/upper_reg_banks/DIA1
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.761    kcpsm6_inst/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 3.074ns (38.335%)  route 4.945ns (61.665%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.341     8.910    kcpsm6_inst/lower_reg_banks/ADDRC0
    SLICE_X8Y19          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.034 f  kcpsm6_inst/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.980    10.013    kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X10Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.137 f  kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          0.881    11.018    software_inst/port_id[3]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124    11.142 r  software_inst/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=8, routed)           0.931    12.074    software_inst/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.442    12.640    kcpsm6_inst/in_port[1]
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.764 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.370    13.133    kcpsm6_inst/lower_reg_banks/DIB1
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.791    kcpsm6_inst/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.536ns (44.249%)  route 4.455ns (55.751%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.671    12.059    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.183 r  software_inst/data_path_loop[6].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.295    12.478    kcpsm6_inst/in_port[6]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.602 r  kcpsm6_inst/data_path_loop[6].alu_mux_lut/O
                         net (fo=3, routed)           0.504    13.106    kcpsm6_inst/upper_reg_banks/DIC0
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X8Y20          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.781    kcpsm6_inst/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 3.536ns (44.197%)  route 4.465ns (55.803%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.594     5.115    software_inst/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          1.210     8.778    kcpsm6_inst/upper_reg_banks/ADDRA1
    SLICE_X8Y20          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.924 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.101    10.025    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.356    10.381 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.675    11.056    software_inst/port_id[4]
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.332    11.388 f  software_inst/data_path_loop[0].alu_mux_lut_i_3/O
                         net (fo=8, routed)           0.643    12.031    software_inst/data_path_loop[0].alu_mux_lut_i_3_n_0
    SLICE_X10Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  software_inst/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.282    12.437    kcpsm6_inst/in_port[3]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.561 r  kcpsm6_inst/data_path_loop[3].alu_mux_lut/O
                         net (fo=3, routed)           0.554    13.115    kcpsm6_inst/lower_reg_banks/DID1
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.439    14.780    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y19          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.811    kcpsm6_inst/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  1.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kcpsm6_inst/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.559     1.442    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  kcpsm6_inst/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  kcpsm6_inst/sx_addr4_flop/Q
                         net (fo=20, routed)          0.172     1.755    kcpsm6_inst/lower_reg_banks/ADDRD4
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X8Y19          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y19          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.655    kcpsm6_inst/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.166%)  route 0.238ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.586     1.469    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.238     1.849    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y18          RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.855     1.982    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y18          RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.737    kcpsm6_inst/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.166%)  route 0.238ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.586     1.469    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  kcpsm6_inst/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.238     1.849    kcpsm6_inst/stack_ram_low/ADDRD2
    SLICE_X6Y18          RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.855     1.982    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X6Y18          RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.737    kcpsm6_inst/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    software_inst/rom_2048x18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y18    kcpsm6_inst/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y17    kcpsm6_inst/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y20    kcpsm6_inst/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y18   kcpsm6_inst/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y20    kcpsm6_inst/address_loop[11].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y18   kcpsm6_inst/address_loop[11].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y18    kcpsm6_inst/address_loop[1].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y17    kcpsm6_inst/address_loop[1].return_vector_flop/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y22   kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y22   kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y22   kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y22   kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y18    kcpsm6_inst/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y18    kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



