// Seed: 1514613622
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 module_0,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6
);
  initial id_8 <= 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output uwire id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12,
    input uwire id_13,
    input wire id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri id_17,
    output tri1 id_18,
    output wire id_19
);
  wire id_21;
  module_0(
      id_7, id_15, id_7, id_8, id_3, id_3, id_14
  );
endmodule
