###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        13535   # Number of WRITE/WRITEP commands
num_reads_done                 =      1546348   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1344031   # Number of read row buffer hits
num_read_cmds                  =      1546344   # Number of READ/READP commands
num_writes_done                =        13539   # Number of read requests issued
num_write_row_hits             =         5427   # Number of write row buffer hits
num_act_cmds                   =       211576   # Number of ACT commands
num_pre_cmds                   =       211551   # Number of PRE commands
num_ondemand_pres              =       188080   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9542896   # Cyles of rank active rank.0
rank_active_cycles.1           =      9336812   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       457104   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       663188   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1447807   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        46542   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15367   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9507   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8716   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4624   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3011   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2320   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1587   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1246   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19186   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =            6   # Write cmd latency (cycles)
write_latency[100-119]         =           13   # Write cmd latency (cycles)
write_latency[120-139]         =           24   # Write cmd latency (cycles)
write_latency[140-159]         =           23   # Write cmd latency (cycles)
write_latency[160-179]         =           40   # Write cmd latency (cycles)
write_latency[180-199]         =           39   # Write cmd latency (cycles)
write_latency[200-]            =        13384   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       474368   # Read request latency (cycles)
read_latency[40-59]            =       178038   # Read request latency (cycles)
read_latency[60-79]            =       142952   # Read request latency (cycles)
read_latency[80-99]            =        95466   # Read request latency (cycles)
read_latency[100-119]          =        77408   # Read request latency (cycles)
read_latency[120-139]          =        69445   # Read request latency (cycles)
read_latency[140-159]          =        55772   # Read request latency (cycles)
read_latency[160-179]          =        47206   # Read request latency (cycles)
read_latency[180-199]          =        39795   # Read request latency (cycles)
read_latency[200-]             =       365889   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.75667e+07   # Write energy
read_energy                    =  6.23486e+09   # Read energy
act_energy                     =  5.78872e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.1941e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.1833e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95477e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82617e+09   # Active standby energy rank.1
average_read_latency           =      172.405   # Average read request latency (cycles)
average_interarrival           =      6.41061   # Average request interarrival latency (cycles)
total_energy                   =  1.99046e+10   # Total energy (pJ)
average_power                  =      1990.46   # Average power (mW)
average_bandwidth              =       13.311   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14894   # Number of WRITE/WRITEP commands
num_reads_done                 =      1680759   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1357632   # Number of read row buffer hits
num_read_cmds                  =      1680754   # Number of READ/READP commands
num_writes_done                =        14923   # Number of read requests issued
num_write_row_hits             =         6426   # Number of write row buffer hits
num_act_cmds                   =       333505   # Number of ACT commands
num_pre_cmds                   =       333483   # Number of PRE commands
num_ondemand_pres              =       309822   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432630   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420769   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567370   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579231   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1585807   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49372   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14205   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8795   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8481   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3902   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2419   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1922   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1332   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1001   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18505   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =            5   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           12   # Write cmd latency (cycles)
write_latency[140-159]         =           13   # Write cmd latency (cycles)
write_latency[160-179]         =           22   # Write cmd latency (cycles)
write_latency[180-199]         =           41   # Write cmd latency (cycles)
write_latency[200-]            =        14788   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       368973   # Read request latency (cycles)
read_latency[40-59]            =       158873   # Read request latency (cycles)
read_latency[60-79]            =       163220   # Read request latency (cycles)
read_latency[80-99]            =       110320   # Read request latency (cycles)
read_latency[100-119]          =        94207   # Read request latency (cycles)
read_latency[120-139]          =        86143   # Read request latency (cycles)
read_latency[140-159]          =        69819   # Read request latency (cycles)
read_latency[160-179]          =        59254   # Read request latency (cycles)
read_latency[180-199]          =        51051   # Read request latency (cycles)
read_latency[200-]             =       518889   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.43508e+07   # Write energy
read_energy                    =   6.7768e+09   # Read energy
act_energy                     =   9.1247e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72338e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78031e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88596e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87856e+09   # Active standby energy rank.1
average_read_latency           =      223.623   # Average read request latency (cycles)
average_interarrival           =      5.89713   # Average request interarrival latency (cycles)
total_energy                   =  2.07832e+10   # Total energy (pJ)
average_power                  =      2078.32   # Average power (mW)
average_bandwidth              =      14.4698   # Average bandwidth
