#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Jun 22 22:43:28 2018
# Process ID: 21028
# Log file: D:/fpga_pro/Project Probe/useless_pro/planAhead_run_4/planAhead.log
# Journal file: D:/fpga_pro/Project Probe/useless_pro/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/fpga_pro/Project Probe/useless_pro/pa.fromHdl.tcl}
# create_project -name useless_pro -dir "D:/fpga_pro/Project Probe/useless_pro/planAhead_run_4" -part xc6slx45csg324-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "led_key_test.ucf" [current_fileset -constrset]
Adding file 'D:/fpga_pro/Project Probe/useless_pro/led_key_test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {led_key_test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top led_key_test $srcset
# add_files [list {led_key_test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-2
Using Verific elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/fpga_pro/Project Probe/useless_pro/led_key_test.v" into library work
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3e7778ce
INFO: [Common 17-344] 'open_rtl_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/fpga_pro/Project Probe/useless_pro\planAhead_pid21028.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 22 22:43:53 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
