Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun 18 20:31:47 2025
| Host         : Sohail_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BNN_wrapper_timing_summary_routed.rpt -pb BNN_wrapper_timing_summary_routed.pb -rpx BNN_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BNN_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2256)
5. checking no_input_delay (40)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (1212)
---------------------------
 There are 1130 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: wght_mod_i (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/accum_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/accum_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/addr_C_cell_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/nxt_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/nxt_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: layer1/control_fsm/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2256)
---------------------------------------------------
 There are 2256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2259          inf        0.000                      0                 2259           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2259 Endpoints
Min Delay          2259 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/data/rd_q_reg[data][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.582ns  (logic 2.886ns (21.250%)  route 10.696ns (78.750%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[y][1]/Q
                         net (fo=128, routed)         5.838    10.840    layer1/data/rd_q[data][0]_i_2_0[1]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.964 r  layer1/data/rd_q[data][7]_i_20/O
                         net (fo=1, routed)           0.000    10.964    layer1/data/rd_q[data][7]_i_20_n_0
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I0_O)      0.241    11.205 r  layer1/data/rd_q_reg[data][7]_i_9/O
                         net (fo=1, routed)           1.257    12.462    layer1/data/rd_q_reg[data][7]_i_9_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I5_O)        0.298    12.760 r  layer1/data/rd_q[data][7]_i_3/O
                         net (fo=1, routed)           0.697    13.458    layer1/data/rd_q[data][7]_i_3_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    13.582 r  layer1/data/rd_q[data][7]_i_1/O
                         net (fo=1, routed)           0.000    13.582    layer1/data/rd_q[data][7]_i_1_n_0
    SLICE_X7Y17          FDCE                                         r  layer1/data/rd_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.562ns  (logic 2.899ns (21.377%)  route 10.663ns (78.623%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.920     4.221    layer1/control_fsm/rst_n_i
    SLICE_X4Y24          LDCE (SetClr_ldce_CLR_Q)     0.898     5.119 f  layer1/control_fsm/addr_A_reg[x][0]/Q
                         net (fo=172, routed)         5.598    10.717    layer1/weights/Q[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.841 r  layer1/weights/rd_q[7]_i_13/O
                         net (fo=1, routed)           0.000    10.841    layer1/weights/rd_q[7]_i_13_n_0
    SLICE_X16Y41         MUXF7 (Prop_muxf7_I0_O)      0.241    11.082 r  layer1/weights/rd_q_reg[7]_i_5/O
                         net (fo=1, routed)           0.653    11.735    layer1/weights/rd_q_reg[7]_i_5_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.298    12.033 r  layer1/weights/rd_q[7]_i_2/O
                         net (fo=1, routed)           1.405    13.438    layer1/weights/rd_q[7]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    13.562 r  layer1/weights/rd_q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.562    layer1/weights/rd_q[7]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  layer1/weights/rd_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.350ns  (logic 2.871ns (21.506%)  route 10.479ns (78.494%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.920     4.221    layer1/control_fsm/rst_n_i
    SLICE_X4Y24          LDCE (SetClr_ldce_CLR_Q)     0.898     5.119 f  layer1/control_fsm/addr_A_reg[x][0]/Q
                         net (fo=172, routed)         5.369    10.488    layer1/weights/Q[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.612 r  layer1/weights/rd_q[2]_i_14/O
                         net (fo=1, routed)           0.000    10.612    layer1/weights/rd_q[2]_i_14_n_0
    SLICE_X16Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    10.826 r  layer1/weights/rd_q_reg[2]_i_5/O
                         net (fo=1, routed)           0.875    11.701    layer1/weights/rd_q_reg[2]_i_5_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.297    11.998 r  layer1/weights/rd_q[2]_i_2/O
                         net (fo=1, routed)           1.228    13.226    layer1/weights/rd_q[2]_i_2_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    13.350 r  layer1/weights/rd_q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.350    layer1/weights/rd_q[2]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  layer1/weights/rd_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.309ns  (logic 2.871ns (21.573%)  route 10.437ns (78.427%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.920     4.221    layer1/control_fsm/rst_n_i
    SLICE_X4Y24          LDCE (SetClr_ldce_CLR_Q)     0.898     5.119 f  layer1/control_fsm/addr_A_reg[x][0]/Q
                         net (fo=172, routed)         5.234    10.353    layer1/weights/Q[0]
    SLICE_X18Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.477 r  layer1/weights/rd_q[6]_i_18/O
                         net (fo=1, routed)           0.000    10.477    layer1/weights/rd_q[6]_i_18_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    10.691 r  layer1/weights/rd_q_reg[6]_i_7/O
                         net (fo=1, routed)           0.966    11.657    layer1/weights/rd_q_reg[6]_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.297    11.954 r  layer1/weights/rd_q[6]_i_2/O
                         net (fo=1, routed)           1.230    13.185    layer1/weights/rd_q[6]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  layer1/weights/rd_q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.309    layer1/weights/rd_q[6]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  layer1/weights/rd_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.274ns  (logic 2.886ns (21.743%)  route 10.387ns (78.257%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[x][1]/Q
                         net (fo=164, routed)         5.433    10.435    layer1/weights/Q[1]
    SLICE_X14Y38         LUT6 (Prop_lut6_I2_O)        0.124    10.559 r  layer1/weights/rd_q[3]_i_19/O
                         net (fo=1, routed)           0.000    10.559    layer1/weights/rd_q[3]_i_19_n_0
    SLICE_X14Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    10.800 r  layer1/weights/rd_q_reg[3]_i_8/O
                         net (fo=1, routed)           0.816    11.616    layer1/weights/rd_q_reg[3]_i_8_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.298    11.914 r  layer1/weights/rd_q[3]_i_2/O
                         net (fo=1, routed)           1.236    13.149    layer1/weights/rd_q[3]_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124    13.273 r  layer1/weights/rd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.273    layer1/weights/rd_q[3]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  layer1/weights/rd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.870ns  (logic 2.871ns (22.308%)  route 9.999ns (77.692%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.920     4.221    layer1/control_fsm/rst_n_i
    SLICE_X4Y24          LDCE (SetClr_ldce_CLR_Q)     0.898     5.119 f  layer1/control_fsm/addr_A_reg[x][0]/Q
                         net (fo=172, routed)         5.336    10.455    layer1/weights/Q[0]
    SLICE_X17Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.579 r  layer1/weights/rd_q[4]_i_13/O
                         net (fo=1, routed)           0.000    10.579    layer1/weights/rd_q[4]_i_13_n_0
    SLICE_X17Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    10.791 r  layer1/weights/rd_q_reg[4]_i_5/O
                         net (fo=1, routed)           0.597    11.388    layer1/weights/rd_q_reg[4]_i_5_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.687 r  layer1/weights/rd_q[4]_i_2/O
                         net (fo=1, routed)           1.059    12.746    layer1/weights/rd_q[4]_i_2_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    12.870 r  layer1/weights/rd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.870    layer1/weights/rd_q[4]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  layer1/weights/rd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/weights/rd_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.790ns  (logic 2.858ns (22.346%)  route 9.932ns (77.654%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[x][1]/Q
                         net (fo=164, routed)         4.995     9.997    layer1/weights/Q[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.121 r  layer1/weights/rd_q[0]_i_20/O
                         net (fo=1, routed)           0.000    10.121    layer1/weights/rd_q[0]_i_20_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    10.335 r  layer1/weights/rd_q_reg[0]_i_8/O
                         net (fo=1, routed)           0.947    11.282    layer1/weights/rd_q_reg[0]_i_8_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.297    11.579 r  layer1/weights/rd_q[0]_i_2/O
                         net (fo=1, routed)           1.088    12.666    layer1/weights/rd_q[0]_i_2_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124    12.790 r  layer1/weights/rd_q[0]_i_1/O
                         net (fo=1, routed)           0.000    12.790    layer1/weights/rd_q[0]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  layer1/weights/rd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/data/rd_q_reg[data][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 2.853ns (22.365%)  route 9.904ns (77.635%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[y][1]/Q
                         net (fo=128, routed)         5.367    10.369    layer1/data/rd_q[data][0]_i_2_0[1]
    SLICE_X10Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.493 r  layer1/data/rd_q[data][0]_i_19/O
                         net (fo=1, routed)           0.000    10.493    layer1/data/rd_q[data][0]_i_19_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.702 r  layer1/data/rd_q_reg[data][0]_i_8/O
                         net (fo=1, routed)           0.634    11.335    layer1/data/rd_q_reg[data][0]_i_8_n_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.297    11.632 r  layer1/data/rd_q[data][0]_i_2/O
                         net (fo=1, routed)           1.001    12.633    layer1/data/rd_q[data][0]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.757 r  layer1/data/rd_q[data][0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.757    layer1/data/rd_q[data][0]_i_1__0_n_0
    SLICE_X7Y15          FDCE                                         r  layer1/data/rd_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/data/rd_q_reg[data][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.712ns  (logic 2.853ns (22.443%)  route 9.859ns (77.557%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[y][1]/Q
                         net (fo=128, routed)         4.946     9.948    layer1/data/rd_q[data][0]_i_2_0[1]
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.072 r  layer1/data/rd_q[data][5]_i_17/O
                         net (fo=1, routed)           0.000    10.072    layer1/data/rd_q[data][5]_i_17_n_0
    SLICE_X10Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    10.281 r  layer1/data/rd_q_reg[data][5]_i_7/O
                         net (fo=1, routed)           0.824    11.104    layer1/data/rd_q_reg[data][5]_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.297    11.401 r  layer1/data/rd_q[data][5]_i_2/O
                         net (fo=1, routed)           1.187    12.588    layer1/data/rd_q[data][5]_i_2_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    12.712 r  layer1/data/rd_q[data][5]_i_1/O
                         net (fo=1, routed)           0.000    12.712    layer1/data/rd_q[data][5]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  layer1/data/rd_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n_i
                            (input port)
  Destination:            layer1/data/rd_q_reg[data][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.688ns  (logic 2.886ns (22.746%)  route 9.802ns (77.254%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT1=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst_n_i (IN)
                         net (fo=0)                   0.000     0.000    rst_n_i
    W11                  IBUF (Prop_ibuf_I_O)         1.090     1.090 f  rst_n_i_IBUF_inst/O
                         net (fo=25, routed)          2.087     3.177    layer1/control_fsm/rst_n_i_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.301 r  layer1/control_fsm/rd_q[data][7]_i_2/O
                         net (fo=59, routed)          0.816     4.117    layer1/control_fsm/rst_n_i
    SLICE_X3Y23          LDCE (SetClr_ldce_CLR_Q)     0.885     5.002 f  layer1/control_fsm/addr_A_reg[y][1]/Q
                         net (fo=128, routed)         5.095    10.097    layer1/data/rd_q[data][0]_i_2_0[1]
    SLICE_X16Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.221 r  layer1/data/rd_q[data][4]_i_17/O
                         net (fo=1, routed)           0.000    10.221    layer1/data/rd_q[data][4]_i_17_n_0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.241    10.462 r  layer1/data/rd_q_reg[data][4]_i_7/O
                         net (fo=1, routed)           1.268    11.730    layer1/data/rd_q_reg[data][4]_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.298    12.028 r  layer1/data/rd_q[data][4]_i_2/O
                         net (fo=1, routed)           0.536    12.564    layer1/data/rd_q[data][4]_i_2_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.688 r  layer1/data/rd_q[data][4]_i_1/O
                         net (fo=1, routed)           0.000    12.688    layer1/data/rd_q[data][4]_i_1_n_0
    SLICE_X7Y15          FDCE                                         r  layer1/data/rd_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer1/control_fsm/addr_C_cell_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            layer1/control_fsm/addr_C_cell_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE                         0.000     0.000 r  layer1/control_fsm/addr_C_cell_reg[4]/C
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  layer1/control_fsm/addr_C_cell_reg[4]/Q
                         net (fo=35, routed)          0.068     0.209    layer1/control_fsm/addr_C_fsm\\.y[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  layer1/control_fsm/addr_C_cell[5]_i_1/O
                         net (fo=1, routed)           0.000     0.254    layer1/control_fsm/addr_C_cell[5]_i_1_n_0
    SLICE_X0Y22          FDCE                                         r  layer1/control_fsm/addr_C_cell_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[3][7][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[3][7][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  op_mem/ram_reg[3][7][data][0]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op_mem/ram_reg[3][7][data][0]/Q
                         net (fo=2, routed)           0.117     0.258    layer1/control_fsm/ram_reg[3][7][data]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  layer1/control_fsm/ram[3][7][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    op_mem/ram_reg[3][7][data][0]_0
    SLICE_X1Y21          FDRE                                         r  op_mem/ram_reg[3][7][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/control_fsm/addr_C_cell_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            layer1/control_fsm/addr_C_cell_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.619%)  route 0.096ns (31.381%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  layer1/control_fsm/addr_C_cell_reg[3]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  layer1/control_fsm/addr_C_cell_reg[3]/Q
                         net (fo=29, routed)          0.096     0.260    layer1/control_fsm/addr_C_fsm\\.y[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  layer1/control_fsm/addr_C_cell[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    layer1/control_fsm/addr_C_cell[4]_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  layer1/control_fsm/addr_C_cell_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/control_fsm/addr_C_cell_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            op_mem/ram_reg[4][1][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.668%)  route 0.126ns (40.332%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  layer1/control_fsm/addr_C_cell_reg[0]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  layer1/control_fsm/addr_C_cell_reg[0]/Q
                         net (fo=23, routed)          0.126     0.267    layer1/control_fsm/addr_C_fsm\\.x[0]
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.045     0.312 r  layer1/control_fsm/ram[4][1][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    op_mem/ram_reg[4][1][data][0]_0
    SLICE_X3Y22          FDRE                                         r  op_mem/ram_reg[4][1][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[1][2][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[1][2][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  op_mem/ram_reg[1][2][data][0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  op_mem/ram_reg[1][2][data][0]/Q
                         net (fo=2, routed)           0.126     0.290    layer1/control_fsm/ram_reg[1][2][data]
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.335 r  layer1/control_fsm/ram[1][2][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    op_mem/ram_reg[1][2][data][0]_0
    SLICE_X2Y18          FDRE                                         r  op_mem/ram_reg[1][2][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer1/control_fsm/accum_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            layer1/control_fsm/accum_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  layer1/control_fsm/accum_counter_reg[1]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  layer1/control_fsm/accum_counter_reg[1]/Q
                         net (fo=6, routed)           0.101     0.249    layer1/control_fsm/accum_counter[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.098     0.347 r  layer1/control_fsm/accum_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.347    layer1/control_fsm/accum_counter[3]_i_2_n_0
    SLICE_X2Y24          FDCE                                         r  layer1/control_fsm/accum_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[0][4][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[0][4][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  op_mem/ram_reg[0][4][data][0]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op_mem/ram_reg[0][4][data][0]/Q
                         net (fo=2, routed)           0.168     0.309    layer1/control_fsm/ram_reg[0][4][data]
    SLICE_X5Y19          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  layer1/control_fsm/ram[0][4][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    op_mem/ram_reg[0][4][data][0]_0
    SLICE_X5Y19          FDRE                                         r  op_mem/ram_reg[0][4][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[1][6][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[1][6][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  op_mem/ram_reg[1][6][data][0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op_mem/ram_reg[1][6][data][0]/Q
                         net (fo=2, routed)           0.168     0.309    layer1/control_fsm/ram_reg[1][6][data]
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  layer1/control_fsm/ram[1][6][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    op_mem/ram_reg[1][6][data][0]_0
    SLICE_X1Y19          FDRE                                         r  op_mem/ram_reg[1][6][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[2][3][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[2][3][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  op_mem/ram_reg[2][3][data][0]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op_mem/ram_reg[2][3][data][0]/Q
                         net (fo=2, routed)           0.168     0.309    layer1/control_fsm/ram_reg[2][3][data]
    SLICE_X5Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  layer1/control_fsm/ram[2][3][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    op_mem/ram_reg[2][3][data][0]_0
    SLICE_X5Y21          FDRE                                         r  op_mem/ram_reg[2][3][data][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op_mem/ram_reg[1][1][data][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op_mem/ram_reg[1][1][data][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE                         0.000     0.000 r  op_mem/ram_reg[1][1][data][0]/C
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  op_mem/ram_reg[1][1][data][0]/Q
                         net (fo=2, routed)           0.168     0.309    layer1/control_fsm/ram_reg[1][1][data]
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  layer1/control_fsm/ram[1][1][data][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    op_mem/ram_reg[1][1][data][0]_0
    SLICE_X7Y22          FDRE                                         r  op_mem/ram_reg[1][1][data][0]/D
  -------------------------------------------------------------------    -------------------





