{
  "design": {
    "design_info": {
      "boundary_crc": "0xCE9ED4BB3168813A",
      "device": "xc7a200tsbv484-2L",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi4stream_vip_0": "",
      "axi_vip_0": "",
      "sim_rst_gen_0": "",
      "adc_ad9643_0": ""
    },
    "ports": {
      "data_in_p_0": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "s_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk_p_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "m_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_n_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "s_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "data_in_n_0": {
        "direction": "I",
        "left": "13",
        "right": "0"
      }
    },
    "components": {
      "axi4stream_vip_0": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "design_1_axi4stream_vip_0_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "sim_rst_gen_0": {
        "vlnv": "xilinx.com:ip:sim_rst_gen:1.0",
        "xci_name": "design_1_sim_rst_gen_0_0",
        "parameters": {
          "RST_PERIOD": {
            "value": "65"
          }
        }
      },
      "adc_ad9643_0": {
        "vlnv": "nppgamma.ru:Logic:adc_ad9643:1.0",
        "xci_name": "design_1_adc_ad9643_0_6"
      }
    },
    "interface_nets": {
      "adc_ad9643_0_m_axis": {
        "interface_ports": [
          "adc_ad9643_0/m_axis",
          "axi4stream_vip_0/S_AXIS"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "adc_ad9643_0/s_axi",
          "axi_vip_0/M_AXI"
        ]
      }
    },
    "nets": {
      "aresetn_0_1": {
        "ports": [
          "s_aresetn",
          "axi_vip_0/aresetn",
          "adc_ad9643_0/s_axi_aresetn"
        ]
      },
      "aclk_1_1": {
        "ports": [
          "s_axi_aclk",
          "axi_vip_0/aclk",
          "adc_ad9643_0/s_axi_aclk"
        ]
      },
      "sim_rst_gen_0_rst": {
        "ports": [
          "sim_rst_gen_0/rst",
          "axi4stream_vip_0/aresetn",
          "adc_ad9643_0/m_axis_aresetn"
        ]
      },
      "clk_p_0_1": {
        "ports": [
          "clk_p_0",
          "adc_ad9643_0/clk_p"
        ]
      },
      "clk_n_0_1": {
        "ports": [
          "clk_n_0",
          "adc_ad9643_0/clk_n"
        ]
      },
      "data_in_p_0_1": {
        "ports": [
          "data_in_p_0",
          "adc_ad9643_0/data_in_p"
        ]
      },
      "data_in_n_0_1": {
        "ports": [
          "data_in_n_0",
          "adc_ad9643_0/data_in_n"
        ]
      },
      "adc_ad9643_0_m_axis_aclk": {
        "ports": [
          "adc_ad9643_0/m_axis_aclk",
          "axi4stream_vip_0/aclk"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_adc_ad9643_0_reg0": {
                "address_block": "/adc_ad9643_0/s_axi/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}