
AVRASM ver. 2.1.17  C:\Documents and Settings\Wahyu Ramadhani K\Desktop\New KRPAI Beroda 2014\LCD\List\LCD.asm Sat Jan 25 21:03:29 2014

C:\Documents and Settings\Wahyu Ramadhani K\Desktop\New KRPAI Beroda 2014\LCD\List\LCD.asm(1032): warning: Register r4 already defined by the .DEF directive
C:\Documents and Settings\Wahyu Ramadhani K\Desktop\New KRPAI Beroda 2014\LCD\List\LCD.asm(1033): warning: Register r3 already defined by the .DEF directive
C:\Documents and Settings\Wahyu Ramadhani K\Desktop\New KRPAI Beroda 2014\LCD\List\LCD.asm(1034): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.03.4 Standard
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega2560
                 ;Program type           : Application
                 ;Clock frequency        : 16,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 2048 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega2560
                 	#pragma AVRPART MEMORY PROG_FLASH 262144
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8192
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R3
                 	.DEF __lcd_maxx=R6
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 007e 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 ;GPIOR0 INITIALIZATION
                 	.EQU  __GPIOR0_INIT=0x00
                 
                 _0x0:
000072 7355
000073 7265
000074 6320
000075 6168      	.DB  0x55,0x73,0x65,0x72,0x20,0x63,0x68,0x61
000076 2072
000077 3a30
C:\Documents and Settings\Wahyu Ramadhani K\Desktop\New KRPAI Beroda 2014\LCD\List\LCD.asm(1103): warning: .cseg .db misalignment - padding zero byte
000078 0000      	.DB  0x72,0x20,0x30,0x3A,0x0
                 _0x2000003:
000079 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00007a 0002      	.DW  0x02
00007b 0a00      	.DW  __base_y_G100
00007c 00f2      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00007d 0000      	.DW  0
                 
                 __RESET:
00007e 94f8      	CLI
00007f 27ee      	CLR  R30
000080 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000081 e0f1      	LDI  R31,1
000082 bff5      	OUT  MCUCR,R31
000083 bfe5      	OUT  MCUCR,R30
000084 93e0 0074 	STS  XMCRA,R30
000086 93e0 0075 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000088 e1f8      	LDI  R31,0x18
000089 95a8      	WDR
00008a b7a4      	IN   R26,MCUSR
00008b 7fa7      	CBR  R26,8
00008c bfa4      	OUT  MCUSR,R26
00008d 93f0 0060 	STS  WDTCSR,R31
00008f 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
000091 e08d      	LDI  R24,(14-2)+1
000092 e0a2      	LDI  R26,2
000093 27bb      	CLR  R27
                 __CLEAR_REG:
000094 93ed      	ST   X+,R30
000095 958a      	DEC  R24
000096 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000097 e080      	LDI  R24,LOW(0x2000)
000098 e290      	LDI  R25,HIGH(0x2000)
000099 e0a0      	LDI  R26,LOW(0x200)
00009a e0b2      	LDI  R27,HIGH(0x200)
                 __CLEAR_SRAM:
00009b 93ed      	ST   X+,R30
00009c 9701      	SBIW R24,1
00009d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00009e efe4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00009f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000a0 9185      	LPM  R24,Z+
0000a1 9195      	LPM  R25,Z+
0000a2 9700      	SBIW R24,0
0000a3 f061      	BREQ __GLOBAL_INI_END
0000a4 91a5      	LPM  R26,Z+
0000a5 91b5      	LPM  R27,Z+
0000a6 9005      	LPM  R0,Z+
0000a7 9015      	LPM  R1,Z+
0000a8 01bf      	MOVW R22,R30
0000a9 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000aa 9005      	LPM  R0,Z+
0000ab 920d      	ST   X+,R0
0000ac 9701      	SBIW R24,1
0000ad f7e1      	BRNE __GLOBAL_INI_LOOP
0000ae 01fb      	MOVW R30,R22
0000af cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000b0 bf8c      	OUT  EIND,R24
                 
                 ;GPIOR0 INITIALIZATION
0000b1 e0e0      	LDI  R30,__GPIOR0_INIT
0000b2 bbee      	OUT  GPIOR0,R30
                 
                 ;STACK POINTER INITIALIZATION
0000b3 efef      	LDI  R30,LOW(0x21FF)
0000b4 bfed      	OUT  SPL,R30
0000b5 e2e1      	LDI  R30,HIGH(0x21FF)
0000b6 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000b7 e0c0      	LDI  R28,LOW(0xA00)
0000b8 e0da      	LDI  R29,HIGH(0xA00)
                 
0000b9 940c 00bb 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.4 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/5/2014
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega2560
                 ;Program type        : Application
                 ;Clock frequency     : 16.000000 MHz
                 ;Memory model        : Small
                 ;External RAM size   : 0
                 ;Data Stack size     : 2048
                 ;*****************************************************/
                 ;
                 ;#include <mega2560.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x08 ;PORTC
                 ; 0000 001D #endasm
                 ;#include <lcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0023 {
                 
                 	.CSEG
                 _main:
                 ; 0000 0024 // Declare your local variables here
                 ; 0000 0025 
                 ; 0000 0026 // Crystal Oscillator division factor: 1
                 ; 0000 0027 #pragma optsize-
                 ; 0000 0028 CLKPR=0x80;
0000bb e8e0      	LDI  R30,LOW(128)
0000bc 93e0 0061 	STS  97,R30
                 ; 0000 0029 CLKPR=0x00;
0000be e0e0      	LDI  R30,LOW(0)
0000bf 93e0 0061 	STS  97,R30
                 ; 0000 002A #ifdef _OPTIMIZE_SIZE_
                 ; 0000 002B #pragma optsize+
                 ; 0000 002C #endif
                 ; 0000 002D 
                 ; 0000 002E // Input/Output Ports initialization
                 ; 0000 002F // Port A initialization
                 ; 0000 0030 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0031 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0032 PORTA=0x00;
0000c1 b9e2      	OUT  0x2,R30
                 ; 0000 0033 DDRA=0x00;
0000c2 b9e1      	OUT  0x1,R30
                 ; 0000 0034 
                 ; 0000 0035 // Port B initialization
                 ; 0000 0036 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0037 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0038 PORTB=0x00;
0000c3 b9e5      	OUT  0x5,R30
                 ; 0000 0039 DDRB=0x00;
0000c4 b9e4      	OUT  0x4,R30
                 ; 0000 003A 
                 ; 0000 003B // Port C initialization
                 ; 0000 003C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 003E PORTC=0x00;
0000c5 b9e8      	OUT  0x8,R30
                 ; 0000 003F DDRC=0x00;
0000c6 b9e7      	OUT  0x7,R30
                 ; 0000 0040 
                 ; 0000 0041 // Port D initialization
                 ; 0000 0042 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0043 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0044 PORTD=0x00;
0000c7 b9eb      	OUT  0xB,R30
                 ; 0000 0045 DDRD=0x00;
0000c8 b9ea      	OUT  0xA,R30
                 ; 0000 0046 
                 ; 0000 0047 // Port E initialization
                 ; 0000 0048 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0049 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004A PORTE=0x00;
0000c9 b9ee      	OUT  0xE,R30
                 ; 0000 004B DDRE=0x00;
0000ca b9ed      	OUT  0xD,R30
                 ; 0000 004C 
                 ; 0000 004D // Port F initialization
                 ; 0000 004E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0050 PORTF=0x00;
0000cb bbe1      	OUT  0x11,R30
                 ; 0000 0051 DDRF=0x00;
0000cc bbe0      	OUT  0x10,R30
                 ; 0000 0052 
                 ; 0000 0053 // Port G initialization
                 ; 0000 0054 // Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0055 // State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0056 PORTG=0x00;
0000cd bbe4      	OUT  0x14,R30
                 ; 0000 0057 DDRG=0x00;
0000ce bbe3      	OUT  0x13,R30
                 ; 0000 0058 
                 ; 0000 0059 // Port H initialization
                 ; 0000 005A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005C PORTH=0x00;
0000cf 93e0 0102 	STS  258,R30
                 ; 0000 005D DDRH=0x00;
0000d1 93e0 0101 	STS  257,R30
                 ; 0000 005E 
                 ; 0000 005F // Port J initialization
                 ; 0000 0060 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0061 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0062 PORTJ=0x00;
0000d3 93e0 0105 	STS  261,R30
                 ; 0000 0063 DDRJ=0x00;
0000d5 93e0 0104 	STS  260,R30
                 ; 0000 0064 
                 ; 0000 0065 // Port K initialization
                 ; 0000 0066 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0067 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0068 PORTK=0x00;
0000d7 93e0 0108 	STS  264,R30
                 ; 0000 0069 DDRK=0x00;
0000d9 93e0 0107 	STS  263,R30
                 ; 0000 006A 
                 ; 0000 006B // Port L initialization
                 ; 0000 006C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 006D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 006E PORTL=0x00;
0000db 93e0 010b 	STS  267,R30
                 ; 0000 006F DDRL=0x00;
0000dd 93e0 010a 	STS  266,R30
                 ; 0000 0070 
                 ; 0000 0071 // Timer/Counter 0 initialization
                 ; 0000 0072 // Clock source: System Clock
                 ; 0000 0073 // Clock value: Timer 0 Stopped
                 ; 0000 0074 // Mode: Normal top=FFh
                 ; 0000 0075 // OC0A output: Disconnected
                 ; 0000 0076 // OC0B output: Disconnected
                 ; 0000 0077 TCCR0A=0x00;
0000df bde4      	OUT  0x24,R30
                 ; 0000 0078 TCCR0B=0x00;
0000e0 bde5      	OUT  0x25,R30
                 ; 0000 0079 TCNT0=0x00;
0000e1 bde6      	OUT  0x26,R30
                 ; 0000 007A OCR0A=0x00;
0000e2 bde7      	OUT  0x27,R30
                 ; 0000 007B OCR0B=0x00;
0000e3 bde8      	OUT  0x28,R30
                 ; 0000 007C 
                 ; 0000 007D // Timer/Counter 1 initialization
                 ; 0000 007E // Clock source: System Clock
                 ; 0000 007F // Clock value: Timer 1 Stopped
                 ; 0000 0080 // Mode: Normal top=FFFFh
                 ; 0000 0081 // OC1A output: Discon.
                 ; 0000 0082 // OC1B output: Discon.
                 ; 0000 0083 // OC1C output: Discon.
                 ; 0000 0084 // Noise Canceler: Off
                 ; 0000 0085 // Input Capture on Falling Edge
                 ; 0000 0086 // Timer 1 Overflow Interrupt: Off
                 ; 0000 0087 // Input Capture Interrupt: Off
                 ; 0000 0088 // Compare A Match Interrupt: Off
                 ; 0000 0089 // Compare B Match Interrupt: Off
                 ; 0000 008A // Compare C Match Interrupt: Off
                 ; 0000 008B TCCR1A=0x00;
0000e4 93e0 0080 	STS  128,R30
                 ; 0000 008C TCCR1B=0x00;
0000e6 93e0 0081 	STS  129,R30
                 ; 0000 008D TCNT1H=0x00;
0000e8 93e0 0085 	STS  133,R30
                 ; 0000 008E TCNT1L=0x00;
0000ea 93e0 0084 	STS  132,R30
                 ; 0000 008F ICR1H=0x00;
0000ec 93e0 0087 	STS  135,R30
                 ; 0000 0090 ICR1L=0x00;
0000ee 93e0 0086 	STS  134,R30
                 ; 0000 0091 OCR1AH=0x00;
0000f0 93e0 0089 	STS  137,R30
                 ; 0000 0092 OCR1AL=0x00;
0000f2 93e0 0088 	STS  136,R30
                 ; 0000 0093 OCR1BH=0x00;
0000f4 93e0 008b 	STS  139,R30
                 ; 0000 0094 OCR1BL=0x00;
0000f6 93e0 008a 	STS  138,R30
                 ; 0000 0095 OCR1CH=0x00;
0000f8 93e0 008d 	STS  141,R30
                 ; 0000 0096 OCR1CL=0x00;
0000fa 93e0 008c 	STS  140,R30
                 ; 0000 0097 
                 ; 0000 0098 // Timer/Counter 2 initialization
                 ; 0000 0099 // Clock source: System Clock
                 ; 0000 009A // Clock value: Timer 2 Stopped
                 ; 0000 009B // Mode: Normal top=FFh
                 ; 0000 009C // OC2A output: Disconnected
                 ; 0000 009D // OC2B output: Disconnected
                 ; 0000 009E ASSR=0x00;
0000fc 93e0 00b6 	STS  182,R30
                 ; 0000 009F TCCR2A=0x00;
0000fe 93e0 00b0 	STS  176,R30
                 ; 0000 00A0 TCCR2B=0x00;
000100 93e0 00b1 	STS  177,R30
                 ; 0000 00A1 TCNT2=0x00;
000102 93e0 00b2 	STS  178,R30
                 ; 0000 00A2 OCR2A=0x00;
000104 93e0 00b3 	STS  179,R30
                 ; 0000 00A3 OCR2B=0x00;
000106 93e0 00b4 	STS  180,R30
                 ; 0000 00A4 
                 ; 0000 00A5 // Timer/Counter 3 initialization
                 ; 0000 00A6 // Clock source: System Clock
                 ; 0000 00A7 // Clock value: Timer 3 Stopped
                 ; 0000 00A8 // Mode: Normal top=FFFFh
                 ; 0000 00A9 // Noise Canceler: Off
                 ; 0000 00AA // Input Capture on Falling Edge
                 ; 0000 00AB // OC3A output: Discon.
                 ; 0000 00AC // OC3B output: Discon.
                 ; 0000 00AD // OC3C output: Discon.
                 ; 0000 00AE // Timer 3 Overflow Interrupt: Off
                 ; 0000 00AF // Input Capture Interrupt: Off
                 ; 0000 00B0 // Compare A Match Interrupt: Off
                 ; 0000 00B1 // Compare B Match Interrupt: Off
                 ; 0000 00B2 // Compare C Match Interrupt: Off
                 ; 0000 00B3 TCCR3A=0x00;
000108 93e0 0090 	STS  144,R30
                 ; 0000 00B4 TCCR3B=0x00;
00010a 93e0 0091 	STS  145,R30
                 ; 0000 00B5 TCNT3H=0x00;
00010c 93e0 0095 	STS  149,R30
                 ; 0000 00B6 TCNT3L=0x00;
00010e 93e0 0094 	STS  148,R30
                 ; 0000 00B7 ICR3H=0x00;
000110 93e0 0097 	STS  151,R30
                 ; 0000 00B8 ICR3L=0x00;
000112 93e0 0096 	STS  150,R30
                 ; 0000 00B9 OCR3AH=0x00;
000114 93e0 0099 	STS  153,R30
                 ; 0000 00BA OCR3AL=0x00;
000116 93e0 0098 	STS  152,R30
                 ; 0000 00BB OCR3BH=0x00;
000118 93e0 009b 	STS  155,R30
                 ; 0000 00BC OCR3BL=0x00;
00011a 93e0 009a 	STS  154,R30
                 ; 0000 00BD OCR3CH=0x00;
00011c 93e0 009d 	STS  157,R30
                 ; 0000 00BE OCR3CL=0x00;
00011e 93e0 009c 	STS  156,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // Timer/Counter 4 initialization
                 ; 0000 00C1 // Clock source: System Clock
                 ; 0000 00C2 // Clock value: Timer 4 Stopped
                 ; 0000 00C3 // Mode: Normal top=FFFFh
                 ; 0000 00C4 // OC4A output: Discon.
                 ; 0000 00C5 // OC4B output: Discon.
                 ; 0000 00C6 // OC4C output: Discon.
                 ; 0000 00C7 // Noise Canceler: Off
                 ; 0000 00C8 // Input Capture on Falling Edge
                 ; 0000 00C9 // Timer 4 Overflow Interrupt: Off
                 ; 0000 00CA // Input Capture Interrupt: Off
                 ; 0000 00CB // Compare A Match Interrupt: Off
                 ; 0000 00CC // Compare B Match Interrupt: Off
                 ; 0000 00CD // Compare C Match Interrupt: Off
                 ; 0000 00CE TCCR4A=0x00;
000120 93e0 00a0 	STS  160,R30
                 ; 0000 00CF TCCR4B=0x00;
000122 93e0 00a1 	STS  161,R30
                 ; 0000 00D0 TCNT4H=0x00;
000124 93e0 00a5 	STS  165,R30
                 ; 0000 00D1 TCNT4L=0x00;
000126 93e0 00a4 	STS  164,R30
                 ; 0000 00D2 ICR4H=0x00;
000128 93e0 00a7 	STS  167,R30
                 ; 0000 00D3 ICR4L=0x00;
00012a 93e0 00a6 	STS  166,R30
                 ; 0000 00D4 OCR4AH=0x00;
00012c 93e0 00a9 	STS  169,R30
                 ; 0000 00D5 OCR4AL=0x00;
00012e 93e0 00a8 	STS  168,R30
                 ; 0000 00D6 OCR4BH=0x00;
000130 93e0 00ab 	STS  171,R30
                 ; 0000 00D7 OCR4BL=0x00;
000132 93e0 00aa 	STS  170,R30
                 ; 0000 00D8 OCR4CH=0x00;
000134 93e0 00ad 	STS  173,R30
                 ; 0000 00D9 OCR4CL=0x00;
000136 93e0 00ac 	STS  172,R30
                 ; 0000 00DA 
                 ; 0000 00DB // Timer/Counter 5 initialization
                 ; 0000 00DC // Clock source: System Clock
                 ; 0000 00DD // Clock value: Timer 5 Stopped
                 ; 0000 00DE // Mode: Normal top=FFFFh
                 ; 0000 00DF // OC5A output: Discon.
                 ; 0000 00E0 // OC5B output: Discon.
                 ; 0000 00E1 // OC5C output: Discon.
                 ; 0000 00E2 // Noise Canceler: Off
                 ; 0000 00E3 // Input Capture on Falling Edge
                 ; 0000 00E4 // Timer 5 Overflow Interrupt: Off
                 ; 0000 00E5 // Input Capture Interrupt: Off
                 ; 0000 00E6 // Compare A Match Interrupt: Off
                 ; 0000 00E7 // Compare B Match Interrupt: Off
                 ; 0000 00E8 // Compare C Match Interrupt: Off
                 ; 0000 00E9 TCCR5A=0x00;
000138 93e0 0120 	STS  288,R30
                 ; 0000 00EA TCCR5B=0x00;
00013a 93e0 0121 	STS  289,R30
                 ; 0000 00EB TCNT5H=0x00;
00013c 93e0 0125 	STS  293,R30
                 ; 0000 00EC TCNT5L=0x00;
00013e 93e0 0124 	STS  292,R30
                 ; 0000 00ED ICR5H=0x00;
000140 93e0 0127 	STS  295,R30
                 ; 0000 00EE ICR5L=0x00;
000142 93e0 0126 	STS  294,R30
                 ; 0000 00EF OCR5AH=0x00;
000144 93e0 0129 	STS  297,R30
                 ; 0000 00F0 OCR5AL=0x00;
000146 93e0 0128 	STS  296,R30
                 ; 0000 00F1 OCR5BH=0x00;
000148 93e0 012b 	STS  299,R30
                 ; 0000 00F2 OCR5BL=0x00;
00014a 93e0 012a 	STS  298,R30
                 ; 0000 00F3 OCR5CH=0x00;
00014c 93e0 012d 	STS  301,R30
                 ; 0000 00F4 OCR5CL=0x00;
00014e 93e0 012c 	STS  300,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // External Interrupt(s) initialization
                 ; 0000 00F7 // INT0: Off
                 ; 0000 00F8 // INT1: Off
                 ; 0000 00F9 // INT2: Off
                 ; 0000 00FA // INT3: Off
                 ; 0000 00FB // INT4: Off
                 ; 0000 00FC // INT5: Off
                 ; 0000 00FD // INT6: Off
                 ; 0000 00FE // INT7: Off
                 ; 0000 00FF EICRA=0x00;
000150 93e0 0069 	STS  105,R30
                 ; 0000 0100 EICRB=0x00;
000152 93e0 006a 	STS  106,R30
                 ; 0000 0101 EIMSK=0x00;
000154 bbed      	OUT  0x1D,R30
                 ; 0000 0102 // PCINT0 interrupt: Off
                 ; 0000 0103 // PCINT1 interrupt: Off
                 ; 0000 0104 // PCINT2 interrupt: Off
                 ; 0000 0105 // PCINT3 interrupt: Off
                 ; 0000 0106 // PCINT4 interrupt: Off
                 ; 0000 0107 // PCINT5 interrupt: Off
                 ; 0000 0108 // PCINT6 interrupt: Off
                 ; 0000 0109 // PCINT7 interrupt: Off
                 ; 0000 010A // PCINT8 interrupt: Off
                 ; 0000 010B // PCINT9 interrupt: Off
                 ; 0000 010C // PCINT10 interrupt: Off
                 ; 0000 010D // PCINT11 interrupt: Off
                 ; 0000 010E // PCINT12 interrupt: Off
                 ; 0000 010F // PCINT13 interrupt: Off
                 ; 0000 0110 // PCINT14 interrupt: Off
                 ; 0000 0111 // PCINT15 interrupt: Off
                 ; 0000 0112 // PCINT16 interrupt: Off
                 ; 0000 0113 // PCINT17 interrupt: Off
                 ; 0000 0114 // PCINT18 interrupt: Off
                 ; 0000 0115 // PCINT19 interrupt: Off
                 ; 0000 0116 // PCINT20 interrupt: Off
                 ; 0000 0117 // PCINT21 interrupt: Off
                 ; 0000 0118 // PCINT22 interrupt: Off
                 ; 0000 0119 // PCINT23 interrupt: Off
                 ; 0000 011A PCMSK0=0x00;
000155 93e0 006b 	STS  107,R30
                 ; 0000 011B PCMSK1=0x00;
000157 93e0 006c 	STS  108,R30
                 ; 0000 011C PCMSK2=0x00;
000159 93e0 006d 	STS  109,R30
                 ; 0000 011D PCICR=0x00;
00015b 93e0 0068 	STS  104,R30
                 ; 0000 011E 
                 ; 0000 011F // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0120 TIMSK0=0x00;
00015d 93e0 006e 	STS  110,R30
                 ; 0000 0121 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0122 TIMSK1=0x00;
00015f 93e0 006f 	STS  111,R30
                 ; 0000 0123 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0124 TIMSK2=0x00;
000161 93e0 0070 	STS  112,R30
                 ; 0000 0125 // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 0126 TIMSK3=0x00;
000163 93e0 0071 	STS  113,R30
                 ; 0000 0127 // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 0128 TIMSK4=0x00;
000165 93e0 0072 	STS  114,R30
                 ; 0000 0129 // Timer/Counter 5 Interrupt(s) initialization
                 ; 0000 012A TIMSK5=0x00;
000167 93e0 0073 	STS  115,R30
                 ; 0000 012B 
                 ; 0000 012C // Analog Comparator initialization
                 ; 0000 012D // Analog Comparator: Off
                 ; 0000 012E // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 012F ACSR=0x80;
000169 e8e0      	LDI  R30,LOW(128)
00016a bfe0      	OUT  0x30,R30
                 ; 0000 0130 ADCSRB=0x00;
00016b e0e0      	LDI  R30,LOW(0)
00016c 93e0 007b 	STS  123,R30
                 ; 0000 0131 
                 ; 0000 0132 // LCD module initialization
                 ; 0000 0133 lcd_init(20);
00016e e1e4      	LDI  R30,LOW(20)
00016f 93ea      	ST   -Y,R30
000170 940e 0222 	CALL _lcd_init
                 ; 0000 0134 
                 ; 0000 0135 while (1)
                 _0x3:
                 ; 0000 0136       {
                 ; 0000 0137       // Place your code here
                 ; 0000 0138         /* switch to writing in Display RAM */
                 ; 0000 0139         lcd_gotoxy(0,0);
000172 e0e0      	LDI  R30,LOW(0)
000173 93ea      	ST   -Y,R30
000174 93ea      	ST   -Y,R30
000175 940e 01be 	CALL _lcd_gotoxy
                 ; 0000 013A         lcd_putsf("User char 0:");
                +
000177 eee4     +LDI R30 , LOW ( 2 * _0x0 + 0 )
000178 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + 0 )
                 	__POINTW1FN _0x0,0
000179 93fa      	ST   -Y,R31
00017a 93ea      	ST   -Y,R30
00017b 940e 0201 	CALL _lcd_putsf
                 ; 0000 013B 
                 ; 0000 013C       };
00017d cff4      	RJMP _0x3
                 ; 0000 013D }
                 _0x6:
00017e cfff      	RJMP _0x6
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
00017f e0ff          ldi   r31,15
                 __lcd_delay0:
000180 95fa          dec   r31
000181 f7f1          brne  __lcd_delay0
000182 9508      	RET
                 __lcd_ready:
000183 b1a7          in    r26,__lcd_direction
000184 70af          andi  r26,0xf                 ;set as input
000185 b9a7          out   __lcd_direction,r26
000186 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
000187 9840          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000188 dff6      	RCALL __lcd_delay_G100
000189 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
00018a dff4      	RCALL __lcd_delay_G100
00018b b1a6          in    r26,__lcd_pin
00018c 9842          cbi   __lcd_port,__lcd_enable ;EN=0
00018d dff1      	RCALL __lcd_delay_G100
00018e 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
00018f dfef      	RCALL __lcd_delay_G100
000190 9842          cbi   __lcd_port,__lcd_enable ;EN=0
000191 fda7          sbrc  r26,__lcd_busy_flag
000192 cff5          rjmp  __lcd_busy
000193 9508      	RET
                 __lcd_write_nibble_G100:
000194 7fa0          andi  r26,0xf0
000195 2bab          or    r26,r27
000196 b9a8          out   __lcd_port,r26          ;write
000197 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
000198 940e 017f 	CALL __lcd_delay_G100
00019a 9842          cbi   __lcd_port,__lcd_enable ;EN=0
00019b 940e 017f 	CALL __lcd_delay_G100
00019d 9508      	RET
                 __lcd_write_data:
00019e 9841          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00019f b1a7          in    r26,__lcd_direction
0001a0 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
0001a1 b9a7          out   __lcd_direction,r26
0001a2 b1b8          in    r27,__lcd_port
0001a3 70bf          andi  r27,0xf
0001a4 81a8          ld    r26,y
0001a5 dfee      	RCALL __lcd_write_nibble_G100
0001a6 81a8          ld    r26,y
0001a7 95a2          swap  r26
0001a8 dfeb      	RCALL __lcd_write_nibble_G100
0001a9 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
0001aa 940c 0250 	JMP  _0x2020001
                 __lcd_read_nibble_G100:
0001ac 9a42          sbi   __lcd_port,__lcd_enable ;EN=1
0001ad 940e 017f 	CALL __lcd_delay_G100
0001af b1e6          in    r30,__lcd_pin           ;read
0001b0 9842          cbi   __lcd_port,__lcd_enable ;EN=0
0001b1 940e 017f 	CALL __lcd_delay_G100
0001b3 7fe0          andi  r30,0xf0
0001b4 9508      	RET
                 _lcd_read_byte0_G100:
0001b5 940e 017f 	CALL __lcd_delay_G100
0001b7 dff4      	RCALL __lcd_read_nibble_G100
0001b8 2fae          mov   r26,r30
0001b9 dff2      	RCALL __lcd_read_nibble_G100
0001ba 9841          cbi   __lcd_port,__lcd_rd     ;RD=0
0001bb 95e2          swap  r30
0001bc 2bea          or    r30,r26
0001bd 9508      	RET
                 _lcd_gotoxy:
0001be 940e 0183 	CALL __lcd_ready
0001c0 940e 0252 	CALL SUBOPT_0x0
0001c2 50e0      	SUBI R30,LOW(-__base_y_G100)
0001c3 4ff6      	SBCI R31,HIGH(-__base_y_G100)
0001c4 81e0      	LD   R30,Z
0001c5 e0f0      	LDI  R31,0
0001c6 01df      	MOVW R26,R30
0001c7 81e9      	LDD  R30,Y+1
0001c8 e0f0      	LDI  R31,0
0001c9 0fea      	ADD  R30,R26
0001ca 1ffb      	ADC  R31,R27
0001cb 93ea      	ST   -Y,R30
0001cc 940e 019e 	CALL __lcd_write_data
0001ce 8049      	LDD  R4,Y+1
0001cf 8038      	LDD  R3,Y+0
0001d0 9622      	ADIW R28,2
0001d1 9508      	RET
                 _lcd_clear:
0001d2 940e 0183 	CALL __lcd_ready
0001d4 e0e2      	LDI  R30,LOW(2)
0001d5 93ea      	ST   -Y,R30
0001d6 940e 019e 	CALL __lcd_write_data
0001d8 940e 0183 	CALL __lcd_ready
0001da e0ec      	LDI  R30,LOW(12)
0001db 93ea      	ST   -Y,R30
0001dc 940e 019e 	CALL __lcd_write_data
0001de 940e 0183 	CALL __lcd_ready
0001e0 e0e1      	LDI  R30,LOW(1)
0001e1 93ea      	ST   -Y,R30
0001e2 940e 019e 	CALL __lcd_write_data
0001e4 e0e0      	LDI  R30,LOW(0)
0001e5 2e3e      	MOV  R3,R30
0001e6 2e4e      	MOV  R4,R30
0001e7 9508      	RET
                 _lcd_putchar:
0001e8 93ef          push r30
0001e9 93ff          push r31
0001ea 81a8          ld   r26,y
0001eb 9468          set
0001ec 30aa          cpi  r26,10
0001ed f021          breq __lcd_putchar1
0001ee 94e8          clt
0001ef 9443      	INC  R4
0001f0 1464      	CP   R6,R4
0001f1 f430      	BRSH _0x2000004
                 	__lcd_putchar1:
0001f2 9433      	INC  R3
0001f3 e0e0      	LDI  R30,LOW(0)
0001f4 93ea      	ST   -Y,R30
0001f5 923a      	ST   -Y,R3
0001f6 dfc7      	RCALL _lcd_gotoxy
0001f7 f02e      	brts __lcd_putchar0
                 _0x2000004:
0001f8 df8a          rcall __lcd_ready
0001f9 9a40          sbi  __lcd_port,__lcd_rs ;RS=1
0001fa 81a8          ld   r26,y
0001fb 93aa          st   -y,r26
0001fc dfa1          rcall __lcd_write_data
                 __lcd_putchar0:
0001fd 91ff          pop  r31
0001fe 91ef          pop  r30
0001ff 940c 0250 	JMP  _0x2020001
                 _lcd_putsf:
000201 931a      	ST   -Y,R17
                 _0x2000008:
000202 81e9      	LDD  R30,Y+1
000203 81fa      	LDD  R31,Y+1+1
000204 9631      	ADIW R30,1
000205 83e9      	STD  Y+1,R30
000206 83fa      	STD  Y+1+1,R31
000207 9731      	SBIW R30,1
000208 91e4      	LPM  R30,Z
000209 2f1e      	MOV  R17,R30
00020a 30e0      	CPI  R30,0
00020b f019      	BREQ _0x200000A
00020c 931a      	ST   -Y,R17
00020d dfda      	RCALL _lcd_putchar
00020e cff3      	RJMP _0x2000008
                 _0x200000A:
00020f 8118      	LDD  R17,Y+0
000210 9623      	ADIW R28,3
000211 9508      	RET
                 __long_delay_G100:
000212 27aa          clr   r26
000213 27bb          clr   r27
                 __long_delay0:
000214 9711          sbiw  r26,1         ;2 cycles
000215 f7f1          brne  __long_delay0 ;2 cycles
000216 9508      	RET
                 __lcd_init_write_G100:
000217 9841          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000218 b1a7          in    r26,__lcd_direction
000219 6fa7          ori   r26,0xf7                ;set as output
00021a b9a7          out   __lcd_direction,r26
00021b b1b8          in    r27,__lcd_port
00021c 70bf          andi  r27,0xf
00021d 81a8          ld    r26,y
00021e 940e 0194 	CALL __lcd_write_nibble_G100
000220 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
000221 c02e      	RJMP _0x2020001
                 _lcd_init:
000222 9842          cbi   __lcd_port,__lcd_enable ;EN=0
000223 9840          cbi   __lcd_port,__lcd_rs     ;RS=0
000224 8068      	LDD  R6,Y+0
000225 d02c      	RCALL SUBOPT_0x0
000226 58e0      	SUBI R30,LOW(-128)
000227 4fff      	SBCI R31,HIGH(-128)
                +
000228 93e0 0a02+STS __base_y_G100 + 2 , R30
                 	__PUTB1MN __base_y_G100,2
00022a d027      	RCALL SUBOPT_0x0
00022b 54e0      	SUBI R30,LOW(-192)
00022c 4fff      	SBCI R31,HIGH(-192)
                +
00022d 93e0 0a03+STS __base_y_G100 + 3 , R30
                 	__PUTB1MN __base_y_G100,3
00022f d025      	RCALL SUBOPT_0x1
000230 d024      	RCALL SUBOPT_0x1
000231 d023      	RCALL SUBOPT_0x1
000232 dfdf      	RCALL __long_delay_G100
000233 e2e0      	LDI  R30,LOW(32)
000234 93ea      	ST   -Y,R30
000235 dfe1      	RCALL __lcd_init_write_G100
000236 dfdb      	RCALL __long_delay_G100
000237 e2e8      	LDI  R30,LOW(40)
000238 d021      	RCALL SUBOPT_0x2
000239 e0e4      	LDI  R30,LOW(4)
00023a d01f      	RCALL SUBOPT_0x2
00023b e8e5      	LDI  R30,LOW(133)
00023c d01d      	RCALL SUBOPT_0x2
00023d b1a7          in    r26,__lcd_direction
00023e 70af          andi  r26,0xf                 ;set as input
00023f b9a7          out   __lcd_direction,r26
000240 9a41          sbi   __lcd_port,__lcd_rd     ;RD=1
000241 940e 01b5 	CALL _lcd_read_byte0_G100
000243 30e5      	CPI  R30,LOW(0x5)
000244 f011      	BREQ _0x200000B
000245 e0e0      	LDI  R30,LOW(0)
000246 c009      	RJMP _0x2020001
                 _0x200000B:
000247 940e 0183 	CALL __lcd_ready
000249 e0e6      	LDI  R30,LOW(6)
00024a 93ea      	ST   -Y,R30
00024b 940e 019e 	CALL __lcd_write_data
00024d 940e 01d2 	CALL _lcd_clear
00024f e0e1      	LDI  R30,LOW(1)
                 _0x2020001:
000250 9621      	ADIW R28,1
000251 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000a00           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000252 81e8      	LD   R30,Y
000253 e0f0      	LDI  R31,0
000254 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
000255 940e 0212 	CALL __long_delay_G100
000257 e3e0      	LDI  R30,LOW(48)
000258 93ea      	ST   -Y,R30
000259 cfbd      	RJMP __lcd_init_write_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
00025a 93ea      	ST   -Y,R30
00025b 940e 019e 	CALL __lcd_write_data
00025d 940c 0212 	JMP  __long_delay_G100
                 
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega2560 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   4 r4 :   4 r5 :   0 r6 :   2 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   8 r25:   2 r26:  37 r27:  10 r28:   4 r29:   1 r30: 176 r31:  20 
x  :   3 y  :  33 z  :   9 
Registers used: 18 out of 35 (51.4%)

ATmega2560 instruction use summary:
adc   :   1 add   :   1 adiw  :   4 and   :   0 andi  :   6 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   4 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 
brsh  :   1 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  24 cbi   :  10 cbr   :   1 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   4 cls   :   0 clt   :   1 clv   :   0 
clz   :   0 com   :   0 cp    :   1 cpc   :   0 cpi   :   3 cpse  :   0 
dec   :   2 des   :   0 eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   9 
inc   :   2 jmp   :  61 ld    :   7 ldd   :   7 ldi   :  40 lds   :   0 
lpm   :   9 lsl   :   0 lsr   :   0 mov   :   4 movw  :   4 mul   :   0 
muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   2 ori   :   2 
out   :  34 pop   :   2 push  :   2 rcall :  23 ret   :  11 reti  :   0 
rjmp  :   8 rol   :   0 ror   :   0 sbc   :   0 sbci  :   3 sbi   :   9 
sbic  :   0 sbis  :   0 sbiw  :   5 sbr   :   0 sbrc  :   1 sbrs  :   0 
sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 
set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  21 
std   :   2 sts   :  83 sub   :   0 subi  :   3 swap  :   2 tst   :   0 
wdr   :   1 
Instructions used: 45 out of 115 (39.1%)

ATmega2560 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004be   1190     24   1214  262144   0.5%
[.dseg] 0x000200 0x000a04      0      4      4    8192   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 4 warnings
