$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # a [3:0] $end
  $var wire 4 $ b [3:0] $end
  $var wire 1 % carry_in $end
  $var wire 4 & sum [3:0] $end
  $var wire 1 ' carry_out $end
  $scope module addition $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 1 % carry_in $end
   $var wire 4 & sum [3:0] $end
   $var wire 1 ' carry_out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1101 #
b0011 $
0%
b0000 &
1'
#50
b1110 #
b0001 $
1%
#100
b0001 #
b1111 $
0%
