--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml PPS_generator.twx PPS_generator.ncd -o PPS_generator.twr
PPS_generator.pcf -ucf ports_and_constraints.ucf

Design file:              PPS_generator.ncd
Physical constraint file: PPS_generator.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1071 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.317ns.
--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_6 (SLICE_X67Y40.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_4 (FF)
  Destination:          PPS_counter/counter_out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_4 to PPS_counter/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.XQ      Tcko                  0.591   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_4
    SLICE_X65Y45.G2      net (fanout=3)        1.600   PPS_counter/counter_out<4>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.142ns logic, 3.175ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_7 (FF)
  Destination:          PPS_counter/counter_out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_7 to PPS_counter/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y40.YQ      Tcko                  0.587   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    SLICE_X65Y45.G1      net (fanout=3)        1.333   PPS_counter/counter_out<7>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (3.138ns logic, 2.908ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_5 (FF)
  Destination:          PPS_counter/counter_out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_5 to PPS_counter/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.YQ      Tcko                  0.587   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_5
    SLICE_X65Y45.F1      net (fanout=3)        1.166   PPS_counter/counter_out<5>
    SLICE_X65Y45.COUT    Topcyf                1.162   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.299ns logic, 2.741ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_7 (SLICE_X67Y40.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_4 (FF)
  Destination:          PPS_counter/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_4 to PPS_counter/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.XQ      Tcko                  0.591   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_4
    SLICE_X65Y45.G2      net (fanout=3)        1.600   PPS_counter/counter_out<4>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.142ns logic, 3.175ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_7 (FF)
  Destination:          PPS_counter/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_7 to PPS_counter/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y40.YQ      Tcko                  0.587   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    SLICE_X65Y45.G1      net (fanout=3)        1.333   PPS_counter/counter_out<7>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (3.138ns logic, 2.908ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_5 (FF)
  Destination:          PPS_counter/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_5 to PPS_counter/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.YQ      Tcko                  0.587   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_5
    SLICE_X65Y45.F1      net (fanout=3)        1.166   PPS_counter/counter_out<5>
    SLICE_X65Y45.COUT    Topcyf                1.162   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y40.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y40.CLK     Tsrck                 0.910   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.299ns logic, 2.741ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter/counter_out_8 (SLICE_X67Y41.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_4 (FF)
  Destination:          PPS_counter/counter_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_4 to PPS_counter/counter_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.XQ      Tcko                  0.591   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_4
    SLICE_X65Y45.G2      net (fanout=3)        1.600   PPS_counter/counter_out<4>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y41.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y41.CLK     Tsrck                 0.910   PPS_counter/counter_out<8>
                                                       PPS_counter/counter_out_8
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.142ns logic, 3.175ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_7 (FF)
  Destination:          PPS_counter/counter_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_7 to PPS_counter/counter_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y40.YQ      Tcko                  0.587   PPS_counter/counter_out<6>
                                                       PPS_counter/counter_out_7
    SLICE_X65Y45.G1      net (fanout=3)        1.333   PPS_counter/counter_out<7>
    SLICE_X65Y45.COUT    Topcyg                1.001   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y41.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y41.CLK     Tsrck                 0.910   PPS_counter/counter_out<8>
                                                       PPS_counter/counter_out_8
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (3.138ns logic, 2.908ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PPS_counter/counter_out_5 (FF)
  Destination:          PPS_counter/counter_out_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: PPS_counter/counter_out_5 to PPS_counter/counter_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.YQ      Tcko                  0.587   PPS_counter/counter_out<4>
                                                       PPS_counter/counter_out_5
    SLICE_X65Y45.F1      net (fanout=3)        1.166   PPS_counter/counter_out<5>
    SLICE_X65Y45.COUT    Topcyf                1.162   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_lut<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<0>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<1>
    SLICE_X65Y46.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<2>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<3>
    SLICE_X65Y47.COUT    Tbyp                  0.118   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<4>
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   PPS_counter/counter_out_cmp_eq0000_wg_cy<5>
    SLICE_X65Y48.XB      Tcinxb                0.404   PPS_counter/counter_out_cmp_eq0000
                                                       PPS_counter/counter_out_cmp_eq0000_wg_cy<6>
    SLICE_X67Y41.SR      net (fanout=13)       1.575   PPS_counter/counter_out_cmp_eq0000
    SLICE_X67Y41.CLK     Tsrck                 0.910   PPS_counter/counter_out<8>
                                                       PPS_counter/counter_out_8
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.299ns logic, 2.741ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point n_clocks_21 (SLICE_X65Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_21 (FF)
  Destination:          n_clocks_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.123 - 0.125)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_21 to n_clocks_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y47.YQ      Tcko                  0.470   PPS_counter/counter_out<20>
                                                       PPS_counter/counter_out_21
    SLICE_X65Y44.BX      net (fanout=3)        0.426   PPS_counter/counter_out<21>
    SLICE_X65Y44.CLK     Tckdi       (-Th)    -0.093   n_clocks<21>
                                                       n_clocks_21
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.563ns logic, 0.426ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point n_clocks_15 (SLICE_X66Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_15 (FF)
  Destination:          n_clocks_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.042ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_15 to n_clocks_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y44.YQ      Tcko                  0.470   PPS_counter/counter_out<14>
                                                       PPS_counter/counter_out_15
    SLICE_X66Y42.BX      net (fanout=3)        0.438   PPS_counter/counter_out<15>
    SLICE_X66Y42.CLK     Tckdi       (-Th)    -0.134   n_clocks<15>
                                                       n_clocks_15
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.604ns logic, 0.438ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point n_clocks_16 (SLICE_X66Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PPS_counter/counter_out_16 (FF)
  Destination:          n_clocks_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.018 - 0.019)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PPS_counter/counter_out_16 to n_clocks_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y45.XQ      Tcko                  0.473   PPS_counter/counter_out<16>
                                                       PPS_counter/counter_out_16
    SLICE_X66Y43.BY      net (fanout=3)        0.423   PPS_counter/counter_out<16>
    SLICE_X66Y43.CLK     Tckdi       (-Th)    -0.152   n_clocks<17>
                                                       n_clocks_16
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.625ns logic, 0.423ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X66Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X66Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.348ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X66Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PPS1_out" OFFSET = OUT 10 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.071ns.
--------------------------------------------------------------------------------

Paths for end point PPS1_out (L15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.929ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               led (FF)
  Destination:          PPS1_out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 1)
  Clock Path Delay:     2.930ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K13.I                Tiopi                 1.300   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.046   clk_BUFGP/IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X66Y40.CLK     net (fanout=25)       0.127   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (2.757ns logic, 0.173ns route)
                                                       (94.1% logic, 5.9% route)

  Maximum Data Path: led to PPS1_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.YQ      Tcko                  0.652   led_OBUF
                                                       led
    L15.O1               net (fanout=2)        1.241   led_OBUF
    L15.PAD              Tioop                 3.248   PPS1_out
                                                       PPS1_out_OBUF
                                                       PPS1_out
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (3.900ns logic, 1.241ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PPS1_out" OFFSET = OUT 10 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point PPS1_out (L15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.599ns (clock arrival + clock path + data path - uncertainty)
  Source:               led (FF)
  Destination:          PPS1_out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 1)
  Clock Path Delay:     2.350ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clk to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K13.I                Tiopi                 1.040   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X3Y6.I0      net (fanout=1)        0.036   clk_BUFGP/IBUFG
    BUFGMUX_X3Y6.O       Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X66Y40.CLK     net (fanout=25)       0.108   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (2.206ns logic, 0.144ns route)
                                                       (93.9% logic, 6.1% route)

  Minimum Data Path: led to PPS1_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.YQ      Tcko                  0.522   led_OBUF
                                                       led
    L15.O1               net (fanout=2)        0.993   led_OBUF
    L15.PAD              Tioop                 2.734   PPS1_out
                                                       PPS1_out_OBUF
                                                       PPS1_out
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (3.256ns logic, 0.993ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PPS1_out    |    8.071(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.317|         |         |         |
---------------+---------+---------+---------+---------+

COMP "PPS1_out" OFFSET = OUT 10 ns AFTER COMP "clk";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
PPS1_out                                       |        8.071|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1072 paths, 0 nets, and 155 connections

Design statistics:
   Minimum period:   6.317ns{1}   (Maximum frequency: 158.303MHz)
   Minimum output required time after clock:   8.071ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 20:44:25 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



