Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/jgoh070/Desktop/CE3001_lab3/test_bench_4_stage_pipeline_isim_beh.exe -prj C:/Users/jgoh070/Desktop/CE3001_lab3/test_bench_4_stage_pipeline_beh.prj work.test_bench_4_stage_pipeline work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/regfile.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/PC.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/imemory.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/ID_EXEstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/EXE_WBstage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/control.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/alu.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/pipelined_regfile_4stage.v" into library work
Analyzing Verilog file "C:/Users/jgoh070/Desktop/CE3001_lab3/../Lab3_4_stage_pipeline_codes/test_bench_4_stage_pipeline.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC1
Compiling module imemory
Compiling module control
Compiling module regfile
Compiling module ID_EXE_stage
Compiling module alu
Compiling module EXE_WB_stage
Compiling module pipelined_regfile_4stage
Compiling module test_bench_4_stage_pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/jgoh070/Desktop/CE3001_lab3/test_bench_4_stage_pipeline_isim_beh.exe
Fuse Memory Usage: 28992 KB
Fuse CPU Usage: 640 ms
