// Seed: 442834261
module module_0;
  assign id_0 = id_0;
  assign id_0 = 1;
  logic id_1;
  assign id_1 = id_1;
  reg   id_2;
  logic id_3;
  assign id_3 = id_3 - 1;
  always @(posedge id_0.id_3 or posedge id_0) begin
    if (1) begin
      SystemTFIdentifier(1);
      id_2 <= 1'b0;
    end
  end
endmodule
