
proiect_sdtr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4d8  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800a598  0800a598  0000b598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aaf4  0800aaf4  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aaf4  0800aaf4  0000baf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aafc  0800aafc  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aafc  0800aafc  0000bafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab00  0800ab00  0000bb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ab04  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001af4  200001d8  0800acdc  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000204  20001ccc  0800acdc  0000cccc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021106  00000000  00000000  0000c200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ed9  00000000  00000000  0002d306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000107a1  00000000  00000000  000311df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  00041980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017a4  00000000  00000000  00042e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000048de  00000000  00000000  00044604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021a75  00000000  00000000  00048ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008cac0  00000000  00000000  0006a957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f7417  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004d70  00000000  00000000  000f745c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  000fc1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a580 	.word	0x0800a580

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800a580 	.word	0x0800a580

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fe8f 	bl	8002160 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fdd3 	bl	8001ff8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fe81 	bl	8002160 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fe77 	bl	8002160 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fdfd 	bl	8002080 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fdf3 	bl	8002080 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_ldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d115      	bne.n	80004d8 <__aeabi_ldivmod+0x30>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d113      	bne.n	80004d8 <__aeabi_ldivmod+0x30>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	db06      	blt.n	80004c2 <__aeabi_ldivmod+0x1a>
 80004b4:	dc01      	bgt.n	80004ba <__aeabi_ldivmod+0x12>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d006      	beq.n	80004c8 <__aeabi_ldivmod+0x20>
 80004ba:	2000      	movs	r0, #0
 80004bc:	43c0      	mvns	r0, r0
 80004be:	0841      	lsrs	r1, r0, #1
 80004c0:	e002      	b.n	80004c8 <__aeabi_ldivmod+0x20>
 80004c2:	2180      	movs	r1, #128	@ 0x80
 80004c4:	0609      	lsls	r1, r1, #24
 80004c6:	2000      	movs	r0, #0
 80004c8:	b407      	push	{r0, r1, r2}
 80004ca:	4802      	ldr	r0, [pc, #8]	@ (80004d4 <__aeabi_ldivmod+0x2c>)
 80004cc:	a101      	add	r1, pc, #4	@ (adr r1, 80004d4 <__aeabi_ldivmod+0x2c>)
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	9002      	str	r0, [sp, #8]
 80004d2:	bd03      	pop	{r0, r1, pc}
 80004d4:	ffffff55 	.word	0xffffff55
 80004d8:	b403      	push	{r0, r1}
 80004da:	4668      	mov	r0, sp
 80004dc:	b501      	push	{r0, lr}
 80004de:	9802      	ldr	r0, [sp, #8]
 80004e0:	f000 f954 	bl	800078c <__gnu_ldivmod_helper>
 80004e4:	9b01      	ldr	r3, [sp, #4]
 80004e6:	469e      	mov	lr, r3
 80004e8:	b002      	add	sp, #8
 80004ea:	bc0c      	pop	{r2, r3}
 80004ec:	4770      	bx	lr
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_uldivmod>:
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d111      	bne.n	8000518 <__aeabi_uldivmod+0x28>
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d10f      	bne.n	8000518 <__aeabi_uldivmod+0x28>
 80004f8:	2900      	cmp	r1, #0
 80004fa:	d100      	bne.n	80004fe <__aeabi_uldivmod+0xe>
 80004fc:	2800      	cmp	r0, #0
 80004fe:	d002      	beq.n	8000506 <__aeabi_uldivmod+0x16>
 8000500:	2100      	movs	r1, #0
 8000502:	43c9      	mvns	r1, r1
 8000504:	0008      	movs	r0, r1
 8000506:	b407      	push	{r0, r1, r2}
 8000508:	4802      	ldr	r0, [pc, #8]	@ (8000514 <__aeabi_uldivmod+0x24>)
 800050a:	a102      	add	r1, pc, #8	@ (adr r1, 8000514 <__aeabi_uldivmod+0x24>)
 800050c:	1840      	adds	r0, r0, r1
 800050e:	9002      	str	r0, [sp, #8]
 8000510:	bd03      	pop	{r0, r1, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	ffffff15 	.word	0xffffff15
 8000518:	b403      	push	{r0, r1}
 800051a:	4668      	mov	r0, sp
 800051c:	b501      	push	{r0, lr}
 800051e:	9802      	ldr	r0, [sp, #8]
 8000520:	f000 f868 	bl	80005f4 <__udivmoddi4>
 8000524:	9b01      	ldr	r3, [sp, #4]
 8000526:	469e      	mov	lr, r3
 8000528:	b002      	add	sp, #8
 800052a:	bc0c      	pop	{r2, r3}
 800052c:	4770      	bx	lr
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_lmul>:
 8000530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000532:	46ce      	mov	lr, r9
 8000534:	4699      	mov	r9, r3
 8000536:	0c03      	lsrs	r3, r0, #16
 8000538:	469c      	mov	ip, r3
 800053a:	0413      	lsls	r3, r2, #16
 800053c:	4647      	mov	r7, r8
 800053e:	0c1b      	lsrs	r3, r3, #16
 8000540:	001d      	movs	r5, r3
 8000542:	000e      	movs	r6, r1
 8000544:	4661      	mov	r1, ip
 8000546:	0404      	lsls	r4, r0, #16
 8000548:	0c24      	lsrs	r4, r4, #16
 800054a:	b580      	push	{r7, lr}
 800054c:	0007      	movs	r7, r0
 800054e:	0c10      	lsrs	r0, r2, #16
 8000550:	434b      	muls	r3, r1
 8000552:	4365      	muls	r5, r4
 8000554:	4341      	muls	r1, r0
 8000556:	4360      	muls	r0, r4
 8000558:	0c2c      	lsrs	r4, r5, #16
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	1824      	adds	r4, r4, r0
 800055e:	468c      	mov	ip, r1
 8000560:	42a3      	cmp	r3, r4
 8000562:	d903      	bls.n	800056c <__aeabi_lmul+0x3c>
 8000564:	2380      	movs	r3, #128	@ 0x80
 8000566:	025b      	lsls	r3, r3, #9
 8000568:	4698      	mov	r8, r3
 800056a:	44c4      	add	ip, r8
 800056c:	4649      	mov	r1, r9
 800056e:	4379      	muls	r1, r7
 8000570:	4356      	muls	r6, r2
 8000572:	0c23      	lsrs	r3, r4, #16
 8000574:	042d      	lsls	r5, r5, #16
 8000576:	0c2d      	lsrs	r5, r5, #16
 8000578:	1989      	adds	r1, r1, r6
 800057a:	4463      	add	r3, ip
 800057c:	0424      	lsls	r4, r4, #16
 800057e:	1960      	adds	r0, r4, r5
 8000580:	18c9      	adds	r1, r1, r3
 8000582:	bcc0      	pop	{r6, r7}
 8000584:	46b9      	mov	r9, r7
 8000586:	46b0      	mov	r8, r6
 8000588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800058a:	46c0      	nop			@ (mov r8, r8)

0800058c <__aeabi_l2f>:
 800058c:	2201      	movs	r2, #1
 800058e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000590:	000d      	movs	r5, r1
 8000592:	0004      	movs	r4, r0
 8000594:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <__aeabi_l2f+0x5c>)
 8000596:	4252      	negs	r2, r2
 8000598:	2180      	movs	r1, #128	@ 0x80
 800059a:	1912      	adds	r2, r2, r4
 800059c:	416b      	adcs	r3, r5
 800059e:	03c9      	lsls	r1, r1, #15
 80005a0:	428b      	cmp	r3, r1
 80005a2:	d217      	bcs.n	80005d4 <__aeabi_l2f+0x48>
 80005a4:	4911      	ldr	r1, [pc, #68]	@ (80005ec <__aeabi_l2f+0x60>)
 80005a6:	428b      	cmp	r3, r1
 80005a8:	d012      	beq.n	80005d0 <__aeabi_l2f+0x44>
 80005aa:	0028      	movs	r0, r5
 80005ac:	f002 fd94 	bl	80030d8 <__aeabi_i2d>
 80005b0:	2200      	movs	r2, #0
 80005b2:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <__aeabi_l2f+0x64>)
 80005b4:	f001 fe42 	bl	800223c <__aeabi_dmul>
 80005b8:	0006      	movs	r6, r0
 80005ba:	000f      	movs	r7, r1
 80005bc:	0020      	movs	r0, r4
 80005be:	f002 fdb9 	bl	8003134 <__aeabi_ui2d>
 80005c2:	0032      	movs	r2, r6
 80005c4:	003b      	movs	r3, r7
 80005c6:	f000 fe39 	bl	800123c <__aeabi_dadd>
 80005ca:	f002 fdd7 	bl	800317c <__aeabi_d2f>
 80005ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005d0:	3202      	adds	r2, #2
 80005d2:	d9ea      	bls.n	80005aa <__aeabi_l2f+0x1e>
 80005d4:	0563      	lsls	r3, r4, #21
 80005d6:	d0e8      	beq.n	80005aa <__aeabi_l2f+0x1e>
 80005d8:	2180      	movs	r1, #128	@ 0x80
 80005da:	0ae3      	lsrs	r3, r4, #11
 80005dc:	02db      	lsls	r3, r3, #11
 80005de:	0109      	lsls	r1, r1, #4
 80005e0:	4319      	orrs	r1, r3
 80005e2:	000c      	movs	r4, r1
 80005e4:	e7e1      	b.n	80005aa <__aeabi_l2f+0x1e>
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	001fffff 	.word	0x001fffff
 80005ec:	003fffff 	.word	0x003fffff
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__udivmoddi4>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	4657      	mov	r7, sl
 80005f8:	464e      	mov	r6, r9
 80005fa:	4645      	mov	r5, r8
 80005fc:	46de      	mov	lr, fp
 80005fe:	b5e0      	push	{r5, r6, r7, lr}
 8000600:	0004      	movs	r4, r0
 8000602:	000d      	movs	r5, r1
 8000604:	4692      	mov	sl, r2
 8000606:	4699      	mov	r9, r3
 8000608:	b083      	sub	sp, #12
 800060a:	428b      	cmp	r3, r1
 800060c:	d830      	bhi.n	8000670 <__udivmoddi4+0x7c>
 800060e:	d02d      	beq.n	800066c <__udivmoddi4+0x78>
 8000610:	4649      	mov	r1, r9
 8000612:	4650      	mov	r0, sl
 8000614:	f002 fe52 	bl	80032bc <__clzdi2>
 8000618:	0029      	movs	r1, r5
 800061a:	0006      	movs	r6, r0
 800061c:	0020      	movs	r0, r4
 800061e:	f002 fe4d 	bl	80032bc <__clzdi2>
 8000622:	1a33      	subs	r3, r6, r0
 8000624:	4698      	mov	r8, r3
 8000626:	3b20      	subs	r3, #32
 8000628:	d434      	bmi.n	8000694 <__udivmoddi4+0xa0>
 800062a:	469b      	mov	fp, r3
 800062c:	4653      	mov	r3, sl
 800062e:	465a      	mov	r2, fp
 8000630:	4093      	lsls	r3, r2
 8000632:	4642      	mov	r2, r8
 8000634:	001f      	movs	r7, r3
 8000636:	4653      	mov	r3, sl
 8000638:	4093      	lsls	r3, r2
 800063a:	001e      	movs	r6, r3
 800063c:	42af      	cmp	r7, r5
 800063e:	d83b      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 8000640:	42af      	cmp	r7, r5
 8000642:	d100      	bne.n	8000646 <__udivmoddi4+0x52>
 8000644:	e079      	b.n	800073a <__udivmoddi4+0x146>
 8000646:	465b      	mov	r3, fp
 8000648:	1ba4      	subs	r4, r4, r6
 800064a:	41bd      	sbcs	r5, r7
 800064c:	2b00      	cmp	r3, #0
 800064e:	da00      	bge.n	8000652 <__udivmoddi4+0x5e>
 8000650:	e076      	b.n	8000740 <__udivmoddi4+0x14c>
 8000652:	2200      	movs	r2, #0
 8000654:	2300      	movs	r3, #0
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	9301      	str	r3, [sp, #4]
 800065a:	2301      	movs	r3, #1
 800065c:	465a      	mov	r2, fp
 800065e:	4093      	lsls	r3, r2
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2301      	movs	r3, #1
 8000664:	4642      	mov	r2, r8
 8000666:	4093      	lsls	r3, r2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	e029      	b.n	80006c0 <__udivmoddi4+0xcc>
 800066c:	4282      	cmp	r2, r0
 800066e:	d9cf      	bls.n	8000610 <__udivmoddi4+0x1c>
 8000670:	2200      	movs	r2, #0
 8000672:	2300      	movs	r3, #0
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	9301      	str	r3, [sp, #4]
 8000678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <__udivmoddi4+0x8e>
 800067e:	601c      	str	r4, [r3, #0]
 8000680:	605d      	str	r5, [r3, #4]
 8000682:	9800      	ldr	r0, [sp, #0]
 8000684:	9901      	ldr	r1, [sp, #4]
 8000686:	b003      	add	sp, #12
 8000688:	bcf0      	pop	{r4, r5, r6, r7}
 800068a:	46bb      	mov	fp, r7
 800068c:	46b2      	mov	sl, r6
 800068e:	46a9      	mov	r9, r5
 8000690:	46a0      	mov	r8, r4
 8000692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000694:	4642      	mov	r2, r8
 8000696:	469b      	mov	fp, r3
 8000698:	2320      	movs	r3, #32
 800069a:	1a9b      	subs	r3, r3, r2
 800069c:	4652      	mov	r2, sl
 800069e:	40da      	lsrs	r2, r3
 80006a0:	4641      	mov	r1, r8
 80006a2:	0013      	movs	r3, r2
 80006a4:	464a      	mov	r2, r9
 80006a6:	408a      	lsls	r2, r1
 80006a8:	0017      	movs	r7, r2
 80006aa:	4642      	mov	r2, r8
 80006ac:	431f      	orrs	r7, r3
 80006ae:	4653      	mov	r3, sl
 80006b0:	4093      	lsls	r3, r2
 80006b2:	001e      	movs	r6, r3
 80006b4:	42af      	cmp	r7, r5
 80006b6:	d9c3      	bls.n	8000640 <__udivmoddi4+0x4c>
 80006b8:	2200      	movs	r2, #0
 80006ba:	2300      	movs	r3, #0
 80006bc:	9200      	str	r2, [sp, #0]
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	4643      	mov	r3, r8
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d0d8      	beq.n	8000678 <__udivmoddi4+0x84>
 80006c6:	07fb      	lsls	r3, r7, #31
 80006c8:	0872      	lsrs	r2, r6, #1
 80006ca:	431a      	orrs	r2, r3
 80006cc:	4646      	mov	r6, r8
 80006ce:	087b      	lsrs	r3, r7, #1
 80006d0:	e00e      	b.n	80006f0 <__udivmoddi4+0xfc>
 80006d2:	42ab      	cmp	r3, r5
 80006d4:	d101      	bne.n	80006da <__udivmoddi4+0xe6>
 80006d6:	42a2      	cmp	r2, r4
 80006d8:	d80c      	bhi.n	80006f4 <__udivmoddi4+0x100>
 80006da:	1aa4      	subs	r4, r4, r2
 80006dc:	419d      	sbcs	r5, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	1924      	adds	r4, r4, r4
 80006e2:	416d      	adcs	r5, r5
 80006e4:	2100      	movs	r1, #0
 80006e6:	3e01      	subs	r6, #1
 80006e8:	1824      	adds	r4, r4, r0
 80006ea:	414d      	adcs	r5, r1
 80006ec:	2e00      	cmp	r6, #0
 80006ee:	d006      	beq.n	80006fe <__udivmoddi4+0x10a>
 80006f0:	42ab      	cmp	r3, r5
 80006f2:	d9ee      	bls.n	80006d2 <__udivmoddi4+0xde>
 80006f4:	3e01      	subs	r6, #1
 80006f6:	1924      	adds	r4, r4, r4
 80006f8:	416d      	adcs	r5, r5
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	d1f8      	bne.n	80006f0 <__udivmoddi4+0xfc>
 80006fe:	9800      	ldr	r0, [sp, #0]
 8000700:	9901      	ldr	r1, [sp, #4]
 8000702:	465b      	mov	r3, fp
 8000704:	1900      	adds	r0, r0, r4
 8000706:	4169      	adcs	r1, r5
 8000708:	2b00      	cmp	r3, #0
 800070a:	db24      	blt.n	8000756 <__udivmoddi4+0x162>
 800070c:	002b      	movs	r3, r5
 800070e:	465a      	mov	r2, fp
 8000710:	4644      	mov	r4, r8
 8000712:	40d3      	lsrs	r3, r2
 8000714:	002a      	movs	r2, r5
 8000716:	40e2      	lsrs	r2, r4
 8000718:	001c      	movs	r4, r3
 800071a:	465b      	mov	r3, fp
 800071c:	0015      	movs	r5, r2
 800071e:	2b00      	cmp	r3, #0
 8000720:	db2a      	blt.n	8000778 <__udivmoddi4+0x184>
 8000722:	0026      	movs	r6, r4
 8000724:	409e      	lsls	r6, r3
 8000726:	0033      	movs	r3, r6
 8000728:	0026      	movs	r6, r4
 800072a:	4647      	mov	r7, r8
 800072c:	40be      	lsls	r6, r7
 800072e:	0032      	movs	r2, r6
 8000730:	1a80      	subs	r0, r0, r2
 8000732:	4199      	sbcs	r1, r3
 8000734:	9000      	str	r0, [sp, #0]
 8000736:	9101      	str	r1, [sp, #4]
 8000738:	e79e      	b.n	8000678 <__udivmoddi4+0x84>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d8bc      	bhi.n	80006b8 <__udivmoddi4+0xc4>
 800073e:	e782      	b.n	8000646 <__udivmoddi4+0x52>
 8000740:	4642      	mov	r2, r8
 8000742:	2320      	movs	r3, #32
 8000744:	2100      	movs	r1, #0
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	2200      	movs	r2, #0
 800074a:	9100      	str	r1, [sp, #0]
 800074c:	9201      	str	r2, [sp, #4]
 800074e:	2201      	movs	r2, #1
 8000750:	40da      	lsrs	r2, r3
 8000752:	9201      	str	r2, [sp, #4]
 8000754:	e785      	b.n	8000662 <__udivmoddi4+0x6e>
 8000756:	4642      	mov	r2, r8
 8000758:	2320      	movs	r3, #32
 800075a:	1a9b      	subs	r3, r3, r2
 800075c:	002a      	movs	r2, r5
 800075e:	4646      	mov	r6, r8
 8000760:	409a      	lsls	r2, r3
 8000762:	0023      	movs	r3, r4
 8000764:	40f3      	lsrs	r3, r6
 8000766:	4644      	mov	r4, r8
 8000768:	4313      	orrs	r3, r2
 800076a:	002a      	movs	r2, r5
 800076c:	40e2      	lsrs	r2, r4
 800076e:	001c      	movs	r4, r3
 8000770:	465b      	mov	r3, fp
 8000772:	0015      	movs	r5, r2
 8000774:	2b00      	cmp	r3, #0
 8000776:	dad4      	bge.n	8000722 <__udivmoddi4+0x12e>
 8000778:	4642      	mov	r2, r8
 800077a:	002f      	movs	r7, r5
 800077c:	2320      	movs	r3, #32
 800077e:	0026      	movs	r6, r4
 8000780:	4097      	lsls	r7, r2
 8000782:	1a9b      	subs	r3, r3, r2
 8000784:	40de      	lsrs	r6, r3
 8000786:	003b      	movs	r3, r7
 8000788:	4333      	orrs	r3, r6
 800078a:	e7cd      	b.n	8000728 <__udivmoddi4+0x134>

0800078c <__gnu_ldivmod_helper>:
 800078c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800078e:	46ce      	mov	lr, r9
 8000790:	4647      	mov	r7, r8
 8000792:	b580      	push	{r7, lr}
 8000794:	4691      	mov	r9, r2
 8000796:	4698      	mov	r8, r3
 8000798:	0004      	movs	r4, r0
 800079a:	000d      	movs	r5, r1
 800079c:	f002 fd9a 	bl	80032d4 <__divdi3>
 80007a0:	0007      	movs	r7, r0
 80007a2:	000e      	movs	r6, r1
 80007a4:	0002      	movs	r2, r0
 80007a6:	000b      	movs	r3, r1
 80007a8:	4648      	mov	r0, r9
 80007aa:	4641      	mov	r1, r8
 80007ac:	f7ff fec0 	bl	8000530 <__aeabi_lmul>
 80007b0:	1a24      	subs	r4, r4, r0
 80007b2:	418d      	sbcs	r5, r1
 80007b4:	9b08      	ldr	r3, [sp, #32]
 80007b6:	0038      	movs	r0, r7
 80007b8:	0031      	movs	r1, r6
 80007ba:	601c      	str	r4, [r3, #0]
 80007bc:	605d      	str	r5, [r3, #4]
 80007be:	bcc0      	pop	{r6, r7}
 80007c0:	46b9      	mov	r9, r7
 80007c2:	46b0      	mov	r8, r6
 80007c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007c6:	46c0      	nop			@ (mov r8, r8)

080007c8 <__aeabi_fdiv>:
 80007c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ca:	4646      	mov	r6, r8
 80007cc:	464f      	mov	r7, r9
 80007ce:	46d6      	mov	lr, sl
 80007d0:	0245      	lsls	r5, r0, #9
 80007d2:	b5c0      	push	{r6, r7, lr}
 80007d4:	0fc3      	lsrs	r3, r0, #31
 80007d6:	0047      	lsls	r7, r0, #1
 80007d8:	4698      	mov	r8, r3
 80007da:	1c0e      	adds	r6, r1, #0
 80007dc:	0a6d      	lsrs	r5, r5, #9
 80007de:	0e3f      	lsrs	r7, r7, #24
 80007e0:	d05b      	beq.n	800089a <__aeabi_fdiv+0xd2>
 80007e2:	2fff      	cmp	r7, #255	@ 0xff
 80007e4:	d021      	beq.n	800082a <__aeabi_fdiv+0x62>
 80007e6:	2380      	movs	r3, #128	@ 0x80
 80007e8:	00ed      	lsls	r5, r5, #3
 80007ea:	04db      	lsls	r3, r3, #19
 80007ec:	431d      	orrs	r5, r3
 80007ee:	2300      	movs	r3, #0
 80007f0:	4699      	mov	r9, r3
 80007f2:	469a      	mov	sl, r3
 80007f4:	3f7f      	subs	r7, #127	@ 0x7f
 80007f6:	0274      	lsls	r4, r6, #9
 80007f8:	0073      	lsls	r3, r6, #1
 80007fa:	0a64      	lsrs	r4, r4, #9
 80007fc:	0e1b      	lsrs	r3, r3, #24
 80007fe:	0ff6      	lsrs	r6, r6, #31
 8000800:	2b00      	cmp	r3, #0
 8000802:	d020      	beq.n	8000846 <__aeabi_fdiv+0x7e>
 8000804:	2bff      	cmp	r3, #255	@ 0xff
 8000806:	d043      	beq.n	8000890 <__aeabi_fdiv+0xc8>
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	2000      	movs	r0, #0
 800080c:	00e4      	lsls	r4, r4, #3
 800080e:	04d2      	lsls	r2, r2, #19
 8000810:	4314      	orrs	r4, r2
 8000812:	3b7f      	subs	r3, #127	@ 0x7f
 8000814:	4642      	mov	r2, r8
 8000816:	1aff      	subs	r7, r7, r3
 8000818:	464b      	mov	r3, r9
 800081a:	4072      	eors	r2, r6
 800081c:	2b0f      	cmp	r3, #15
 800081e:	d900      	bls.n	8000822 <__aeabi_fdiv+0x5a>
 8000820:	e09d      	b.n	800095e <__aeabi_fdiv+0x196>
 8000822:	4971      	ldr	r1, [pc, #452]	@ (80009e8 <__aeabi_fdiv+0x220>)
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	58cb      	ldr	r3, [r1, r3]
 8000828:	469f      	mov	pc, r3
 800082a:	2d00      	cmp	r5, #0
 800082c:	d15a      	bne.n	80008e4 <__aeabi_fdiv+0x11c>
 800082e:	2308      	movs	r3, #8
 8000830:	4699      	mov	r9, r3
 8000832:	3b06      	subs	r3, #6
 8000834:	0274      	lsls	r4, r6, #9
 8000836:	469a      	mov	sl, r3
 8000838:	0073      	lsls	r3, r6, #1
 800083a:	27ff      	movs	r7, #255	@ 0xff
 800083c:	0a64      	lsrs	r4, r4, #9
 800083e:	0e1b      	lsrs	r3, r3, #24
 8000840:	0ff6      	lsrs	r6, r6, #31
 8000842:	2b00      	cmp	r3, #0
 8000844:	d1de      	bne.n	8000804 <__aeabi_fdiv+0x3c>
 8000846:	2c00      	cmp	r4, #0
 8000848:	d13b      	bne.n	80008c2 <__aeabi_fdiv+0xfa>
 800084a:	2301      	movs	r3, #1
 800084c:	4642      	mov	r2, r8
 800084e:	4649      	mov	r1, r9
 8000850:	4072      	eors	r2, r6
 8000852:	4319      	orrs	r1, r3
 8000854:	290e      	cmp	r1, #14
 8000856:	d818      	bhi.n	800088a <__aeabi_fdiv+0xc2>
 8000858:	4864      	ldr	r0, [pc, #400]	@ (80009ec <__aeabi_fdiv+0x224>)
 800085a:	0089      	lsls	r1, r1, #2
 800085c:	5841      	ldr	r1, [r0, r1]
 800085e:	468f      	mov	pc, r1
 8000860:	4653      	mov	r3, sl
 8000862:	2b02      	cmp	r3, #2
 8000864:	d100      	bne.n	8000868 <__aeabi_fdiv+0xa0>
 8000866:	e0b8      	b.n	80009da <__aeabi_fdiv+0x212>
 8000868:	2b03      	cmp	r3, #3
 800086a:	d06e      	beq.n	800094a <__aeabi_fdiv+0x182>
 800086c:	4642      	mov	r2, r8
 800086e:	002c      	movs	r4, r5
 8000870:	2b01      	cmp	r3, #1
 8000872:	d140      	bne.n	80008f6 <__aeabi_fdiv+0x12e>
 8000874:	2000      	movs	r0, #0
 8000876:	2400      	movs	r4, #0
 8000878:	05c0      	lsls	r0, r0, #23
 800087a:	4320      	orrs	r0, r4
 800087c:	07d2      	lsls	r2, r2, #31
 800087e:	4310      	orrs	r0, r2
 8000880:	bce0      	pop	{r5, r6, r7}
 8000882:	46ba      	mov	sl, r7
 8000884:	46b1      	mov	r9, r6
 8000886:	46a8      	mov	r8, r5
 8000888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088a:	20ff      	movs	r0, #255	@ 0xff
 800088c:	2400      	movs	r4, #0
 800088e:	e7f3      	b.n	8000878 <__aeabi_fdiv+0xb0>
 8000890:	2c00      	cmp	r4, #0
 8000892:	d120      	bne.n	80008d6 <__aeabi_fdiv+0x10e>
 8000894:	2302      	movs	r3, #2
 8000896:	3fff      	subs	r7, #255	@ 0xff
 8000898:	e7d8      	b.n	800084c <__aeabi_fdiv+0x84>
 800089a:	2d00      	cmp	r5, #0
 800089c:	d105      	bne.n	80008aa <__aeabi_fdiv+0xe2>
 800089e:	2304      	movs	r3, #4
 80008a0:	4699      	mov	r9, r3
 80008a2:	3b03      	subs	r3, #3
 80008a4:	2700      	movs	r7, #0
 80008a6:	469a      	mov	sl, r3
 80008a8:	e7a5      	b.n	80007f6 <__aeabi_fdiv+0x2e>
 80008aa:	0028      	movs	r0, r5
 80008ac:	f002 fce8 	bl	8003280 <__clzsi2>
 80008b0:	2776      	movs	r7, #118	@ 0x76
 80008b2:	1f43      	subs	r3, r0, #5
 80008b4:	409d      	lsls	r5, r3
 80008b6:	2300      	movs	r3, #0
 80008b8:	427f      	negs	r7, r7
 80008ba:	4699      	mov	r9, r3
 80008bc:	469a      	mov	sl, r3
 80008be:	1a3f      	subs	r7, r7, r0
 80008c0:	e799      	b.n	80007f6 <__aeabi_fdiv+0x2e>
 80008c2:	0020      	movs	r0, r4
 80008c4:	f002 fcdc 	bl	8003280 <__clzsi2>
 80008c8:	1f43      	subs	r3, r0, #5
 80008ca:	409c      	lsls	r4, r3
 80008cc:	2376      	movs	r3, #118	@ 0x76
 80008ce:	425b      	negs	r3, r3
 80008d0:	1a1b      	subs	r3, r3, r0
 80008d2:	2000      	movs	r0, #0
 80008d4:	e79e      	b.n	8000814 <__aeabi_fdiv+0x4c>
 80008d6:	2303      	movs	r3, #3
 80008d8:	464a      	mov	r2, r9
 80008da:	431a      	orrs	r2, r3
 80008dc:	4691      	mov	r9, r2
 80008de:	2003      	movs	r0, #3
 80008e0:	33fc      	adds	r3, #252	@ 0xfc
 80008e2:	e797      	b.n	8000814 <__aeabi_fdiv+0x4c>
 80008e4:	230c      	movs	r3, #12
 80008e6:	4699      	mov	r9, r3
 80008e8:	3b09      	subs	r3, #9
 80008ea:	27ff      	movs	r7, #255	@ 0xff
 80008ec:	469a      	mov	sl, r3
 80008ee:	e782      	b.n	80007f6 <__aeabi_fdiv+0x2e>
 80008f0:	2803      	cmp	r0, #3
 80008f2:	d02c      	beq.n	800094e <__aeabi_fdiv+0x186>
 80008f4:	0032      	movs	r2, r6
 80008f6:	0038      	movs	r0, r7
 80008f8:	307f      	adds	r0, #127	@ 0x7f
 80008fa:	2800      	cmp	r0, #0
 80008fc:	dd47      	ble.n	800098e <__aeabi_fdiv+0x1c6>
 80008fe:	0763      	lsls	r3, r4, #29
 8000900:	d004      	beq.n	800090c <__aeabi_fdiv+0x144>
 8000902:	230f      	movs	r3, #15
 8000904:	4023      	ands	r3, r4
 8000906:	2b04      	cmp	r3, #4
 8000908:	d000      	beq.n	800090c <__aeabi_fdiv+0x144>
 800090a:	3404      	adds	r4, #4
 800090c:	0123      	lsls	r3, r4, #4
 800090e:	d503      	bpl.n	8000918 <__aeabi_fdiv+0x150>
 8000910:	0038      	movs	r0, r7
 8000912:	4b37      	ldr	r3, [pc, #220]	@ (80009f0 <__aeabi_fdiv+0x228>)
 8000914:	3080      	adds	r0, #128	@ 0x80
 8000916:	401c      	ands	r4, r3
 8000918:	28fe      	cmp	r0, #254	@ 0xfe
 800091a:	dcb6      	bgt.n	800088a <__aeabi_fdiv+0xc2>
 800091c:	01a4      	lsls	r4, r4, #6
 800091e:	0a64      	lsrs	r4, r4, #9
 8000920:	b2c0      	uxtb	r0, r0
 8000922:	e7a9      	b.n	8000878 <__aeabi_fdiv+0xb0>
 8000924:	2480      	movs	r4, #128	@ 0x80
 8000926:	2200      	movs	r2, #0
 8000928:	20ff      	movs	r0, #255	@ 0xff
 800092a:	03e4      	lsls	r4, r4, #15
 800092c:	e7a4      	b.n	8000878 <__aeabi_fdiv+0xb0>
 800092e:	2380      	movs	r3, #128	@ 0x80
 8000930:	03db      	lsls	r3, r3, #15
 8000932:	421d      	tst	r5, r3
 8000934:	d001      	beq.n	800093a <__aeabi_fdiv+0x172>
 8000936:	421c      	tst	r4, r3
 8000938:	d00b      	beq.n	8000952 <__aeabi_fdiv+0x18a>
 800093a:	2480      	movs	r4, #128	@ 0x80
 800093c:	03e4      	lsls	r4, r4, #15
 800093e:	432c      	orrs	r4, r5
 8000940:	0264      	lsls	r4, r4, #9
 8000942:	4642      	mov	r2, r8
 8000944:	20ff      	movs	r0, #255	@ 0xff
 8000946:	0a64      	lsrs	r4, r4, #9
 8000948:	e796      	b.n	8000878 <__aeabi_fdiv+0xb0>
 800094a:	4646      	mov	r6, r8
 800094c:	002c      	movs	r4, r5
 800094e:	2380      	movs	r3, #128	@ 0x80
 8000950:	03db      	lsls	r3, r3, #15
 8000952:	431c      	orrs	r4, r3
 8000954:	0264      	lsls	r4, r4, #9
 8000956:	0032      	movs	r2, r6
 8000958:	20ff      	movs	r0, #255	@ 0xff
 800095a:	0a64      	lsrs	r4, r4, #9
 800095c:	e78c      	b.n	8000878 <__aeabi_fdiv+0xb0>
 800095e:	016d      	lsls	r5, r5, #5
 8000960:	0160      	lsls	r0, r4, #5
 8000962:	4285      	cmp	r5, r0
 8000964:	d22d      	bcs.n	80009c2 <__aeabi_fdiv+0x1fa>
 8000966:	231b      	movs	r3, #27
 8000968:	2400      	movs	r4, #0
 800096a:	3f01      	subs	r7, #1
 800096c:	2601      	movs	r6, #1
 800096e:	0029      	movs	r1, r5
 8000970:	0064      	lsls	r4, r4, #1
 8000972:	006d      	lsls	r5, r5, #1
 8000974:	2900      	cmp	r1, #0
 8000976:	db01      	blt.n	800097c <__aeabi_fdiv+0x1b4>
 8000978:	4285      	cmp	r5, r0
 800097a:	d301      	bcc.n	8000980 <__aeabi_fdiv+0x1b8>
 800097c:	1a2d      	subs	r5, r5, r0
 800097e:	4334      	orrs	r4, r6
 8000980:	3b01      	subs	r3, #1
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1f3      	bne.n	800096e <__aeabi_fdiv+0x1a6>
 8000986:	1e6b      	subs	r3, r5, #1
 8000988:	419d      	sbcs	r5, r3
 800098a:	432c      	orrs	r4, r5
 800098c:	e7b3      	b.n	80008f6 <__aeabi_fdiv+0x12e>
 800098e:	2301      	movs	r3, #1
 8000990:	1a1b      	subs	r3, r3, r0
 8000992:	2b1b      	cmp	r3, #27
 8000994:	dd00      	ble.n	8000998 <__aeabi_fdiv+0x1d0>
 8000996:	e76d      	b.n	8000874 <__aeabi_fdiv+0xac>
 8000998:	0021      	movs	r1, r4
 800099a:	379e      	adds	r7, #158	@ 0x9e
 800099c:	40d9      	lsrs	r1, r3
 800099e:	40bc      	lsls	r4, r7
 80009a0:	000b      	movs	r3, r1
 80009a2:	1e61      	subs	r1, r4, #1
 80009a4:	418c      	sbcs	r4, r1
 80009a6:	4323      	orrs	r3, r4
 80009a8:	0759      	lsls	r1, r3, #29
 80009aa:	d004      	beq.n	80009b6 <__aeabi_fdiv+0x1ee>
 80009ac:	210f      	movs	r1, #15
 80009ae:	4019      	ands	r1, r3
 80009b0:	2904      	cmp	r1, #4
 80009b2:	d000      	beq.n	80009b6 <__aeabi_fdiv+0x1ee>
 80009b4:	3304      	adds	r3, #4
 80009b6:	0159      	lsls	r1, r3, #5
 80009b8:	d413      	bmi.n	80009e2 <__aeabi_fdiv+0x21a>
 80009ba:	019b      	lsls	r3, r3, #6
 80009bc:	2000      	movs	r0, #0
 80009be:	0a5c      	lsrs	r4, r3, #9
 80009c0:	e75a      	b.n	8000878 <__aeabi_fdiv+0xb0>
 80009c2:	231a      	movs	r3, #26
 80009c4:	2401      	movs	r4, #1
 80009c6:	1a2d      	subs	r5, r5, r0
 80009c8:	e7d0      	b.n	800096c <__aeabi_fdiv+0x1a4>
 80009ca:	1e98      	subs	r0, r3, #2
 80009cc:	4243      	negs	r3, r0
 80009ce:	4158      	adcs	r0, r3
 80009d0:	4240      	negs	r0, r0
 80009d2:	0032      	movs	r2, r6
 80009d4:	2400      	movs	r4, #0
 80009d6:	b2c0      	uxtb	r0, r0
 80009d8:	e74e      	b.n	8000878 <__aeabi_fdiv+0xb0>
 80009da:	4642      	mov	r2, r8
 80009dc:	20ff      	movs	r0, #255	@ 0xff
 80009de:	2400      	movs	r4, #0
 80009e0:	e74a      	b.n	8000878 <__aeabi_fdiv+0xb0>
 80009e2:	2001      	movs	r0, #1
 80009e4:	2400      	movs	r4, #0
 80009e6:	e747      	b.n	8000878 <__aeabi_fdiv+0xb0>
 80009e8:	0800a598 	.word	0x0800a598
 80009ec:	0800a5d8 	.word	0x0800a5d8
 80009f0:	f7ffffff 	.word	0xf7ffffff

080009f4 <__aeabi_fmul>:
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	464f      	mov	r7, r9
 80009f8:	4646      	mov	r6, r8
 80009fa:	46d6      	mov	lr, sl
 80009fc:	0044      	lsls	r4, r0, #1
 80009fe:	b5c0      	push	{r6, r7, lr}
 8000a00:	0246      	lsls	r6, r0, #9
 8000a02:	1c0f      	adds	r7, r1, #0
 8000a04:	0a76      	lsrs	r6, r6, #9
 8000a06:	0e24      	lsrs	r4, r4, #24
 8000a08:	0fc5      	lsrs	r5, r0, #31
 8000a0a:	2c00      	cmp	r4, #0
 8000a0c:	d100      	bne.n	8000a10 <__aeabi_fmul+0x1c>
 8000a0e:	e0da      	b.n	8000bc6 <__aeabi_fmul+0x1d2>
 8000a10:	2cff      	cmp	r4, #255	@ 0xff
 8000a12:	d074      	beq.n	8000afe <__aeabi_fmul+0x10a>
 8000a14:	2380      	movs	r3, #128	@ 0x80
 8000a16:	00f6      	lsls	r6, r6, #3
 8000a18:	04db      	lsls	r3, r3, #19
 8000a1a:	431e      	orrs	r6, r3
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	4699      	mov	r9, r3
 8000a20:	469a      	mov	sl, r3
 8000a22:	3c7f      	subs	r4, #127	@ 0x7f
 8000a24:	027b      	lsls	r3, r7, #9
 8000a26:	0a5b      	lsrs	r3, r3, #9
 8000a28:	4698      	mov	r8, r3
 8000a2a:	007b      	lsls	r3, r7, #1
 8000a2c:	0e1b      	lsrs	r3, r3, #24
 8000a2e:	0fff      	lsrs	r7, r7, #31
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d074      	beq.n	8000b1e <__aeabi_fmul+0x12a>
 8000a34:	2bff      	cmp	r3, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fmul+0x46>
 8000a38:	e08e      	b.n	8000b58 <__aeabi_fmul+0x164>
 8000a3a:	4642      	mov	r2, r8
 8000a3c:	2180      	movs	r1, #128	@ 0x80
 8000a3e:	00d2      	lsls	r2, r2, #3
 8000a40:	04c9      	lsls	r1, r1, #19
 8000a42:	4311      	orrs	r1, r2
 8000a44:	3b7f      	subs	r3, #127	@ 0x7f
 8000a46:	002a      	movs	r2, r5
 8000a48:	18e4      	adds	r4, r4, r3
 8000a4a:	464b      	mov	r3, r9
 8000a4c:	407a      	eors	r2, r7
 8000a4e:	4688      	mov	r8, r1
 8000a50:	b2d2      	uxtb	r2, r2
 8000a52:	2b0a      	cmp	r3, #10
 8000a54:	dc75      	bgt.n	8000b42 <__aeabi_fmul+0x14e>
 8000a56:	464b      	mov	r3, r9
 8000a58:	2000      	movs	r0, #0
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	dd0f      	ble.n	8000a7e <__aeabi_fmul+0x8a>
 8000a5e:	4649      	mov	r1, r9
 8000a60:	2301      	movs	r3, #1
 8000a62:	408b      	lsls	r3, r1
 8000a64:	21a6      	movs	r1, #166	@ 0xa6
 8000a66:	00c9      	lsls	r1, r1, #3
 8000a68:	420b      	tst	r3, r1
 8000a6a:	d169      	bne.n	8000b40 <__aeabi_fmul+0x14c>
 8000a6c:	2190      	movs	r1, #144	@ 0x90
 8000a6e:	0089      	lsls	r1, r1, #2
 8000a70:	420b      	tst	r3, r1
 8000a72:	d000      	beq.n	8000a76 <__aeabi_fmul+0x82>
 8000a74:	e100      	b.n	8000c78 <__aeabi_fmul+0x284>
 8000a76:	2188      	movs	r1, #136	@ 0x88
 8000a78:	4219      	tst	r1, r3
 8000a7a:	d000      	beq.n	8000a7e <__aeabi_fmul+0x8a>
 8000a7c:	e0f5      	b.n	8000c6a <__aeabi_fmul+0x276>
 8000a7e:	4641      	mov	r1, r8
 8000a80:	0409      	lsls	r1, r1, #16
 8000a82:	0c09      	lsrs	r1, r1, #16
 8000a84:	4643      	mov	r3, r8
 8000a86:	0008      	movs	r0, r1
 8000a88:	0c35      	lsrs	r5, r6, #16
 8000a8a:	0436      	lsls	r6, r6, #16
 8000a8c:	0c1b      	lsrs	r3, r3, #16
 8000a8e:	0c36      	lsrs	r6, r6, #16
 8000a90:	4370      	muls	r0, r6
 8000a92:	4369      	muls	r1, r5
 8000a94:	435e      	muls	r6, r3
 8000a96:	435d      	muls	r5, r3
 8000a98:	1876      	adds	r6, r6, r1
 8000a9a:	0c03      	lsrs	r3, r0, #16
 8000a9c:	199b      	adds	r3, r3, r6
 8000a9e:	4299      	cmp	r1, r3
 8000aa0:	d903      	bls.n	8000aaa <__aeabi_fmul+0xb6>
 8000aa2:	2180      	movs	r1, #128	@ 0x80
 8000aa4:	0249      	lsls	r1, r1, #9
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4465      	add	r5, ip
 8000aaa:	0400      	lsls	r0, r0, #16
 8000aac:	0419      	lsls	r1, r3, #16
 8000aae:	0c00      	lsrs	r0, r0, #16
 8000ab0:	1809      	adds	r1, r1, r0
 8000ab2:	018e      	lsls	r6, r1, #6
 8000ab4:	1e70      	subs	r0, r6, #1
 8000ab6:	4186      	sbcs	r6, r0
 8000ab8:	0c1b      	lsrs	r3, r3, #16
 8000aba:	0e89      	lsrs	r1, r1, #26
 8000abc:	195b      	adds	r3, r3, r5
 8000abe:	430e      	orrs	r6, r1
 8000ac0:	019b      	lsls	r3, r3, #6
 8000ac2:	431e      	orrs	r6, r3
 8000ac4:	011b      	lsls	r3, r3, #4
 8000ac6:	d46c      	bmi.n	8000ba2 <__aeabi_fmul+0x1ae>
 8000ac8:	0023      	movs	r3, r4
 8000aca:	337f      	adds	r3, #127	@ 0x7f
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dc00      	bgt.n	8000ad2 <__aeabi_fmul+0xde>
 8000ad0:	e0b1      	b.n	8000c36 <__aeabi_fmul+0x242>
 8000ad2:	0015      	movs	r5, r2
 8000ad4:	0771      	lsls	r1, r6, #29
 8000ad6:	d00b      	beq.n	8000af0 <__aeabi_fmul+0xfc>
 8000ad8:	200f      	movs	r0, #15
 8000ada:	0021      	movs	r1, r4
 8000adc:	4030      	ands	r0, r6
 8000ade:	2804      	cmp	r0, #4
 8000ae0:	d006      	beq.n	8000af0 <__aeabi_fmul+0xfc>
 8000ae2:	3604      	adds	r6, #4
 8000ae4:	0132      	lsls	r2, r6, #4
 8000ae6:	d503      	bpl.n	8000af0 <__aeabi_fmul+0xfc>
 8000ae8:	4b6e      	ldr	r3, [pc, #440]	@ (8000ca4 <__aeabi_fmul+0x2b0>)
 8000aea:	401e      	ands	r6, r3
 8000aec:	000b      	movs	r3, r1
 8000aee:	3380      	adds	r3, #128	@ 0x80
 8000af0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000af2:	dd00      	ble.n	8000af6 <__aeabi_fmul+0x102>
 8000af4:	e0bd      	b.n	8000c72 <__aeabi_fmul+0x27e>
 8000af6:	01b2      	lsls	r2, r6, #6
 8000af8:	0a52      	lsrs	r2, r2, #9
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	e048      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000afe:	2e00      	cmp	r6, #0
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fmul+0x110>
 8000b02:	e092      	b.n	8000c2a <__aeabi_fmul+0x236>
 8000b04:	2308      	movs	r3, #8
 8000b06:	4699      	mov	r9, r3
 8000b08:	3b06      	subs	r3, #6
 8000b0a:	469a      	mov	sl, r3
 8000b0c:	027b      	lsls	r3, r7, #9
 8000b0e:	0a5b      	lsrs	r3, r3, #9
 8000b10:	4698      	mov	r8, r3
 8000b12:	007b      	lsls	r3, r7, #1
 8000b14:	24ff      	movs	r4, #255	@ 0xff
 8000b16:	0e1b      	lsrs	r3, r3, #24
 8000b18:	0fff      	lsrs	r7, r7, #31
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d18a      	bne.n	8000a34 <__aeabi_fmul+0x40>
 8000b1e:	4642      	mov	r2, r8
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	d164      	bne.n	8000bee <__aeabi_fmul+0x1fa>
 8000b24:	4649      	mov	r1, r9
 8000b26:	3201      	adds	r2, #1
 8000b28:	4311      	orrs	r1, r2
 8000b2a:	4689      	mov	r9, r1
 8000b2c:	290a      	cmp	r1, #10
 8000b2e:	dc08      	bgt.n	8000b42 <__aeabi_fmul+0x14e>
 8000b30:	407d      	eors	r5, r7
 8000b32:	2001      	movs	r0, #1
 8000b34:	b2ea      	uxtb	r2, r5
 8000b36:	2902      	cmp	r1, #2
 8000b38:	dc91      	bgt.n	8000a5e <__aeabi_fmul+0x6a>
 8000b3a:	0015      	movs	r5, r2
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	e027      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000b40:	0015      	movs	r5, r2
 8000b42:	4653      	mov	r3, sl
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d100      	bne.n	8000b4a <__aeabi_fmul+0x156>
 8000b48:	e093      	b.n	8000c72 <__aeabi_fmul+0x27e>
 8000b4a:	2b03      	cmp	r3, #3
 8000b4c:	d01a      	beq.n	8000b84 <__aeabi_fmul+0x190>
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d12c      	bne.n	8000bac <__aeabi_fmul+0x1b8>
 8000b52:	2300      	movs	r3, #0
 8000b54:	2200      	movs	r2, #0
 8000b56:	e01b      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000b58:	4643      	mov	r3, r8
 8000b5a:	34ff      	adds	r4, #255	@ 0xff
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d055      	beq.n	8000c0c <__aeabi_fmul+0x218>
 8000b60:	2103      	movs	r1, #3
 8000b62:	464b      	mov	r3, r9
 8000b64:	430b      	orrs	r3, r1
 8000b66:	0019      	movs	r1, r3
 8000b68:	2b0a      	cmp	r3, #10
 8000b6a:	dc00      	bgt.n	8000b6e <__aeabi_fmul+0x17a>
 8000b6c:	e092      	b.n	8000c94 <__aeabi_fmul+0x2a0>
 8000b6e:	2b0f      	cmp	r3, #15
 8000b70:	d000      	beq.n	8000b74 <__aeabi_fmul+0x180>
 8000b72:	e08c      	b.n	8000c8e <__aeabi_fmul+0x29a>
 8000b74:	2280      	movs	r2, #128	@ 0x80
 8000b76:	03d2      	lsls	r2, r2, #15
 8000b78:	4216      	tst	r6, r2
 8000b7a:	d003      	beq.n	8000b84 <__aeabi_fmul+0x190>
 8000b7c:	4643      	mov	r3, r8
 8000b7e:	4213      	tst	r3, r2
 8000b80:	d100      	bne.n	8000b84 <__aeabi_fmul+0x190>
 8000b82:	e07d      	b.n	8000c80 <__aeabi_fmul+0x28c>
 8000b84:	2280      	movs	r2, #128	@ 0x80
 8000b86:	03d2      	lsls	r2, r2, #15
 8000b88:	4332      	orrs	r2, r6
 8000b8a:	0252      	lsls	r2, r2, #9
 8000b8c:	0a52      	lsrs	r2, r2, #9
 8000b8e:	23ff      	movs	r3, #255	@ 0xff
 8000b90:	05d8      	lsls	r0, r3, #23
 8000b92:	07ed      	lsls	r5, r5, #31
 8000b94:	4310      	orrs	r0, r2
 8000b96:	4328      	orrs	r0, r5
 8000b98:	bce0      	pop	{r5, r6, r7}
 8000b9a:	46ba      	mov	sl, r7
 8000b9c:	46b1      	mov	r9, r6
 8000b9e:	46a8      	mov	r8, r5
 8000ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	0015      	movs	r5, r2
 8000ba6:	0871      	lsrs	r1, r6, #1
 8000ba8:	401e      	ands	r6, r3
 8000baa:	430e      	orrs	r6, r1
 8000bac:	0023      	movs	r3, r4
 8000bae:	3380      	adds	r3, #128	@ 0x80
 8000bb0:	1c61      	adds	r1, r4, #1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	dd41      	ble.n	8000c3a <__aeabi_fmul+0x246>
 8000bb6:	0772      	lsls	r2, r6, #29
 8000bb8:	d094      	beq.n	8000ae4 <__aeabi_fmul+0xf0>
 8000bba:	220f      	movs	r2, #15
 8000bbc:	4032      	ands	r2, r6
 8000bbe:	2a04      	cmp	r2, #4
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_fmul+0x1d0>
 8000bc2:	e78e      	b.n	8000ae2 <__aeabi_fmul+0xee>
 8000bc4:	e78e      	b.n	8000ae4 <__aeabi_fmul+0xf0>
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d105      	bne.n	8000bd6 <__aeabi_fmul+0x1e2>
 8000bca:	2304      	movs	r3, #4
 8000bcc:	4699      	mov	r9, r3
 8000bce:	3b03      	subs	r3, #3
 8000bd0:	2400      	movs	r4, #0
 8000bd2:	469a      	mov	sl, r3
 8000bd4:	e726      	b.n	8000a24 <__aeabi_fmul+0x30>
 8000bd6:	0030      	movs	r0, r6
 8000bd8:	f002 fb52 	bl	8003280 <__clzsi2>
 8000bdc:	2476      	movs	r4, #118	@ 0x76
 8000bde:	1f43      	subs	r3, r0, #5
 8000be0:	409e      	lsls	r6, r3
 8000be2:	2300      	movs	r3, #0
 8000be4:	4264      	negs	r4, r4
 8000be6:	4699      	mov	r9, r3
 8000be8:	469a      	mov	sl, r3
 8000bea:	1a24      	subs	r4, r4, r0
 8000bec:	e71a      	b.n	8000a24 <__aeabi_fmul+0x30>
 8000bee:	4640      	mov	r0, r8
 8000bf0:	f002 fb46 	bl	8003280 <__clzsi2>
 8000bf4:	464b      	mov	r3, r9
 8000bf6:	1a24      	subs	r4, r4, r0
 8000bf8:	3c76      	subs	r4, #118	@ 0x76
 8000bfa:	2b0a      	cmp	r3, #10
 8000bfc:	dca1      	bgt.n	8000b42 <__aeabi_fmul+0x14e>
 8000bfe:	4643      	mov	r3, r8
 8000c00:	3805      	subs	r0, #5
 8000c02:	4083      	lsls	r3, r0
 8000c04:	407d      	eors	r5, r7
 8000c06:	4698      	mov	r8, r3
 8000c08:	b2ea      	uxtb	r2, r5
 8000c0a:	e724      	b.n	8000a56 <__aeabi_fmul+0x62>
 8000c0c:	464a      	mov	r2, r9
 8000c0e:	3302      	adds	r3, #2
 8000c10:	4313      	orrs	r3, r2
 8000c12:	002a      	movs	r2, r5
 8000c14:	407a      	eors	r2, r7
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	2b0a      	cmp	r3, #10
 8000c1a:	dc92      	bgt.n	8000b42 <__aeabi_fmul+0x14e>
 8000c1c:	4649      	mov	r1, r9
 8000c1e:	0015      	movs	r5, r2
 8000c20:	2900      	cmp	r1, #0
 8000c22:	d026      	beq.n	8000c72 <__aeabi_fmul+0x27e>
 8000c24:	4699      	mov	r9, r3
 8000c26:	2002      	movs	r0, #2
 8000c28:	e719      	b.n	8000a5e <__aeabi_fmul+0x6a>
 8000c2a:	230c      	movs	r3, #12
 8000c2c:	4699      	mov	r9, r3
 8000c2e:	3b09      	subs	r3, #9
 8000c30:	24ff      	movs	r4, #255	@ 0xff
 8000c32:	469a      	mov	sl, r3
 8000c34:	e6f6      	b.n	8000a24 <__aeabi_fmul+0x30>
 8000c36:	0015      	movs	r5, r2
 8000c38:	0021      	movs	r1, r4
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	2b1b      	cmp	r3, #27
 8000c40:	dd00      	ble.n	8000c44 <__aeabi_fmul+0x250>
 8000c42:	e786      	b.n	8000b52 <__aeabi_fmul+0x15e>
 8000c44:	319e      	adds	r1, #158	@ 0x9e
 8000c46:	0032      	movs	r2, r6
 8000c48:	408e      	lsls	r6, r1
 8000c4a:	40da      	lsrs	r2, r3
 8000c4c:	1e73      	subs	r3, r6, #1
 8000c4e:	419e      	sbcs	r6, r3
 8000c50:	4332      	orrs	r2, r6
 8000c52:	0753      	lsls	r3, r2, #29
 8000c54:	d004      	beq.n	8000c60 <__aeabi_fmul+0x26c>
 8000c56:	230f      	movs	r3, #15
 8000c58:	4013      	ands	r3, r2
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_fmul+0x26c>
 8000c5e:	3204      	adds	r2, #4
 8000c60:	0153      	lsls	r3, r2, #5
 8000c62:	d510      	bpl.n	8000c86 <__aeabi_fmul+0x292>
 8000c64:	2301      	movs	r3, #1
 8000c66:	2200      	movs	r2, #0
 8000c68:	e792      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000c6a:	003d      	movs	r5, r7
 8000c6c:	4646      	mov	r6, r8
 8000c6e:	4682      	mov	sl, r0
 8000c70:	e767      	b.n	8000b42 <__aeabi_fmul+0x14e>
 8000c72:	23ff      	movs	r3, #255	@ 0xff
 8000c74:	2200      	movs	r2, #0
 8000c76:	e78b      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	2500      	movs	r5, #0
 8000c7c:	03d2      	lsls	r2, r2, #15
 8000c7e:	e786      	b.n	8000b8e <__aeabi_fmul+0x19a>
 8000c80:	003d      	movs	r5, r7
 8000c82:	431a      	orrs	r2, r3
 8000c84:	e783      	b.n	8000b8e <__aeabi_fmul+0x19a>
 8000c86:	0192      	lsls	r2, r2, #6
 8000c88:	2300      	movs	r3, #0
 8000c8a:	0a52      	lsrs	r2, r2, #9
 8000c8c:	e780      	b.n	8000b90 <__aeabi_fmul+0x19c>
 8000c8e:	003d      	movs	r5, r7
 8000c90:	4646      	mov	r6, r8
 8000c92:	e777      	b.n	8000b84 <__aeabi_fmul+0x190>
 8000c94:	002a      	movs	r2, r5
 8000c96:	2301      	movs	r3, #1
 8000c98:	407a      	eors	r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	2003      	movs	r0, #3
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	e6e9      	b.n	8000a76 <__aeabi_fmul+0x82>
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	f7ffffff 	.word	0xf7ffffff

08000ca8 <__aeabi_fsub>:
 8000ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000caa:	4647      	mov	r7, r8
 8000cac:	46ce      	mov	lr, r9
 8000cae:	0243      	lsls	r3, r0, #9
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	0a5f      	lsrs	r7, r3, #9
 8000cb4:	099b      	lsrs	r3, r3, #6
 8000cb6:	0045      	lsls	r5, r0, #1
 8000cb8:	004a      	lsls	r2, r1, #1
 8000cba:	469c      	mov	ip, r3
 8000cbc:	024b      	lsls	r3, r1, #9
 8000cbe:	0fc4      	lsrs	r4, r0, #31
 8000cc0:	0fce      	lsrs	r6, r1, #31
 8000cc2:	0e2d      	lsrs	r5, r5, #24
 8000cc4:	0a58      	lsrs	r0, r3, #9
 8000cc6:	0e12      	lsrs	r2, r2, #24
 8000cc8:	0999      	lsrs	r1, r3, #6
 8000cca:	2aff      	cmp	r2, #255	@ 0xff
 8000ccc:	d06b      	beq.n	8000da6 <__aeabi_fsub+0xfe>
 8000cce:	2301      	movs	r3, #1
 8000cd0:	405e      	eors	r6, r3
 8000cd2:	1aab      	subs	r3, r5, r2
 8000cd4:	42b4      	cmp	r4, r6
 8000cd6:	d04b      	beq.n	8000d70 <__aeabi_fsub+0xc8>
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	dc00      	bgt.n	8000cde <__aeabi_fsub+0x36>
 8000cdc:	e0ff      	b.n	8000ede <__aeabi_fsub+0x236>
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	d100      	bne.n	8000ce4 <__aeabi_fsub+0x3c>
 8000ce2:	e088      	b.n	8000df6 <__aeabi_fsub+0x14e>
 8000ce4:	2dff      	cmp	r5, #255	@ 0xff
 8000ce6:	d100      	bne.n	8000cea <__aeabi_fsub+0x42>
 8000ce8:	e0ef      	b.n	8000eca <__aeabi_fsub+0x222>
 8000cea:	2280      	movs	r2, #128	@ 0x80
 8000cec:	04d2      	lsls	r2, r2, #19
 8000cee:	4311      	orrs	r1, r2
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	2b1b      	cmp	r3, #27
 8000cf4:	dc08      	bgt.n	8000d08 <__aeabi_fsub+0x60>
 8000cf6:	0008      	movs	r0, r1
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	40d8      	lsrs	r0, r3
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	4099      	lsls	r1, r3
 8000d00:	000b      	movs	r3, r1
 8000d02:	1e5a      	subs	r2, r3, #1
 8000d04:	4193      	sbcs	r3, r2
 8000d06:	4318      	orrs	r0, r3
 8000d08:	4663      	mov	r3, ip
 8000d0a:	1a1b      	subs	r3, r3, r0
 8000d0c:	469c      	mov	ip, r3
 8000d0e:	4663      	mov	r3, ip
 8000d10:	015b      	lsls	r3, r3, #5
 8000d12:	d400      	bmi.n	8000d16 <__aeabi_fsub+0x6e>
 8000d14:	e0cd      	b.n	8000eb2 <__aeabi_fsub+0x20a>
 8000d16:	4663      	mov	r3, ip
 8000d18:	019f      	lsls	r7, r3, #6
 8000d1a:	09bf      	lsrs	r7, r7, #6
 8000d1c:	0038      	movs	r0, r7
 8000d1e:	f002 faaf 	bl	8003280 <__clzsi2>
 8000d22:	003b      	movs	r3, r7
 8000d24:	3805      	subs	r0, #5
 8000d26:	4083      	lsls	r3, r0
 8000d28:	4285      	cmp	r5, r0
 8000d2a:	dc00      	bgt.n	8000d2e <__aeabi_fsub+0x86>
 8000d2c:	e0a2      	b.n	8000e74 <__aeabi_fsub+0x1cc>
 8000d2e:	4ab7      	ldr	r2, [pc, #732]	@ (800100c <__aeabi_fsub+0x364>)
 8000d30:	1a2d      	subs	r5, r5, r0
 8000d32:	401a      	ands	r2, r3
 8000d34:	4694      	mov	ip, r2
 8000d36:	075a      	lsls	r2, r3, #29
 8000d38:	d100      	bne.n	8000d3c <__aeabi_fsub+0x94>
 8000d3a:	e0c3      	b.n	8000ec4 <__aeabi_fsub+0x21c>
 8000d3c:	220f      	movs	r2, #15
 8000d3e:	4013      	ands	r3, r2
 8000d40:	2b04      	cmp	r3, #4
 8000d42:	d100      	bne.n	8000d46 <__aeabi_fsub+0x9e>
 8000d44:	e0be      	b.n	8000ec4 <__aeabi_fsub+0x21c>
 8000d46:	2304      	movs	r3, #4
 8000d48:	4698      	mov	r8, r3
 8000d4a:	44c4      	add	ip, r8
 8000d4c:	4663      	mov	r3, ip
 8000d4e:	015b      	lsls	r3, r3, #5
 8000d50:	d400      	bmi.n	8000d54 <__aeabi_fsub+0xac>
 8000d52:	e0b7      	b.n	8000ec4 <__aeabi_fsub+0x21c>
 8000d54:	1c68      	adds	r0, r5, #1
 8000d56:	2dfe      	cmp	r5, #254	@ 0xfe
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fsub+0xb4>
 8000d5a:	e0a5      	b.n	8000ea8 <__aeabi_fsub+0x200>
 8000d5c:	20ff      	movs	r0, #255	@ 0xff
 8000d5e:	2200      	movs	r2, #0
 8000d60:	05c0      	lsls	r0, r0, #23
 8000d62:	4310      	orrs	r0, r2
 8000d64:	07e4      	lsls	r4, r4, #31
 8000d66:	4320      	orrs	r0, r4
 8000d68:	bcc0      	pop	{r6, r7}
 8000d6a:	46b9      	mov	r9, r7
 8000d6c:	46b0      	mov	r8, r6
 8000d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	dc00      	bgt.n	8000d76 <__aeabi_fsub+0xce>
 8000d74:	e1eb      	b.n	800114e <__aeabi_fsub+0x4a6>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d046      	beq.n	8000e08 <__aeabi_fsub+0x160>
 8000d7a:	2dff      	cmp	r5, #255	@ 0xff
 8000d7c:	d100      	bne.n	8000d80 <__aeabi_fsub+0xd8>
 8000d7e:	e0a4      	b.n	8000eca <__aeabi_fsub+0x222>
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	04d2      	lsls	r2, r2, #19
 8000d84:	4311      	orrs	r1, r2
 8000d86:	2b1b      	cmp	r3, #27
 8000d88:	dc00      	bgt.n	8000d8c <__aeabi_fsub+0xe4>
 8000d8a:	e0fb      	b.n	8000f84 <__aeabi_fsub+0x2dc>
 8000d8c:	2305      	movs	r3, #5
 8000d8e:	4698      	mov	r8, r3
 8000d90:	002b      	movs	r3, r5
 8000d92:	44c4      	add	ip, r8
 8000d94:	4662      	mov	r2, ip
 8000d96:	08d7      	lsrs	r7, r2, #3
 8000d98:	2bff      	cmp	r3, #255	@ 0xff
 8000d9a:	d100      	bne.n	8000d9e <__aeabi_fsub+0xf6>
 8000d9c:	e095      	b.n	8000eca <__aeabi_fsub+0x222>
 8000d9e:	027a      	lsls	r2, r7, #9
 8000da0:	0a52      	lsrs	r2, r2, #9
 8000da2:	b2d8      	uxtb	r0, r3
 8000da4:	e7dc      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000da6:	002b      	movs	r3, r5
 8000da8:	3bff      	subs	r3, #255	@ 0xff
 8000daa:	4699      	mov	r9, r3
 8000dac:	2900      	cmp	r1, #0
 8000dae:	d118      	bne.n	8000de2 <__aeabi_fsub+0x13a>
 8000db0:	2301      	movs	r3, #1
 8000db2:	405e      	eors	r6, r3
 8000db4:	42b4      	cmp	r4, r6
 8000db6:	d100      	bne.n	8000dba <__aeabi_fsub+0x112>
 8000db8:	e0ca      	b.n	8000f50 <__aeabi_fsub+0x2a8>
 8000dba:	464b      	mov	r3, r9
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d02d      	beq.n	8000e1c <__aeabi_fsub+0x174>
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	d000      	beq.n	8000dc6 <__aeabi_fsub+0x11e>
 8000dc4:	e13c      	b.n	8001040 <__aeabi_fsub+0x398>
 8000dc6:	23ff      	movs	r3, #255	@ 0xff
 8000dc8:	4664      	mov	r4, ip
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_fsub+0x128>
 8000dce:	e15f      	b.n	8001090 <__aeabi_fsub+0x3e8>
 8000dd0:	1e5d      	subs	r5, r3, #1
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_fsub+0x130>
 8000dd6:	e174      	b.n	80010c2 <__aeabi_fsub+0x41a>
 8000dd8:	0034      	movs	r4, r6
 8000dda:	2bff      	cmp	r3, #255	@ 0xff
 8000ddc:	d074      	beq.n	8000ec8 <__aeabi_fsub+0x220>
 8000dde:	002b      	movs	r3, r5
 8000de0:	e103      	b.n	8000fea <__aeabi_fsub+0x342>
 8000de2:	42b4      	cmp	r4, r6
 8000de4:	d100      	bne.n	8000de8 <__aeabi_fsub+0x140>
 8000de6:	e09c      	b.n	8000f22 <__aeabi_fsub+0x27a>
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d017      	beq.n	8000e1c <__aeabi_fsub+0x174>
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0ea      	beq.n	8000dc6 <__aeabi_fsub+0x11e>
 8000df0:	0007      	movs	r7, r0
 8000df2:	0034      	movs	r4, r6
 8000df4:	e06c      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8000df6:	2900      	cmp	r1, #0
 8000df8:	d0cc      	beq.n	8000d94 <__aeabi_fsub+0xec>
 8000dfa:	1e5a      	subs	r2, r3, #1
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d02b      	beq.n	8000e58 <__aeabi_fsub+0x1b0>
 8000e00:	2bff      	cmp	r3, #255	@ 0xff
 8000e02:	d062      	beq.n	8000eca <__aeabi_fsub+0x222>
 8000e04:	0013      	movs	r3, r2
 8000e06:	e773      	b.n	8000cf0 <__aeabi_fsub+0x48>
 8000e08:	2900      	cmp	r1, #0
 8000e0a:	d0c3      	beq.n	8000d94 <__aeabi_fsub+0xec>
 8000e0c:	1e5a      	subs	r2, r3, #1
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d100      	bne.n	8000e14 <__aeabi_fsub+0x16c>
 8000e12:	e11e      	b.n	8001052 <__aeabi_fsub+0x3aa>
 8000e14:	2bff      	cmp	r3, #255	@ 0xff
 8000e16:	d058      	beq.n	8000eca <__aeabi_fsub+0x222>
 8000e18:	0013      	movs	r3, r2
 8000e1a:	e7b4      	b.n	8000d86 <__aeabi_fsub+0xde>
 8000e1c:	22fe      	movs	r2, #254	@ 0xfe
 8000e1e:	1c6b      	adds	r3, r5, #1
 8000e20:	421a      	tst	r2, r3
 8000e22:	d10d      	bne.n	8000e40 <__aeabi_fsub+0x198>
 8000e24:	2d00      	cmp	r5, #0
 8000e26:	d060      	beq.n	8000eea <__aeabi_fsub+0x242>
 8000e28:	4663      	mov	r3, ip
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_fsub+0x188>
 8000e2e:	e120      	b.n	8001072 <__aeabi_fsub+0x3ca>
 8000e30:	2900      	cmp	r1, #0
 8000e32:	d000      	beq.n	8000e36 <__aeabi_fsub+0x18e>
 8000e34:	e128      	b.n	8001088 <__aeabi_fsub+0x3e0>
 8000e36:	2280      	movs	r2, #128	@ 0x80
 8000e38:	2400      	movs	r4, #0
 8000e3a:	20ff      	movs	r0, #255	@ 0xff
 8000e3c:	03d2      	lsls	r2, r2, #15
 8000e3e:	e78f      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000e40:	4663      	mov	r3, ip
 8000e42:	1a5f      	subs	r7, r3, r1
 8000e44:	017b      	lsls	r3, r7, #5
 8000e46:	d500      	bpl.n	8000e4a <__aeabi_fsub+0x1a2>
 8000e48:	e0fe      	b.n	8001048 <__aeabi_fsub+0x3a0>
 8000e4a:	2f00      	cmp	r7, #0
 8000e4c:	d000      	beq.n	8000e50 <__aeabi_fsub+0x1a8>
 8000e4e:	e765      	b.n	8000d1c <__aeabi_fsub+0x74>
 8000e50:	2400      	movs	r4, #0
 8000e52:	2000      	movs	r0, #0
 8000e54:	2200      	movs	r2, #0
 8000e56:	e783      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000e58:	4663      	mov	r3, ip
 8000e5a:	1a59      	subs	r1, r3, r1
 8000e5c:	014b      	lsls	r3, r1, #5
 8000e5e:	d400      	bmi.n	8000e62 <__aeabi_fsub+0x1ba>
 8000e60:	e119      	b.n	8001096 <__aeabi_fsub+0x3ee>
 8000e62:	018f      	lsls	r7, r1, #6
 8000e64:	09bf      	lsrs	r7, r7, #6
 8000e66:	0038      	movs	r0, r7
 8000e68:	f002 fa0a 	bl	8003280 <__clzsi2>
 8000e6c:	003b      	movs	r3, r7
 8000e6e:	3805      	subs	r0, #5
 8000e70:	4083      	lsls	r3, r0
 8000e72:	2501      	movs	r5, #1
 8000e74:	2220      	movs	r2, #32
 8000e76:	1b40      	subs	r0, r0, r5
 8000e78:	3001      	adds	r0, #1
 8000e7a:	1a12      	subs	r2, r2, r0
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	4093      	lsls	r3, r2
 8000e80:	40c1      	lsrs	r1, r0
 8000e82:	1e5a      	subs	r2, r3, #1
 8000e84:	4193      	sbcs	r3, r2
 8000e86:	4319      	orrs	r1, r3
 8000e88:	468c      	mov	ip, r1
 8000e8a:	1e0b      	subs	r3, r1, #0
 8000e8c:	d0e1      	beq.n	8000e52 <__aeabi_fsub+0x1aa>
 8000e8e:	075b      	lsls	r3, r3, #29
 8000e90:	d100      	bne.n	8000e94 <__aeabi_fsub+0x1ec>
 8000e92:	e152      	b.n	800113a <__aeabi_fsub+0x492>
 8000e94:	230f      	movs	r3, #15
 8000e96:	2500      	movs	r5, #0
 8000e98:	400b      	ands	r3, r1
 8000e9a:	2b04      	cmp	r3, #4
 8000e9c:	d000      	beq.n	8000ea0 <__aeabi_fsub+0x1f8>
 8000e9e:	e752      	b.n	8000d46 <__aeabi_fsub+0x9e>
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	014a      	lsls	r2, r1, #5
 8000ea4:	d400      	bmi.n	8000ea8 <__aeabi_fsub+0x200>
 8000ea6:	e092      	b.n	8000fce <__aeabi_fsub+0x326>
 8000ea8:	b2c0      	uxtb	r0, r0
 8000eaa:	4663      	mov	r3, ip
 8000eac:	019a      	lsls	r2, r3, #6
 8000eae:	0a52      	lsrs	r2, r2, #9
 8000eb0:	e756      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000eb2:	4663      	mov	r3, ip
 8000eb4:	075b      	lsls	r3, r3, #29
 8000eb6:	d005      	beq.n	8000ec4 <__aeabi_fsub+0x21c>
 8000eb8:	230f      	movs	r3, #15
 8000eba:	4662      	mov	r2, ip
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	d000      	beq.n	8000ec4 <__aeabi_fsub+0x21c>
 8000ec2:	e740      	b.n	8000d46 <__aeabi_fsub+0x9e>
 8000ec4:	002b      	movs	r3, r5
 8000ec6:	e765      	b.n	8000d94 <__aeabi_fsub+0xec>
 8000ec8:	0007      	movs	r7, r0
 8000eca:	2f00      	cmp	r7, #0
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fsub+0x228>
 8000ece:	e745      	b.n	8000d5c <__aeabi_fsub+0xb4>
 8000ed0:	2280      	movs	r2, #128	@ 0x80
 8000ed2:	03d2      	lsls	r2, r2, #15
 8000ed4:	433a      	orrs	r2, r7
 8000ed6:	0252      	lsls	r2, r2, #9
 8000ed8:	20ff      	movs	r0, #255	@ 0xff
 8000eda:	0a52      	lsrs	r2, r2, #9
 8000edc:	e740      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d179      	bne.n	8000fd6 <__aeabi_fsub+0x32e>
 8000ee2:	22fe      	movs	r2, #254	@ 0xfe
 8000ee4:	1c6b      	adds	r3, r5, #1
 8000ee6:	421a      	tst	r2, r3
 8000ee8:	d1aa      	bne.n	8000e40 <__aeabi_fsub+0x198>
 8000eea:	4663      	mov	r3, ip
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d100      	bne.n	8000ef2 <__aeabi_fsub+0x24a>
 8000ef0:	e0f5      	b.n	80010de <__aeabi_fsub+0x436>
 8000ef2:	2900      	cmp	r1, #0
 8000ef4:	d100      	bne.n	8000ef8 <__aeabi_fsub+0x250>
 8000ef6:	e0d1      	b.n	800109c <__aeabi_fsub+0x3f4>
 8000ef8:	1a5f      	subs	r7, r3, r1
 8000efa:	2380      	movs	r3, #128	@ 0x80
 8000efc:	04db      	lsls	r3, r3, #19
 8000efe:	421f      	tst	r7, r3
 8000f00:	d100      	bne.n	8000f04 <__aeabi_fsub+0x25c>
 8000f02:	e10e      	b.n	8001122 <__aeabi_fsub+0x47a>
 8000f04:	4662      	mov	r2, ip
 8000f06:	2401      	movs	r4, #1
 8000f08:	1a8a      	subs	r2, r1, r2
 8000f0a:	4694      	mov	ip, r2
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	4034      	ands	r4, r6
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	d100      	bne.n	8000f16 <__aeabi_fsub+0x26e>
 8000f14:	e724      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000f16:	2001      	movs	r0, #1
 8000f18:	421a      	tst	r2, r3
 8000f1a:	d1c6      	bne.n	8000eaa <__aeabi_fsub+0x202>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	08d7      	lsrs	r7, r2, #3
 8000f20:	e73d      	b.n	8000d9e <__aeabi_fsub+0xf6>
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d017      	beq.n	8000f56 <__aeabi_fsub+0x2ae>
 8000f26:	2d00      	cmp	r5, #0
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fsub+0x284>
 8000f2a:	e0af      	b.n	800108c <__aeabi_fsub+0x3e4>
 8000f2c:	23ff      	movs	r3, #255	@ 0xff
 8000f2e:	4665      	mov	r5, ip
 8000f30:	2d00      	cmp	r5, #0
 8000f32:	d100      	bne.n	8000f36 <__aeabi_fsub+0x28e>
 8000f34:	e0ad      	b.n	8001092 <__aeabi_fsub+0x3ea>
 8000f36:	1e5e      	subs	r6, r3, #1
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_fsub+0x296>
 8000f3c:	e089      	b.n	8001052 <__aeabi_fsub+0x3aa>
 8000f3e:	2bff      	cmp	r3, #255	@ 0xff
 8000f40:	d0c2      	beq.n	8000ec8 <__aeabi_fsub+0x220>
 8000f42:	2e1b      	cmp	r6, #27
 8000f44:	dc00      	bgt.n	8000f48 <__aeabi_fsub+0x2a0>
 8000f46:	e0ab      	b.n	80010a0 <__aeabi_fsub+0x3f8>
 8000f48:	1d4b      	adds	r3, r1, #5
 8000f4a:	469c      	mov	ip, r3
 8000f4c:	0013      	movs	r3, r2
 8000f4e:	e721      	b.n	8000d94 <__aeabi_fsub+0xec>
 8000f50:	464b      	mov	r3, r9
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d170      	bne.n	8001038 <__aeabi_fsub+0x390>
 8000f56:	22fe      	movs	r2, #254	@ 0xfe
 8000f58:	1c6b      	adds	r3, r5, #1
 8000f5a:	421a      	tst	r2, r3
 8000f5c:	d15e      	bne.n	800101c <__aeabi_fsub+0x374>
 8000f5e:	2d00      	cmp	r5, #0
 8000f60:	d000      	beq.n	8000f64 <__aeabi_fsub+0x2bc>
 8000f62:	e0c3      	b.n	80010ec <__aeabi_fsub+0x444>
 8000f64:	4663      	mov	r3, ip
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d100      	bne.n	8000f6c <__aeabi_fsub+0x2c4>
 8000f6a:	e0d0      	b.n	800110e <__aeabi_fsub+0x466>
 8000f6c:	2900      	cmp	r1, #0
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_fsub+0x2ca>
 8000f70:	e094      	b.n	800109c <__aeabi_fsub+0x3f4>
 8000f72:	000a      	movs	r2, r1
 8000f74:	4462      	add	r2, ip
 8000f76:	0153      	lsls	r3, r2, #5
 8000f78:	d400      	bmi.n	8000f7c <__aeabi_fsub+0x2d4>
 8000f7a:	e0d8      	b.n	800112e <__aeabi_fsub+0x486>
 8000f7c:	0192      	lsls	r2, r2, #6
 8000f7e:	2001      	movs	r0, #1
 8000f80:	0a52      	lsrs	r2, r2, #9
 8000f82:	e6ed      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8000f84:	0008      	movs	r0, r1
 8000f86:	2220      	movs	r2, #32
 8000f88:	40d8      	lsrs	r0, r3
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	4099      	lsls	r1, r3
 8000f8e:	000b      	movs	r3, r1
 8000f90:	1e5a      	subs	r2, r3, #1
 8000f92:	4193      	sbcs	r3, r2
 8000f94:	4303      	orrs	r3, r0
 8000f96:	449c      	add	ip, r3
 8000f98:	4663      	mov	r3, ip
 8000f9a:	015b      	lsls	r3, r3, #5
 8000f9c:	d589      	bpl.n	8000eb2 <__aeabi_fsub+0x20a>
 8000f9e:	3501      	adds	r5, #1
 8000fa0:	2dff      	cmp	r5, #255	@ 0xff
 8000fa2:	d100      	bne.n	8000fa6 <__aeabi_fsub+0x2fe>
 8000fa4:	e6da      	b.n	8000d5c <__aeabi_fsub+0xb4>
 8000fa6:	4662      	mov	r2, ip
 8000fa8:	2301      	movs	r3, #1
 8000faa:	4919      	ldr	r1, [pc, #100]	@ (8001010 <__aeabi_fsub+0x368>)
 8000fac:	4013      	ands	r3, r2
 8000fae:	0852      	lsrs	r2, r2, #1
 8000fb0:	400a      	ands	r2, r1
 8000fb2:	431a      	orrs	r2, r3
 8000fb4:	0013      	movs	r3, r2
 8000fb6:	4694      	mov	ip, r2
 8000fb8:	075b      	lsls	r3, r3, #29
 8000fba:	d004      	beq.n	8000fc6 <__aeabi_fsub+0x31e>
 8000fbc:	230f      	movs	r3, #15
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b04      	cmp	r3, #4
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_fsub+0x31e>
 8000fc4:	e6bf      	b.n	8000d46 <__aeabi_fsub+0x9e>
 8000fc6:	4663      	mov	r3, ip
 8000fc8:	015b      	lsls	r3, r3, #5
 8000fca:	d500      	bpl.n	8000fce <__aeabi_fsub+0x326>
 8000fcc:	e6c2      	b.n	8000d54 <__aeabi_fsub+0xac>
 8000fce:	4663      	mov	r3, ip
 8000fd0:	08df      	lsrs	r7, r3, #3
 8000fd2:	002b      	movs	r3, r5
 8000fd4:	e6e3      	b.n	8000d9e <__aeabi_fsub+0xf6>
 8000fd6:	1b53      	subs	r3, r2, r5
 8000fd8:	2d00      	cmp	r5, #0
 8000fda:	d100      	bne.n	8000fde <__aeabi_fsub+0x336>
 8000fdc:	e6f4      	b.n	8000dc8 <__aeabi_fsub+0x120>
 8000fde:	2080      	movs	r0, #128	@ 0x80
 8000fe0:	4664      	mov	r4, ip
 8000fe2:	04c0      	lsls	r0, r0, #19
 8000fe4:	4304      	orrs	r4, r0
 8000fe6:	46a4      	mov	ip, r4
 8000fe8:	0034      	movs	r4, r6
 8000fea:	2001      	movs	r0, #1
 8000fec:	2b1b      	cmp	r3, #27
 8000fee:	dc09      	bgt.n	8001004 <__aeabi_fsub+0x35c>
 8000ff0:	2520      	movs	r5, #32
 8000ff2:	4660      	mov	r0, ip
 8000ff4:	40d8      	lsrs	r0, r3
 8000ff6:	1aeb      	subs	r3, r5, r3
 8000ff8:	4665      	mov	r5, ip
 8000ffa:	409d      	lsls	r5, r3
 8000ffc:	002b      	movs	r3, r5
 8000ffe:	1e5d      	subs	r5, r3, #1
 8001000:	41ab      	sbcs	r3, r5
 8001002:	4318      	orrs	r0, r3
 8001004:	1a0b      	subs	r3, r1, r0
 8001006:	469c      	mov	ip, r3
 8001008:	0015      	movs	r5, r2
 800100a:	e680      	b.n	8000d0e <__aeabi_fsub+0x66>
 800100c:	fbffffff 	.word	0xfbffffff
 8001010:	7dffffff 	.word	0x7dffffff
 8001014:	22fe      	movs	r2, #254	@ 0xfe
 8001016:	1c6b      	adds	r3, r5, #1
 8001018:	4213      	tst	r3, r2
 800101a:	d0a3      	beq.n	8000f64 <__aeabi_fsub+0x2bc>
 800101c:	2bff      	cmp	r3, #255	@ 0xff
 800101e:	d100      	bne.n	8001022 <__aeabi_fsub+0x37a>
 8001020:	e69c      	b.n	8000d5c <__aeabi_fsub+0xb4>
 8001022:	4461      	add	r1, ip
 8001024:	0849      	lsrs	r1, r1, #1
 8001026:	074a      	lsls	r2, r1, #29
 8001028:	d049      	beq.n	80010be <__aeabi_fsub+0x416>
 800102a:	220f      	movs	r2, #15
 800102c:	400a      	ands	r2, r1
 800102e:	2a04      	cmp	r2, #4
 8001030:	d045      	beq.n	80010be <__aeabi_fsub+0x416>
 8001032:	1d0a      	adds	r2, r1, #4
 8001034:	4694      	mov	ip, r2
 8001036:	e6ad      	b.n	8000d94 <__aeabi_fsub+0xec>
 8001038:	2d00      	cmp	r5, #0
 800103a:	d100      	bne.n	800103e <__aeabi_fsub+0x396>
 800103c:	e776      	b.n	8000f2c <__aeabi_fsub+0x284>
 800103e:	e68d      	b.n	8000d5c <__aeabi_fsub+0xb4>
 8001040:	0034      	movs	r4, r6
 8001042:	20ff      	movs	r0, #255	@ 0xff
 8001044:	2200      	movs	r2, #0
 8001046:	e68b      	b.n	8000d60 <__aeabi_fsub+0xb8>
 8001048:	4663      	mov	r3, ip
 800104a:	2401      	movs	r4, #1
 800104c:	1acf      	subs	r7, r1, r3
 800104e:	4034      	ands	r4, r6
 8001050:	e664      	b.n	8000d1c <__aeabi_fsub+0x74>
 8001052:	4461      	add	r1, ip
 8001054:	014b      	lsls	r3, r1, #5
 8001056:	d56d      	bpl.n	8001134 <__aeabi_fsub+0x48c>
 8001058:	0848      	lsrs	r0, r1, #1
 800105a:	4944      	ldr	r1, [pc, #272]	@ (800116c <__aeabi_fsub+0x4c4>)
 800105c:	4001      	ands	r1, r0
 800105e:	0743      	lsls	r3, r0, #29
 8001060:	d02c      	beq.n	80010bc <__aeabi_fsub+0x414>
 8001062:	230f      	movs	r3, #15
 8001064:	4003      	ands	r3, r0
 8001066:	2b04      	cmp	r3, #4
 8001068:	d028      	beq.n	80010bc <__aeabi_fsub+0x414>
 800106a:	1d0b      	adds	r3, r1, #4
 800106c:	469c      	mov	ip, r3
 800106e:	2302      	movs	r3, #2
 8001070:	e690      	b.n	8000d94 <__aeabi_fsub+0xec>
 8001072:	2900      	cmp	r1, #0
 8001074:	d100      	bne.n	8001078 <__aeabi_fsub+0x3d0>
 8001076:	e72b      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	03db      	lsls	r3, r3, #15
 800107c:	429f      	cmp	r7, r3
 800107e:	d200      	bcs.n	8001082 <__aeabi_fsub+0x3da>
 8001080:	e726      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8001082:	4298      	cmp	r0, r3
 8001084:	d300      	bcc.n	8001088 <__aeabi_fsub+0x3e0>
 8001086:	e723      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8001088:	2401      	movs	r4, #1
 800108a:	4034      	ands	r4, r6
 800108c:	0007      	movs	r7, r0
 800108e:	e71f      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8001090:	0034      	movs	r4, r6
 8001092:	468c      	mov	ip, r1
 8001094:	e67e      	b.n	8000d94 <__aeabi_fsub+0xec>
 8001096:	2301      	movs	r3, #1
 8001098:	08cf      	lsrs	r7, r1, #3
 800109a:	e680      	b.n	8000d9e <__aeabi_fsub+0xf6>
 800109c:	2300      	movs	r3, #0
 800109e:	e67e      	b.n	8000d9e <__aeabi_fsub+0xf6>
 80010a0:	2020      	movs	r0, #32
 80010a2:	4665      	mov	r5, ip
 80010a4:	1b80      	subs	r0, r0, r6
 80010a6:	4085      	lsls	r5, r0
 80010a8:	4663      	mov	r3, ip
 80010aa:	0028      	movs	r0, r5
 80010ac:	40f3      	lsrs	r3, r6
 80010ae:	1e45      	subs	r5, r0, #1
 80010b0:	41a8      	sbcs	r0, r5
 80010b2:	4303      	orrs	r3, r0
 80010b4:	469c      	mov	ip, r3
 80010b6:	0015      	movs	r5, r2
 80010b8:	448c      	add	ip, r1
 80010ba:	e76d      	b.n	8000f98 <__aeabi_fsub+0x2f0>
 80010bc:	2302      	movs	r3, #2
 80010be:	08cf      	lsrs	r7, r1, #3
 80010c0:	e66d      	b.n	8000d9e <__aeabi_fsub+0xf6>
 80010c2:	1b0f      	subs	r7, r1, r4
 80010c4:	017b      	lsls	r3, r7, #5
 80010c6:	d528      	bpl.n	800111a <__aeabi_fsub+0x472>
 80010c8:	01bf      	lsls	r7, r7, #6
 80010ca:	09bf      	lsrs	r7, r7, #6
 80010cc:	0038      	movs	r0, r7
 80010ce:	f002 f8d7 	bl	8003280 <__clzsi2>
 80010d2:	003b      	movs	r3, r7
 80010d4:	3805      	subs	r0, #5
 80010d6:	4083      	lsls	r3, r0
 80010d8:	0034      	movs	r4, r6
 80010da:	2501      	movs	r5, #1
 80010dc:	e6ca      	b.n	8000e74 <__aeabi_fsub+0x1cc>
 80010de:	2900      	cmp	r1, #0
 80010e0:	d100      	bne.n	80010e4 <__aeabi_fsub+0x43c>
 80010e2:	e6b5      	b.n	8000e50 <__aeabi_fsub+0x1a8>
 80010e4:	2401      	movs	r4, #1
 80010e6:	0007      	movs	r7, r0
 80010e8:	4034      	ands	r4, r6
 80010ea:	e658      	b.n	8000d9e <__aeabi_fsub+0xf6>
 80010ec:	4663      	mov	r3, ip
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d100      	bne.n	80010f4 <__aeabi_fsub+0x44c>
 80010f2:	e6e9      	b.n	8000ec8 <__aeabi_fsub+0x220>
 80010f4:	2900      	cmp	r1, #0
 80010f6:	d100      	bne.n	80010fa <__aeabi_fsub+0x452>
 80010f8:	e6ea      	b.n	8000ed0 <__aeabi_fsub+0x228>
 80010fa:	2380      	movs	r3, #128	@ 0x80
 80010fc:	03db      	lsls	r3, r3, #15
 80010fe:	429f      	cmp	r7, r3
 8001100:	d200      	bcs.n	8001104 <__aeabi_fsub+0x45c>
 8001102:	e6e5      	b.n	8000ed0 <__aeabi_fsub+0x228>
 8001104:	4298      	cmp	r0, r3
 8001106:	d300      	bcc.n	800110a <__aeabi_fsub+0x462>
 8001108:	e6e2      	b.n	8000ed0 <__aeabi_fsub+0x228>
 800110a:	0007      	movs	r7, r0
 800110c:	e6e0      	b.n	8000ed0 <__aeabi_fsub+0x228>
 800110e:	2900      	cmp	r1, #0
 8001110:	d100      	bne.n	8001114 <__aeabi_fsub+0x46c>
 8001112:	e69e      	b.n	8000e52 <__aeabi_fsub+0x1aa>
 8001114:	2300      	movs	r3, #0
 8001116:	08cf      	lsrs	r7, r1, #3
 8001118:	e641      	b.n	8000d9e <__aeabi_fsub+0xf6>
 800111a:	0034      	movs	r4, r6
 800111c:	2301      	movs	r3, #1
 800111e:	08ff      	lsrs	r7, r7, #3
 8001120:	e63d      	b.n	8000d9e <__aeabi_fsub+0xf6>
 8001122:	2f00      	cmp	r7, #0
 8001124:	d100      	bne.n	8001128 <__aeabi_fsub+0x480>
 8001126:	e693      	b.n	8000e50 <__aeabi_fsub+0x1a8>
 8001128:	2300      	movs	r3, #0
 800112a:	08ff      	lsrs	r7, r7, #3
 800112c:	e637      	b.n	8000d9e <__aeabi_fsub+0xf6>
 800112e:	2300      	movs	r3, #0
 8001130:	08d7      	lsrs	r7, r2, #3
 8001132:	e634      	b.n	8000d9e <__aeabi_fsub+0xf6>
 8001134:	2301      	movs	r3, #1
 8001136:	08cf      	lsrs	r7, r1, #3
 8001138:	e631      	b.n	8000d9e <__aeabi_fsub+0xf6>
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	000b      	movs	r3, r1
 800113e:	04d2      	lsls	r2, r2, #19
 8001140:	2001      	movs	r0, #1
 8001142:	4013      	ands	r3, r2
 8001144:	4211      	tst	r1, r2
 8001146:	d000      	beq.n	800114a <__aeabi_fsub+0x4a2>
 8001148:	e6ae      	b.n	8000ea8 <__aeabi_fsub+0x200>
 800114a:	08cf      	lsrs	r7, r1, #3
 800114c:	e627      	b.n	8000d9e <__aeabi_fsub+0xf6>
 800114e:	2b00      	cmp	r3, #0
 8001150:	d100      	bne.n	8001154 <__aeabi_fsub+0x4ac>
 8001152:	e75f      	b.n	8001014 <__aeabi_fsub+0x36c>
 8001154:	1b56      	subs	r6, r2, r5
 8001156:	2d00      	cmp	r5, #0
 8001158:	d101      	bne.n	800115e <__aeabi_fsub+0x4b6>
 800115a:	0033      	movs	r3, r6
 800115c:	e6e7      	b.n	8000f2e <__aeabi_fsub+0x286>
 800115e:	2380      	movs	r3, #128	@ 0x80
 8001160:	4660      	mov	r0, ip
 8001162:	04db      	lsls	r3, r3, #19
 8001164:	4318      	orrs	r0, r3
 8001166:	4684      	mov	ip, r0
 8001168:	e6eb      	b.n	8000f42 <__aeabi_fsub+0x29a>
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	7dffffff 	.word	0x7dffffff

08001170 <__aeabi_f2iz>:
 8001170:	0241      	lsls	r1, r0, #9
 8001172:	0042      	lsls	r2, r0, #1
 8001174:	0fc3      	lsrs	r3, r0, #31
 8001176:	0a49      	lsrs	r1, r1, #9
 8001178:	2000      	movs	r0, #0
 800117a:	0e12      	lsrs	r2, r2, #24
 800117c:	2a7e      	cmp	r2, #126	@ 0x7e
 800117e:	dd03      	ble.n	8001188 <__aeabi_f2iz+0x18>
 8001180:	2a9d      	cmp	r2, #157	@ 0x9d
 8001182:	dd02      	ble.n	800118a <__aeabi_f2iz+0x1a>
 8001184:	4a09      	ldr	r2, [pc, #36]	@ (80011ac <__aeabi_f2iz+0x3c>)
 8001186:	1898      	adds	r0, r3, r2
 8001188:	4770      	bx	lr
 800118a:	2080      	movs	r0, #128	@ 0x80
 800118c:	0400      	lsls	r0, r0, #16
 800118e:	4301      	orrs	r1, r0
 8001190:	2a95      	cmp	r2, #149	@ 0x95
 8001192:	dc07      	bgt.n	80011a4 <__aeabi_f2iz+0x34>
 8001194:	2096      	movs	r0, #150	@ 0x96
 8001196:	1a82      	subs	r2, r0, r2
 8001198:	40d1      	lsrs	r1, r2
 800119a:	4248      	negs	r0, r1
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1f3      	bne.n	8001188 <__aeabi_f2iz+0x18>
 80011a0:	0008      	movs	r0, r1
 80011a2:	e7f1      	b.n	8001188 <__aeabi_f2iz+0x18>
 80011a4:	3a96      	subs	r2, #150	@ 0x96
 80011a6:	4091      	lsls	r1, r2
 80011a8:	e7f7      	b.n	800119a <__aeabi_f2iz+0x2a>
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	7fffffff 	.word	0x7fffffff

080011b0 <__aeabi_ui2f>:
 80011b0:	b510      	push	{r4, lr}
 80011b2:	1e04      	subs	r4, r0, #0
 80011b4:	d00d      	beq.n	80011d2 <__aeabi_ui2f+0x22>
 80011b6:	f002 f863 	bl	8003280 <__clzsi2>
 80011ba:	239e      	movs	r3, #158	@ 0x9e
 80011bc:	1a1b      	subs	r3, r3, r0
 80011be:	2b96      	cmp	r3, #150	@ 0x96
 80011c0:	dc0c      	bgt.n	80011dc <__aeabi_ui2f+0x2c>
 80011c2:	2808      	cmp	r0, #8
 80011c4:	d034      	beq.n	8001230 <__aeabi_ui2f+0x80>
 80011c6:	3808      	subs	r0, #8
 80011c8:	4084      	lsls	r4, r0
 80011ca:	0264      	lsls	r4, r4, #9
 80011cc:	0a64      	lsrs	r4, r4, #9
 80011ce:	b2d8      	uxtb	r0, r3
 80011d0:	e001      	b.n	80011d6 <__aeabi_ui2f+0x26>
 80011d2:	2000      	movs	r0, #0
 80011d4:	2400      	movs	r4, #0
 80011d6:	05c0      	lsls	r0, r0, #23
 80011d8:	4320      	orrs	r0, r4
 80011da:	bd10      	pop	{r4, pc}
 80011dc:	2b99      	cmp	r3, #153	@ 0x99
 80011de:	dc13      	bgt.n	8001208 <__aeabi_ui2f+0x58>
 80011e0:	1f42      	subs	r2, r0, #5
 80011e2:	4094      	lsls	r4, r2
 80011e4:	4a14      	ldr	r2, [pc, #80]	@ (8001238 <__aeabi_ui2f+0x88>)
 80011e6:	4022      	ands	r2, r4
 80011e8:	0761      	lsls	r1, r4, #29
 80011ea:	d01c      	beq.n	8001226 <__aeabi_ui2f+0x76>
 80011ec:	210f      	movs	r1, #15
 80011ee:	4021      	ands	r1, r4
 80011f0:	2904      	cmp	r1, #4
 80011f2:	d018      	beq.n	8001226 <__aeabi_ui2f+0x76>
 80011f4:	3204      	adds	r2, #4
 80011f6:	08d4      	lsrs	r4, r2, #3
 80011f8:	0152      	lsls	r2, r2, #5
 80011fa:	d515      	bpl.n	8001228 <__aeabi_ui2f+0x78>
 80011fc:	239f      	movs	r3, #159	@ 0x9f
 80011fe:	0264      	lsls	r4, r4, #9
 8001200:	1a18      	subs	r0, r3, r0
 8001202:	0a64      	lsrs	r4, r4, #9
 8001204:	b2c0      	uxtb	r0, r0
 8001206:	e7e6      	b.n	80011d6 <__aeabi_ui2f+0x26>
 8001208:	0002      	movs	r2, r0
 800120a:	0021      	movs	r1, r4
 800120c:	321b      	adds	r2, #27
 800120e:	4091      	lsls	r1, r2
 8001210:	000a      	movs	r2, r1
 8001212:	1e51      	subs	r1, r2, #1
 8001214:	418a      	sbcs	r2, r1
 8001216:	2105      	movs	r1, #5
 8001218:	1a09      	subs	r1, r1, r0
 800121a:	40cc      	lsrs	r4, r1
 800121c:	4314      	orrs	r4, r2
 800121e:	4a06      	ldr	r2, [pc, #24]	@ (8001238 <__aeabi_ui2f+0x88>)
 8001220:	4022      	ands	r2, r4
 8001222:	0761      	lsls	r1, r4, #29
 8001224:	d1e2      	bne.n	80011ec <__aeabi_ui2f+0x3c>
 8001226:	08d4      	lsrs	r4, r2, #3
 8001228:	0264      	lsls	r4, r4, #9
 800122a:	0a64      	lsrs	r4, r4, #9
 800122c:	b2d8      	uxtb	r0, r3
 800122e:	e7d2      	b.n	80011d6 <__aeabi_ui2f+0x26>
 8001230:	0264      	lsls	r4, r4, #9
 8001232:	0a64      	lsrs	r4, r4, #9
 8001234:	308e      	adds	r0, #142	@ 0x8e
 8001236:	e7ce      	b.n	80011d6 <__aeabi_ui2f+0x26>
 8001238:	fbffffff 	.word	0xfbffffff

0800123c <__aeabi_dadd>:
 800123c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800123e:	464f      	mov	r7, r9
 8001240:	4646      	mov	r6, r8
 8001242:	46d6      	mov	lr, sl
 8001244:	b5c0      	push	{r6, r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	9000      	str	r0, [sp, #0]
 800124a:	9101      	str	r1, [sp, #4]
 800124c:	030e      	lsls	r6, r1, #12
 800124e:	004c      	lsls	r4, r1, #1
 8001250:	0fcd      	lsrs	r5, r1, #31
 8001252:	0a71      	lsrs	r1, r6, #9
 8001254:	9e00      	ldr	r6, [sp, #0]
 8001256:	005f      	lsls	r7, r3, #1
 8001258:	0f76      	lsrs	r6, r6, #29
 800125a:	430e      	orrs	r6, r1
 800125c:	9900      	ldr	r1, [sp, #0]
 800125e:	9200      	str	r2, [sp, #0]
 8001260:	9301      	str	r3, [sp, #4]
 8001262:	00c9      	lsls	r1, r1, #3
 8001264:	4689      	mov	r9, r1
 8001266:	0319      	lsls	r1, r3, #12
 8001268:	0d7b      	lsrs	r3, r7, #21
 800126a:	4698      	mov	r8, r3
 800126c:	9b01      	ldr	r3, [sp, #4]
 800126e:	0a49      	lsrs	r1, r1, #9
 8001270:	0fdb      	lsrs	r3, r3, #31
 8001272:	469c      	mov	ip, r3
 8001274:	9b00      	ldr	r3, [sp, #0]
 8001276:	9a00      	ldr	r2, [sp, #0]
 8001278:	0f5b      	lsrs	r3, r3, #29
 800127a:	430b      	orrs	r3, r1
 800127c:	4641      	mov	r1, r8
 800127e:	0d64      	lsrs	r4, r4, #21
 8001280:	00d2      	lsls	r2, r2, #3
 8001282:	1a61      	subs	r1, r4, r1
 8001284:	4565      	cmp	r5, ip
 8001286:	d100      	bne.n	800128a <__aeabi_dadd+0x4e>
 8001288:	e0a6      	b.n	80013d8 <__aeabi_dadd+0x19c>
 800128a:	2900      	cmp	r1, #0
 800128c:	dd72      	ble.n	8001374 <__aeabi_dadd+0x138>
 800128e:	4647      	mov	r7, r8
 8001290:	2f00      	cmp	r7, #0
 8001292:	d100      	bne.n	8001296 <__aeabi_dadd+0x5a>
 8001294:	e0dd      	b.n	8001452 <__aeabi_dadd+0x216>
 8001296:	4fcc      	ldr	r7, [pc, #816]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001298:	42bc      	cmp	r4, r7
 800129a:	d100      	bne.n	800129e <__aeabi_dadd+0x62>
 800129c:	e19a      	b.n	80015d4 <__aeabi_dadd+0x398>
 800129e:	2701      	movs	r7, #1
 80012a0:	2938      	cmp	r1, #56	@ 0x38
 80012a2:	dc17      	bgt.n	80012d4 <__aeabi_dadd+0x98>
 80012a4:	2780      	movs	r7, #128	@ 0x80
 80012a6:	043f      	lsls	r7, r7, #16
 80012a8:	433b      	orrs	r3, r7
 80012aa:	291f      	cmp	r1, #31
 80012ac:	dd00      	ble.n	80012b0 <__aeabi_dadd+0x74>
 80012ae:	e1dd      	b.n	800166c <__aeabi_dadd+0x430>
 80012b0:	2720      	movs	r7, #32
 80012b2:	1a78      	subs	r0, r7, r1
 80012b4:	001f      	movs	r7, r3
 80012b6:	4087      	lsls	r7, r0
 80012b8:	46ba      	mov	sl, r7
 80012ba:	0017      	movs	r7, r2
 80012bc:	40cf      	lsrs	r7, r1
 80012be:	4684      	mov	ip, r0
 80012c0:	0038      	movs	r0, r7
 80012c2:	4657      	mov	r7, sl
 80012c4:	4307      	orrs	r7, r0
 80012c6:	4660      	mov	r0, ip
 80012c8:	4082      	lsls	r2, r0
 80012ca:	40cb      	lsrs	r3, r1
 80012cc:	1e50      	subs	r0, r2, #1
 80012ce:	4182      	sbcs	r2, r0
 80012d0:	1af6      	subs	r6, r6, r3
 80012d2:	4317      	orrs	r7, r2
 80012d4:	464b      	mov	r3, r9
 80012d6:	1bdf      	subs	r7, r3, r7
 80012d8:	45b9      	cmp	r9, r7
 80012da:	4180      	sbcs	r0, r0
 80012dc:	4240      	negs	r0, r0
 80012de:	1a36      	subs	r6, r6, r0
 80012e0:	0233      	lsls	r3, r6, #8
 80012e2:	d400      	bmi.n	80012e6 <__aeabi_dadd+0xaa>
 80012e4:	e0ff      	b.n	80014e6 <__aeabi_dadd+0x2aa>
 80012e6:	0276      	lsls	r6, r6, #9
 80012e8:	0a76      	lsrs	r6, r6, #9
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d100      	bne.n	80012f0 <__aeabi_dadd+0xb4>
 80012ee:	e13c      	b.n	800156a <__aeabi_dadd+0x32e>
 80012f0:	0030      	movs	r0, r6
 80012f2:	f001 ffc5 	bl	8003280 <__clzsi2>
 80012f6:	0003      	movs	r3, r0
 80012f8:	3b08      	subs	r3, #8
 80012fa:	2120      	movs	r1, #32
 80012fc:	0038      	movs	r0, r7
 80012fe:	1aca      	subs	r2, r1, r3
 8001300:	40d0      	lsrs	r0, r2
 8001302:	409e      	lsls	r6, r3
 8001304:	0002      	movs	r2, r0
 8001306:	409f      	lsls	r7, r3
 8001308:	4332      	orrs	r2, r6
 800130a:	429c      	cmp	r4, r3
 800130c:	dd00      	ble.n	8001310 <__aeabi_dadd+0xd4>
 800130e:	e1a6      	b.n	800165e <__aeabi_dadd+0x422>
 8001310:	1b18      	subs	r0, r3, r4
 8001312:	3001      	adds	r0, #1
 8001314:	1a09      	subs	r1, r1, r0
 8001316:	003e      	movs	r6, r7
 8001318:	408f      	lsls	r7, r1
 800131a:	40c6      	lsrs	r6, r0
 800131c:	1e7b      	subs	r3, r7, #1
 800131e:	419f      	sbcs	r7, r3
 8001320:	0013      	movs	r3, r2
 8001322:	408b      	lsls	r3, r1
 8001324:	4337      	orrs	r7, r6
 8001326:	431f      	orrs	r7, r3
 8001328:	40c2      	lsrs	r2, r0
 800132a:	003b      	movs	r3, r7
 800132c:	0016      	movs	r6, r2
 800132e:	2400      	movs	r4, #0
 8001330:	4313      	orrs	r3, r2
 8001332:	d100      	bne.n	8001336 <__aeabi_dadd+0xfa>
 8001334:	e1df      	b.n	80016f6 <__aeabi_dadd+0x4ba>
 8001336:	077b      	lsls	r3, r7, #29
 8001338:	d100      	bne.n	800133c <__aeabi_dadd+0x100>
 800133a:	e332      	b.n	80019a2 <__aeabi_dadd+0x766>
 800133c:	230f      	movs	r3, #15
 800133e:	003a      	movs	r2, r7
 8001340:	403b      	ands	r3, r7
 8001342:	2b04      	cmp	r3, #4
 8001344:	d004      	beq.n	8001350 <__aeabi_dadd+0x114>
 8001346:	1d3a      	adds	r2, r7, #4
 8001348:	42ba      	cmp	r2, r7
 800134a:	41bf      	sbcs	r7, r7
 800134c:	427f      	negs	r7, r7
 800134e:	19f6      	adds	r6, r6, r7
 8001350:	0233      	lsls	r3, r6, #8
 8001352:	d400      	bmi.n	8001356 <__aeabi_dadd+0x11a>
 8001354:	e323      	b.n	800199e <__aeabi_dadd+0x762>
 8001356:	4b9c      	ldr	r3, [pc, #624]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001358:	3401      	adds	r4, #1
 800135a:	429c      	cmp	r4, r3
 800135c:	d100      	bne.n	8001360 <__aeabi_dadd+0x124>
 800135e:	e0b4      	b.n	80014ca <__aeabi_dadd+0x28e>
 8001360:	4b9a      	ldr	r3, [pc, #616]	@ (80015cc <__aeabi_dadd+0x390>)
 8001362:	0564      	lsls	r4, r4, #21
 8001364:	401e      	ands	r6, r3
 8001366:	0d64      	lsrs	r4, r4, #21
 8001368:	0777      	lsls	r7, r6, #29
 800136a:	08d2      	lsrs	r2, r2, #3
 800136c:	0276      	lsls	r6, r6, #9
 800136e:	4317      	orrs	r7, r2
 8001370:	0b36      	lsrs	r6, r6, #12
 8001372:	e0ac      	b.n	80014ce <__aeabi_dadd+0x292>
 8001374:	2900      	cmp	r1, #0
 8001376:	d100      	bne.n	800137a <__aeabi_dadd+0x13e>
 8001378:	e07e      	b.n	8001478 <__aeabi_dadd+0x23c>
 800137a:	4641      	mov	r1, r8
 800137c:	1b09      	subs	r1, r1, r4
 800137e:	2c00      	cmp	r4, #0
 8001380:	d000      	beq.n	8001384 <__aeabi_dadd+0x148>
 8001382:	e160      	b.n	8001646 <__aeabi_dadd+0x40a>
 8001384:	0034      	movs	r4, r6
 8001386:	4648      	mov	r0, r9
 8001388:	4304      	orrs	r4, r0
 800138a:	d100      	bne.n	800138e <__aeabi_dadd+0x152>
 800138c:	e1c9      	b.n	8001722 <__aeabi_dadd+0x4e6>
 800138e:	1e4c      	subs	r4, r1, #1
 8001390:	2901      	cmp	r1, #1
 8001392:	d100      	bne.n	8001396 <__aeabi_dadd+0x15a>
 8001394:	e22e      	b.n	80017f4 <__aeabi_dadd+0x5b8>
 8001396:	4d8c      	ldr	r5, [pc, #560]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001398:	42a9      	cmp	r1, r5
 800139a:	d100      	bne.n	800139e <__aeabi_dadd+0x162>
 800139c:	e224      	b.n	80017e8 <__aeabi_dadd+0x5ac>
 800139e:	2701      	movs	r7, #1
 80013a0:	2c38      	cmp	r4, #56	@ 0x38
 80013a2:	dc11      	bgt.n	80013c8 <__aeabi_dadd+0x18c>
 80013a4:	0021      	movs	r1, r4
 80013a6:	291f      	cmp	r1, #31
 80013a8:	dd00      	ble.n	80013ac <__aeabi_dadd+0x170>
 80013aa:	e20b      	b.n	80017c4 <__aeabi_dadd+0x588>
 80013ac:	2420      	movs	r4, #32
 80013ae:	0037      	movs	r7, r6
 80013b0:	4648      	mov	r0, r9
 80013b2:	1a64      	subs	r4, r4, r1
 80013b4:	40a7      	lsls	r7, r4
 80013b6:	40c8      	lsrs	r0, r1
 80013b8:	4307      	orrs	r7, r0
 80013ba:	4648      	mov	r0, r9
 80013bc:	40a0      	lsls	r0, r4
 80013be:	40ce      	lsrs	r6, r1
 80013c0:	1e44      	subs	r4, r0, #1
 80013c2:	41a0      	sbcs	r0, r4
 80013c4:	1b9b      	subs	r3, r3, r6
 80013c6:	4307      	orrs	r7, r0
 80013c8:	1bd7      	subs	r7, r2, r7
 80013ca:	42ba      	cmp	r2, r7
 80013cc:	4192      	sbcs	r2, r2
 80013ce:	4252      	negs	r2, r2
 80013d0:	4665      	mov	r5, ip
 80013d2:	4644      	mov	r4, r8
 80013d4:	1a9e      	subs	r6, r3, r2
 80013d6:	e783      	b.n	80012e0 <__aeabi_dadd+0xa4>
 80013d8:	2900      	cmp	r1, #0
 80013da:	dc00      	bgt.n	80013de <__aeabi_dadd+0x1a2>
 80013dc:	e09c      	b.n	8001518 <__aeabi_dadd+0x2dc>
 80013de:	4647      	mov	r7, r8
 80013e0:	2f00      	cmp	r7, #0
 80013e2:	d167      	bne.n	80014b4 <__aeabi_dadd+0x278>
 80013e4:	001f      	movs	r7, r3
 80013e6:	4317      	orrs	r7, r2
 80013e8:	d100      	bne.n	80013ec <__aeabi_dadd+0x1b0>
 80013ea:	e0e4      	b.n	80015b6 <__aeabi_dadd+0x37a>
 80013ec:	1e48      	subs	r0, r1, #1
 80013ee:	2901      	cmp	r1, #1
 80013f0:	d100      	bne.n	80013f4 <__aeabi_dadd+0x1b8>
 80013f2:	e19b      	b.n	800172c <__aeabi_dadd+0x4f0>
 80013f4:	4f74      	ldr	r7, [pc, #464]	@ (80015c8 <__aeabi_dadd+0x38c>)
 80013f6:	42b9      	cmp	r1, r7
 80013f8:	d100      	bne.n	80013fc <__aeabi_dadd+0x1c0>
 80013fa:	e0eb      	b.n	80015d4 <__aeabi_dadd+0x398>
 80013fc:	2701      	movs	r7, #1
 80013fe:	0001      	movs	r1, r0
 8001400:	2838      	cmp	r0, #56	@ 0x38
 8001402:	dc11      	bgt.n	8001428 <__aeabi_dadd+0x1ec>
 8001404:	291f      	cmp	r1, #31
 8001406:	dd00      	ble.n	800140a <__aeabi_dadd+0x1ce>
 8001408:	e1c7      	b.n	800179a <__aeabi_dadd+0x55e>
 800140a:	2720      	movs	r7, #32
 800140c:	1a78      	subs	r0, r7, r1
 800140e:	001f      	movs	r7, r3
 8001410:	4684      	mov	ip, r0
 8001412:	4087      	lsls	r7, r0
 8001414:	0010      	movs	r0, r2
 8001416:	40c8      	lsrs	r0, r1
 8001418:	4307      	orrs	r7, r0
 800141a:	4660      	mov	r0, ip
 800141c:	4082      	lsls	r2, r0
 800141e:	40cb      	lsrs	r3, r1
 8001420:	1e50      	subs	r0, r2, #1
 8001422:	4182      	sbcs	r2, r0
 8001424:	18f6      	adds	r6, r6, r3
 8001426:	4317      	orrs	r7, r2
 8001428:	444f      	add	r7, r9
 800142a:	454f      	cmp	r7, r9
 800142c:	4180      	sbcs	r0, r0
 800142e:	4240      	negs	r0, r0
 8001430:	1836      	adds	r6, r6, r0
 8001432:	0233      	lsls	r3, r6, #8
 8001434:	d557      	bpl.n	80014e6 <__aeabi_dadd+0x2aa>
 8001436:	4b64      	ldr	r3, [pc, #400]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001438:	3401      	adds	r4, #1
 800143a:	429c      	cmp	r4, r3
 800143c:	d045      	beq.n	80014ca <__aeabi_dadd+0x28e>
 800143e:	2101      	movs	r1, #1
 8001440:	4b62      	ldr	r3, [pc, #392]	@ (80015cc <__aeabi_dadd+0x390>)
 8001442:	087a      	lsrs	r2, r7, #1
 8001444:	401e      	ands	r6, r3
 8001446:	4039      	ands	r1, r7
 8001448:	430a      	orrs	r2, r1
 800144a:	07f7      	lsls	r7, r6, #31
 800144c:	4317      	orrs	r7, r2
 800144e:	0876      	lsrs	r6, r6, #1
 8001450:	e771      	b.n	8001336 <__aeabi_dadd+0xfa>
 8001452:	001f      	movs	r7, r3
 8001454:	4317      	orrs	r7, r2
 8001456:	d100      	bne.n	800145a <__aeabi_dadd+0x21e>
 8001458:	e0ad      	b.n	80015b6 <__aeabi_dadd+0x37a>
 800145a:	1e4f      	subs	r7, r1, #1
 800145c:	46bc      	mov	ip, r7
 800145e:	2901      	cmp	r1, #1
 8001460:	d100      	bne.n	8001464 <__aeabi_dadd+0x228>
 8001462:	e182      	b.n	800176a <__aeabi_dadd+0x52e>
 8001464:	4f58      	ldr	r7, [pc, #352]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001466:	42b9      	cmp	r1, r7
 8001468:	d100      	bne.n	800146c <__aeabi_dadd+0x230>
 800146a:	e190      	b.n	800178e <__aeabi_dadd+0x552>
 800146c:	4661      	mov	r1, ip
 800146e:	2701      	movs	r7, #1
 8001470:	2938      	cmp	r1, #56	@ 0x38
 8001472:	dd00      	ble.n	8001476 <__aeabi_dadd+0x23a>
 8001474:	e72e      	b.n	80012d4 <__aeabi_dadd+0x98>
 8001476:	e718      	b.n	80012aa <__aeabi_dadd+0x6e>
 8001478:	4f55      	ldr	r7, [pc, #340]	@ (80015d0 <__aeabi_dadd+0x394>)
 800147a:	1c61      	adds	r1, r4, #1
 800147c:	4239      	tst	r1, r7
 800147e:	d000      	beq.n	8001482 <__aeabi_dadd+0x246>
 8001480:	e0d0      	b.n	8001624 <__aeabi_dadd+0x3e8>
 8001482:	0031      	movs	r1, r6
 8001484:	4648      	mov	r0, r9
 8001486:	001f      	movs	r7, r3
 8001488:	4301      	orrs	r1, r0
 800148a:	4317      	orrs	r7, r2
 800148c:	2c00      	cmp	r4, #0
 800148e:	d000      	beq.n	8001492 <__aeabi_dadd+0x256>
 8001490:	e13d      	b.n	800170e <__aeabi_dadd+0x4d2>
 8001492:	2900      	cmp	r1, #0
 8001494:	d100      	bne.n	8001498 <__aeabi_dadd+0x25c>
 8001496:	e1bc      	b.n	8001812 <__aeabi_dadd+0x5d6>
 8001498:	2f00      	cmp	r7, #0
 800149a:	d000      	beq.n	800149e <__aeabi_dadd+0x262>
 800149c:	e1bf      	b.n	800181e <__aeabi_dadd+0x5e2>
 800149e:	464b      	mov	r3, r9
 80014a0:	2100      	movs	r1, #0
 80014a2:	08d8      	lsrs	r0, r3, #3
 80014a4:	0777      	lsls	r7, r6, #29
 80014a6:	4307      	orrs	r7, r0
 80014a8:	08f0      	lsrs	r0, r6, #3
 80014aa:	0306      	lsls	r6, r0, #12
 80014ac:	054c      	lsls	r4, r1, #21
 80014ae:	0b36      	lsrs	r6, r6, #12
 80014b0:	0d64      	lsrs	r4, r4, #21
 80014b2:	e00c      	b.n	80014ce <__aeabi_dadd+0x292>
 80014b4:	4f44      	ldr	r7, [pc, #272]	@ (80015c8 <__aeabi_dadd+0x38c>)
 80014b6:	42bc      	cmp	r4, r7
 80014b8:	d100      	bne.n	80014bc <__aeabi_dadd+0x280>
 80014ba:	e08b      	b.n	80015d4 <__aeabi_dadd+0x398>
 80014bc:	2701      	movs	r7, #1
 80014be:	2938      	cmp	r1, #56	@ 0x38
 80014c0:	dcb2      	bgt.n	8001428 <__aeabi_dadd+0x1ec>
 80014c2:	2780      	movs	r7, #128	@ 0x80
 80014c4:	043f      	lsls	r7, r7, #16
 80014c6:	433b      	orrs	r3, r7
 80014c8:	e79c      	b.n	8001404 <__aeabi_dadd+0x1c8>
 80014ca:	2600      	movs	r6, #0
 80014cc:	2700      	movs	r7, #0
 80014ce:	0524      	lsls	r4, r4, #20
 80014d0:	4334      	orrs	r4, r6
 80014d2:	07ed      	lsls	r5, r5, #31
 80014d4:	432c      	orrs	r4, r5
 80014d6:	0038      	movs	r0, r7
 80014d8:	0021      	movs	r1, r4
 80014da:	b002      	add	sp, #8
 80014dc:	bce0      	pop	{r5, r6, r7}
 80014de:	46ba      	mov	sl, r7
 80014e0:	46b1      	mov	r9, r6
 80014e2:	46a8      	mov	r8, r5
 80014e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e6:	077b      	lsls	r3, r7, #29
 80014e8:	d004      	beq.n	80014f4 <__aeabi_dadd+0x2b8>
 80014ea:	230f      	movs	r3, #15
 80014ec:	403b      	ands	r3, r7
 80014ee:	2b04      	cmp	r3, #4
 80014f0:	d000      	beq.n	80014f4 <__aeabi_dadd+0x2b8>
 80014f2:	e728      	b.n	8001346 <__aeabi_dadd+0x10a>
 80014f4:	08f8      	lsrs	r0, r7, #3
 80014f6:	4b34      	ldr	r3, [pc, #208]	@ (80015c8 <__aeabi_dadd+0x38c>)
 80014f8:	0777      	lsls	r7, r6, #29
 80014fa:	4307      	orrs	r7, r0
 80014fc:	08f0      	lsrs	r0, r6, #3
 80014fe:	429c      	cmp	r4, r3
 8001500:	d000      	beq.n	8001504 <__aeabi_dadd+0x2c8>
 8001502:	e24a      	b.n	800199a <__aeabi_dadd+0x75e>
 8001504:	003b      	movs	r3, r7
 8001506:	4303      	orrs	r3, r0
 8001508:	d059      	beq.n	80015be <__aeabi_dadd+0x382>
 800150a:	2680      	movs	r6, #128	@ 0x80
 800150c:	0336      	lsls	r6, r6, #12
 800150e:	4306      	orrs	r6, r0
 8001510:	0336      	lsls	r6, r6, #12
 8001512:	4c2d      	ldr	r4, [pc, #180]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001514:	0b36      	lsrs	r6, r6, #12
 8001516:	e7da      	b.n	80014ce <__aeabi_dadd+0x292>
 8001518:	2900      	cmp	r1, #0
 800151a:	d061      	beq.n	80015e0 <__aeabi_dadd+0x3a4>
 800151c:	4641      	mov	r1, r8
 800151e:	1b09      	subs	r1, r1, r4
 8001520:	2c00      	cmp	r4, #0
 8001522:	d100      	bne.n	8001526 <__aeabi_dadd+0x2ea>
 8001524:	e0b9      	b.n	800169a <__aeabi_dadd+0x45e>
 8001526:	4c28      	ldr	r4, [pc, #160]	@ (80015c8 <__aeabi_dadd+0x38c>)
 8001528:	45a0      	cmp	r8, r4
 800152a:	d100      	bne.n	800152e <__aeabi_dadd+0x2f2>
 800152c:	e1a5      	b.n	800187a <__aeabi_dadd+0x63e>
 800152e:	2701      	movs	r7, #1
 8001530:	2938      	cmp	r1, #56	@ 0x38
 8001532:	dc13      	bgt.n	800155c <__aeabi_dadd+0x320>
 8001534:	2480      	movs	r4, #128	@ 0x80
 8001536:	0424      	lsls	r4, r4, #16
 8001538:	4326      	orrs	r6, r4
 800153a:	291f      	cmp	r1, #31
 800153c:	dd00      	ble.n	8001540 <__aeabi_dadd+0x304>
 800153e:	e1c8      	b.n	80018d2 <__aeabi_dadd+0x696>
 8001540:	2420      	movs	r4, #32
 8001542:	0037      	movs	r7, r6
 8001544:	4648      	mov	r0, r9
 8001546:	1a64      	subs	r4, r4, r1
 8001548:	40a7      	lsls	r7, r4
 800154a:	40c8      	lsrs	r0, r1
 800154c:	4307      	orrs	r7, r0
 800154e:	4648      	mov	r0, r9
 8001550:	40a0      	lsls	r0, r4
 8001552:	40ce      	lsrs	r6, r1
 8001554:	1e44      	subs	r4, r0, #1
 8001556:	41a0      	sbcs	r0, r4
 8001558:	199b      	adds	r3, r3, r6
 800155a:	4307      	orrs	r7, r0
 800155c:	18bf      	adds	r7, r7, r2
 800155e:	4297      	cmp	r7, r2
 8001560:	4192      	sbcs	r2, r2
 8001562:	4252      	negs	r2, r2
 8001564:	4644      	mov	r4, r8
 8001566:	18d6      	adds	r6, r2, r3
 8001568:	e763      	b.n	8001432 <__aeabi_dadd+0x1f6>
 800156a:	0038      	movs	r0, r7
 800156c:	f001 fe88 	bl	8003280 <__clzsi2>
 8001570:	0003      	movs	r3, r0
 8001572:	3318      	adds	r3, #24
 8001574:	2b1f      	cmp	r3, #31
 8001576:	dc00      	bgt.n	800157a <__aeabi_dadd+0x33e>
 8001578:	e6bf      	b.n	80012fa <__aeabi_dadd+0xbe>
 800157a:	003a      	movs	r2, r7
 800157c:	3808      	subs	r0, #8
 800157e:	4082      	lsls	r2, r0
 8001580:	429c      	cmp	r4, r3
 8001582:	dd00      	ble.n	8001586 <__aeabi_dadd+0x34a>
 8001584:	e083      	b.n	800168e <__aeabi_dadd+0x452>
 8001586:	1b1b      	subs	r3, r3, r4
 8001588:	1c58      	adds	r0, r3, #1
 800158a:	281f      	cmp	r0, #31
 800158c:	dc00      	bgt.n	8001590 <__aeabi_dadd+0x354>
 800158e:	e1b4      	b.n	80018fa <__aeabi_dadd+0x6be>
 8001590:	0017      	movs	r7, r2
 8001592:	3b1f      	subs	r3, #31
 8001594:	40df      	lsrs	r7, r3
 8001596:	2820      	cmp	r0, #32
 8001598:	d005      	beq.n	80015a6 <__aeabi_dadd+0x36a>
 800159a:	2340      	movs	r3, #64	@ 0x40
 800159c:	1a1b      	subs	r3, r3, r0
 800159e:	409a      	lsls	r2, r3
 80015a0:	1e53      	subs	r3, r2, #1
 80015a2:	419a      	sbcs	r2, r3
 80015a4:	4317      	orrs	r7, r2
 80015a6:	2400      	movs	r4, #0
 80015a8:	2f00      	cmp	r7, #0
 80015aa:	d00a      	beq.n	80015c2 <__aeabi_dadd+0x386>
 80015ac:	077b      	lsls	r3, r7, #29
 80015ae:	d000      	beq.n	80015b2 <__aeabi_dadd+0x376>
 80015b0:	e6c4      	b.n	800133c <__aeabi_dadd+0x100>
 80015b2:	0026      	movs	r6, r4
 80015b4:	e79e      	b.n	80014f4 <__aeabi_dadd+0x2b8>
 80015b6:	464b      	mov	r3, r9
 80015b8:	000c      	movs	r4, r1
 80015ba:	08d8      	lsrs	r0, r3, #3
 80015bc:	e79b      	b.n	80014f6 <__aeabi_dadd+0x2ba>
 80015be:	2700      	movs	r7, #0
 80015c0:	4c01      	ldr	r4, [pc, #4]	@ (80015c8 <__aeabi_dadd+0x38c>)
 80015c2:	2600      	movs	r6, #0
 80015c4:	e783      	b.n	80014ce <__aeabi_dadd+0x292>
 80015c6:	46c0      	nop			@ (mov r8, r8)
 80015c8:	000007ff 	.word	0x000007ff
 80015cc:	ff7fffff 	.word	0xff7fffff
 80015d0:	000007fe 	.word	0x000007fe
 80015d4:	464b      	mov	r3, r9
 80015d6:	0777      	lsls	r7, r6, #29
 80015d8:	08d8      	lsrs	r0, r3, #3
 80015da:	4307      	orrs	r7, r0
 80015dc:	08f0      	lsrs	r0, r6, #3
 80015de:	e791      	b.n	8001504 <__aeabi_dadd+0x2c8>
 80015e0:	4fcd      	ldr	r7, [pc, #820]	@ (8001918 <__aeabi_dadd+0x6dc>)
 80015e2:	1c61      	adds	r1, r4, #1
 80015e4:	4239      	tst	r1, r7
 80015e6:	d16b      	bne.n	80016c0 <__aeabi_dadd+0x484>
 80015e8:	0031      	movs	r1, r6
 80015ea:	4648      	mov	r0, r9
 80015ec:	4301      	orrs	r1, r0
 80015ee:	2c00      	cmp	r4, #0
 80015f0:	d000      	beq.n	80015f4 <__aeabi_dadd+0x3b8>
 80015f2:	e14b      	b.n	800188c <__aeabi_dadd+0x650>
 80015f4:	001f      	movs	r7, r3
 80015f6:	4317      	orrs	r7, r2
 80015f8:	2900      	cmp	r1, #0
 80015fa:	d100      	bne.n	80015fe <__aeabi_dadd+0x3c2>
 80015fc:	e181      	b.n	8001902 <__aeabi_dadd+0x6c6>
 80015fe:	2f00      	cmp	r7, #0
 8001600:	d100      	bne.n	8001604 <__aeabi_dadd+0x3c8>
 8001602:	e74c      	b.n	800149e <__aeabi_dadd+0x262>
 8001604:	444a      	add	r2, r9
 8001606:	454a      	cmp	r2, r9
 8001608:	4180      	sbcs	r0, r0
 800160a:	18f6      	adds	r6, r6, r3
 800160c:	4240      	negs	r0, r0
 800160e:	1836      	adds	r6, r6, r0
 8001610:	0233      	lsls	r3, r6, #8
 8001612:	d500      	bpl.n	8001616 <__aeabi_dadd+0x3da>
 8001614:	e1b0      	b.n	8001978 <__aeabi_dadd+0x73c>
 8001616:	0017      	movs	r7, r2
 8001618:	4691      	mov	r9, r2
 800161a:	4337      	orrs	r7, r6
 800161c:	d000      	beq.n	8001620 <__aeabi_dadd+0x3e4>
 800161e:	e73e      	b.n	800149e <__aeabi_dadd+0x262>
 8001620:	2600      	movs	r6, #0
 8001622:	e754      	b.n	80014ce <__aeabi_dadd+0x292>
 8001624:	4649      	mov	r1, r9
 8001626:	1a89      	subs	r1, r1, r2
 8001628:	4688      	mov	r8, r1
 800162a:	45c1      	cmp	r9, r8
 800162c:	41bf      	sbcs	r7, r7
 800162e:	1af1      	subs	r1, r6, r3
 8001630:	427f      	negs	r7, r7
 8001632:	1bc9      	subs	r1, r1, r7
 8001634:	020f      	lsls	r7, r1, #8
 8001636:	d461      	bmi.n	80016fc <__aeabi_dadd+0x4c0>
 8001638:	4647      	mov	r7, r8
 800163a:	430f      	orrs	r7, r1
 800163c:	d100      	bne.n	8001640 <__aeabi_dadd+0x404>
 800163e:	e0bd      	b.n	80017bc <__aeabi_dadd+0x580>
 8001640:	000e      	movs	r6, r1
 8001642:	4647      	mov	r7, r8
 8001644:	e651      	b.n	80012ea <__aeabi_dadd+0xae>
 8001646:	4cb5      	ldr	r4, [pc, #724]	@ (800191c <__aeabi_dadd+0x6e0>)
 8001648:	45a0      	cmp	r8, r4
 800164a:	d100      	bne.n	800164e <__aeabi_dadd+0x412>
 800164c:	e100      	b.n	8001850 <__aeabi_dadd+0x614>
 800164e:	2701      	movs	r7, #1
 8001650:	2938      	cmp	r1, #56	@ 0x38
 8001652:	dd00      	ble.n	8001656 <__aeabi_dadd+0x41a>
 8001654:	e6b8      	b.n	80013c8 <__aeabi_dadd+0x18c>
 8001656:	2480      	movs	r4, #128	@ 0x80
 8001658:	0424      	lsls	r4, r4, #16
 800165a:	4326      	orrs	r6, r4
 800165c:	e6a3      	b.n	80013a6 <__aeabi_dadd+0x16a>
 800165e:	4eb0      	ldr	r6, [pc, #704]	@ (8001920 <__aeabi_dadd+0x6e4>)
 8001660:	1ae4      	subs	r4, r4, r3
 8001662:	4016      	ands	r6, r2
 8001664:	077b      	lsls	r3, r7, #29
 8001666:	d000      	beq.n	800166a <__aeabi_dadd+0x42e>
 8001668:	e73f      	b.n	80014ea <__aeabi_dadd+0x2ae>
 800166a:	e743      	b.n	80014f4 <__aeabi_dadd+0x2b8>
 800166c:	000f      	movs	r7, r1
 800166e:	0018      	movs	r0, r3
 8001670:	3f20      	subs	r7, #32
 8001672:	40f8      	lsrs	r0, r7
 8001674:	4684      	mov	ip, r0
 8001676:	2920      	cmp	r1, #32
 8001678:	d003      	beq.n	8001682 <__aeabi_dadd+0x446>
 800167a:	2740      	movs	r7, #64	@ 0x40
 800167c:	1a79      	subs	r1, r7, r1
 800167e:	408b      	lsls	r3, r1
 8001680:	431a      	orrs	r2, r3
 8001682:	1e53      	subs	r3, r2, #1
 8001684:	419a      	sbcs	r2, r3
 8001686:	4663      	mov	r3, ip
 8001688:	0017      	movs	r7, r2
 800168a:	431f      	orrs	r7, r3
 800168c:	e622      	b.n	80012d4 <__aeabi_dadd+0x98>
 800168e:	48a4      	ldr	r0, [pc, #656]	@ (8001920 <__aeabi_dadd+0x6e4>)
 8001690:	1ae1      	subs	r1, r4, r3
 8001692:	4010      	ands	r0, r2
 8001694:	0747      	lsls	r7, r0, #29
 8001696:	08c0      	lsrs	r0, r0, #3
 8001698:	e707      	b.n	80014aa <__aeabi_dadd+0x26e>
 800169a:	0034      	movs	r4, r6
 800169c:	4648      	mov	r0, r9
 800169e:	4304      	orrs	r4, r0
 80016a0:	d100      	bne.n	80016a4 <__aeabi_dadd+0x468>
 80016a2:	e0fa      	b.n	800189a <__aeabi_dadd+0x65e>
 80016a4:	1e4c      	subs	r4, r1, #1
 80016a6:	2901      	cmp	r1, #1
 80016a8:	d100      	bne.n	80016ac <__aeabi_dadd+0x470>
 80016aa:	e0d7      	b.n	800185c <__aeabi_dadd+0x620>
 80016ac:	4f9b      	ldr	r7, [pc, #620]	@ (800191c <__aeabi_dadd+0x6e0>)
 80016ae:	42b9      	cmp	r1, r7
 80016b0:	d100      	bne.n	80016b4 <__aeabi_dadd+0x478>
 80016b2:	e0e2      	b.n	800187a <__aeabi_dadd+0x63e>
 80016b4:	2701      	movs	r7, #1
 80016b6:	2c38      	cmp	r4, #56	@ 0x38
 80016b8:	dd00      	ble.n	80016bc <__aeabi_dadd+0x480>
 80016ba:	e74f      	b.n	800155c <__aeabi_dadd+0x320>
 80016bc:	0021      	movs	r1, r4
 80016be:	e73c      	b.n	800153a <__aeabi_dadd+0x2fe>
 80016c0:	4c96      	ldr	r4, [pc, #600]	@ (800191c <__aeabi_dadd+0x6e0>)
 80016c2:	42a1      	cmp	r1, r4
 80016c4:	d100      	bne.n	80016c8 <__aeabi_dadd+0x48c>
 80016c6:	e0dd      	b.n	8001884 <__aeabi_dadd+0x648>
 80016c8:	444a      	add	r2, r9
 80016ca:	454a      	cmp	r2, r9
 80016cc:	4180      	sbcs	r0, r0
 80016ce:	18f3      	adds	r3, r6, r3
 80016d0:	4240      	negs	r0, r0
 80016d2:	1818      	adds	r0, r3, r0
 80016d4:	07c7      	lsls	r7, r0, #31
 80016d6:	0852      	lsrs	r2, r2, #1
 80016d8:	4317      	orrs	r7, r2
 80016da:	0846      	lsrs	r6, r0, #1
 80016dc:	0752      	lsls	r2, r2, #29
 80016de:	d005      	beq.n	80016ec <__aeabi_dadd+0x4b0>
 80016e0:	220f      	movs	r2, #15
 80016e2:	000c      	movs	r4, r1
 80016e4:	403a      	ands	r2, r7
 80016e6:	2a04      	cmp	r2, #4
 80016e8:	d000      	beq.n	80016ec <__aeabi_dadd+0x4b0>
 80016ea:	e62c      	b.n	8001346 <__aeabi_dadd+0x10a>
 80016ec:	0776      	lsls	r6, r6, #29
 80016ee:	08ff      	lsrs	r7, r7, #3
 80016f0:	4337      	orrs	r7, r6
 80016f2:	0900      	lsrs	r0, r0, #4
 80016f4:	e6d9      	b.n	80014aa <__aeabi_dadd+0x26e>
 80016f6:	2700      	movs	r7, #0
 80016f8:	2600      	movs	r6, #0
 80016fa:	e6e8      	b.n	80014ce <__aeabi_dadd+0x292>
 80016fc:	4649      	mov	r1, r9
 80016fe:	1a57      	subs	r7, r2, r1
 8001700:	42ba      	cmp	r2, r7
 8001702:	4192      	sbcs	r2, r2
 8001704:	1b9e      	subs	r6, r3, r6
 8001706:	4252      	negs	r2, r2
 8001708:	4665      	mov	r5, ip
 800170a:	1ab6      	subs	r6, r6, r2
 800170c:	e5ed      	b.n	80012ea <__aeabi_dadd+0xae>
 800170e:	2900      	cmp	r1, #0
 8001710:	d000      	beq.n	8001714 <__aeabi_dadd+0x4d8>
 8001712:	e0c6      	b.n	80018a2 <__aeabi_dadd+0x666>
 8001714:	2f00      	cmp	r7, #0
 8001716:	d167      	bne.n	80017e8 <__aeabi_dadd+0x5ac>
 8001718:	2680      	movs	r6, #128	@ 0x80
 800171a:	2500      	movs	r5, #0
 800171c:	4c7f      	ldr	r4, [pc, #508]	@ (800191c <__aeabi_dadd+0x6e0>)
 800171e:	0336      	lsls	r6, r6, #12
 8001720:	e6d5      	b.n	80014ce <__aeabi_dadd+0x292>
 8001722:	4665      	mov	r5, ip
 8001724:	000c      	movs	r4, r1
 8001726:	001e      	movs	r6, r3
 8001728:	08d0      	lsrs	r0, r2, #3
 800172a:	e6e4      	b.n	80014f6 <__aeabi_dadd+0x2ba>
 800172c:	444a      	add	r2, r9
 800172e:	454a      	cmp	r2, r9
 8001730:	4180      	sbcs	r0, r0
 8001732:	18f3      	adds	r3, r6, r3
 8001734:	4240      	negs	r0, r0
 8001736:	1818      	adds	r0, r3, r0
 8001738:	0011      	movs	r1, r2
 800173a:	0203      	lsls	r3, r0, #8
 800173c:	d400      	bmi.n	8001740 <__aeabi_dadd+0x504>
 800173e:	e096      	b.n	800186e <__aeabi_dadd+0x632>
 8001740:	4b77      	ldr	r3, [pc, #476]	@ (8001920 <__aeabi_dadd+0x6e4>)
 8001742:	0849      	lsrs	r1, r1, #1
 8001744:	4018      	ands	r0, r3
 8001746:	07c3      	lsls	r3, r0, #31
 8001748:	430b      	orrs	r3, r1
 800174a:	0844      	lsrs	r4, r0, #1
 800174c:	0749      	lsls	r1, r1, #29
 800174e:	d100      	bne.n	8001752 <__aeabi_dadd+0x516>
 8001750:	e129      	b.n	80019a6 <__aeabi_dadd+0x76a>
 8001752:	220f      	movs	r2, #15
 8001754:	401a      	ands	r2, r3
 8001756:	2a04      	cmp	r2, #4
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x520>
 800175a:	e0ea      	b.n	8001932 <__aeabi_dadd+0x6f6>
 800175c:	1d1f      	adds	r7, r3, #4
 800175e:	429f      	cmp	r7, r3
 8001760:	41b6      	sbcs	r6, r6
 8001762:	4276      	negs	r6, r6
 8001764:	1936      	adds	r6, r6, r4
 8001766:	2402      	movs	r4, #2
 8001768:	e6c4      	b.n	80014f4 <__aeabi_dadd+0x2b8>
 800176a:	4649      	mov	r1, r9
 800176c:	1a8f      	subs	r7, r1, r2
 800176e:	45b9      	cmp	r9, r7
 8001770:	4180      	sbcs	r0, r0
 8001772:	1af6      	subs	r6, r6, r3
 8001774:	4240      	negs	r0, r0
 8001776:	1a36      	subs	r6, r6, r0
 8001778:	0233      	lsls	r3, r6, #8
 800177a:	d406      	bmi.n	800178a <__aeabi_dadd+0x54e>
 800177c:	0773      	lsls	r3, r6, #29
 800177e:	08ff      	lsrs	r7, r7, #3
 8001780:	2101      	movs	r1, #1
 8001782:	431f      	orrs	r7, r3
 8001784:	08f0      	lsrs	r0, r6, #3
 8001786:	e690      	b.n	80014aa <__aeabi_dadd+0x26e>
 8001788:	4665      	mov	r5, ip
 800178a:	2401      	movs	r4, #1
 800178c:	e5ab      	b.n	80012e6 <__aeabi_dadd+0xaa>
 800178e:	464b      	mov	r3, r9
 8001790:	0777      	lsls	r7, r6, #29
 8001792:	08d8      	lsrs	r0, r3, #3
 8001794:	4307      	orrs	r7, r0
 8001796:	08f0      	lsrs	r0, r6, #3
 8001798:	e6b4      	b.n	8001504 <__aeabi_dadd+0x2c8>
 800179a:	000f      	movs	r7, r1
 800179c:	0018      	movs	r0, r3
 800179e:	3f20      	subs	r7, #32
 80017a0:	40f8      	lsrs	r0, r7
 80017a2:	4684      	mov	ip, r0
 80017a4:	2920      	cmp	r1, #32
 80017a6:	d003      	beq.n	80017b0 <__aeabi_dadd+0x574>
 80017a8:	2740      	movs	r7, #64	@ 0x40
 80017aa:	1a79      	subs	r1, r7, r1
 80017ac:	408b      	lsls	r3, r1
 80017ae:	431a      	orrs	r2, r3
 80017b0:	1e53      	subs	r3, r2, #1
 80017b2:	419a      	sbcs	r2, r3
 80017b4:	4663      	mov	r3, ip
 80017b6:	0017      	movs	r7, r2
 80017b8:	431f      	orrs	r7, r3
 80017ba:	e635      	b.n	8001428 <__aeabi_dadd+0x1ec>
 80017bc:	2500      	movs	r5, #0
 80017be:	2400      	movs	r4, #0
 80017c0:	2600      	movs	r6, #0
 80017c2:	e684      	b.n	80014ce <__aeabi_dadd+0x292>
 80017c4:	000c      	movs	r4, r1
 80017c6:	0035      	movs	r5, r6
 80017c8:	3c20      	subs	r4, #32
 80017ca:	40e5      	lsrs	r5, r4
 80017cc:	2920      	cmp	r1, #32
 80017ce:	d005      	beq.n	80017dc <__aeabi_dadd+0x5a0>
 80017d0:	2440      	movs	r4, #64	@ 0x40
 80017d2:	1a61      	subs	r1, r4, r1
 80017d4:	408e      	lsls	r6, r1
 80017d6:	4649      	mov	r1, r9
 80017d8:	4331      	orrs	r1, r6
 80017da:	4689      	mov	r9, r1
 80017dc:	4648      	mov	r0, r9
 80017de:	1e41      	subs	r1, r0, #1
 80017e0:	4188      	sbcs	r0, r1
 80017e2:	0007      	movs	r7, r0
 80017e4:	432f      	orrs	r7, r5
 80017e6:	e5ef      	b.n	80013c8 <__aeabi_dadd+0x18c>
 80017e8:	08d2      	lsrs	r2, r2, #3
 80017ea:	075f      	lsls	r7, r3, #29
 80017ec:	4665      	mov	r5, ip
 80017ee:	4317      	orrs	r7, r2
 80017f0:	08d8      	lsrs	r0, r3, #3
 80017f2:	e687      	b.n	8001504 <__aeabi_dadd+0x2c8>
 80017f4:	1a17      	subs	r7, r2, r0
 80017f6:	42ba      	cmp	r2, r7
 80017f8:	4192      	sbcs	r2, r2
 80017fa:	1b9e      	subs	r6, r3, r6
 80017fc:	4252      	negs	r2, r2
 80017fe:	1ab6      	subs	r6, r6, r2
 8001800:	0233      	lsls	r3, r6, #8
 8001802:	d4c1      	bmi.n	8001788 <__aeabi_dadd+0x54c>
 8001804:	0773      	lsls	r3, r6, #29
 8001806:	08ff      	lsrs	r7, r7, #3
 8001808:	4665      	mov	r5, ip
 800180a:	2101      	movs	r1, #1
 800180c:	431f      	orrs	r7, r3
 800180e:	08f0      	lsrs	r0, r6, #3
 8001810:	e64b      	b.n	80014aa <__aeabi_dadd+0x26e>
 8001812:	2f00      	cmp	r7, #0
 8001814:	d07b      	beq.n	800190e <__aeabi_dadd+0x6d2>
 8001816:	4665      	mov	r5, ip
 8001818:	001e      	movs	r6, r3
 800181a:	4691      	mov	r9, r2
 800181c:	e63f      	b.n	800149e <__aeabi_dadd+0x262>
 800181e:	1a81      	subs	r1, r0, r2
 8001820:	4688      	mov	r8, r1
 8001822:	45c1      	cmp	r9, r8
 8001824:	41a4      	sbcs	r4, r4
 8001826:	1af1      	subs	r1, r6, r3
 8001828:	4264      	negs	r4, r4
 800182a:	1b09      	subs	r1, r1, r4
 800182c:	2480      	movs	r4, #128	@ 0x80
 800182e:	0424      	lsls	r4, r4, #16
 8001830:	4221      	tst	r1, r4
 8001832:	d077      	beq.n	8001924 <__aeabi_dadd+0x6e8>
 8001834:	1a10      	subs	r0, r2, r0
 8001836:	4282      	cmp	r2, r0
 8001838:	4192      	sbcs	r2, r2
 800183a:	0007      	movs	r7, r0
 800183c:	1b9e      	subs	r6, r3, r6
 800183e:	4252      	negs	r2, r2
 8001840:	1ab6      	subs	r6, r6, r2
 8001842:	4337      	orrs	r7, r6
 8001844:	d000      	beq.n	8001848 <__aeabi_dadd+0x60c>
 8001846:	e0a0      	b.n	800198a <__aeabi_dadd+0x74e>
 8001848:	4665      	mov	r5, ip
 800184a:	2400      	movs	r4, #0
 800184c:	2600      	movs	r6, #0
 800184e:	e63e      	b.n	80014ce <__aeabi_dadd+0x292>
 8001850:	075f      	lsls	r7, r3, #29
 8001852:	08d2      	lsrs	r2, r2, #3
 8001854:	4665      	mov	r5, ip
 8001856:	4317      	orrs	r7, r2
 8001858:	08d8      	lsrs	r0, r3, #3
 800185a:	e653      	b.n	8001504 <__aeabi_dadd+0x2c8>
 800185c:	1881      	adds	r1, r0, r2
 800185e:	4291      	cmp	r1, r2
 8001860:	4192      	sbcs	r2, r2
 8001862:	18f0      	adds	r0, r6, r3
 8001864:	4252      	negs	r2, r2
 8001866:	1880      	adds	r0, r0, r2
 8001868:	0203      	lsls	r3, r0, #8
 800186a:	d500      	bpl.n	800186e <__aeabi_dadd+0x632>
 800186c:	e768      	b.n	8001740 <__aeabi_dadd+0x504>
 800186e:	0747      	lsls	r7, r0, #29
 8001870:	08c9      	lsrs	r1, r1, #3
 8001872:	430f      	orrs	r7, r1
 8001874:	08c0      	lsrs	r0, r0, #3
 8001876:	2101      	movs	r1, #1
 8001878:	e617      	b.n	80014aa <__aeabi_dadd+0x26e>
 800187a:	08d2      	lsrs	r2, r2, #3
 800187c:	075f      	lsls	r7, r3, #29
 800187e:	4317      	orrs	r7, r2
 8001880:	08d8      	lsrs	r0, r3, #3
 8001882:	e63f      	b.n	8001504 <__aeabi_dadd+0x2c8>
 8001884:	000c      	movs	r4, r1
 8001886:	2600      	movs	r6, #0
 8001888:	2700      	movs	r7, #0
 800188a:	e620      	b.n	80014ce <__aeabi_dadd+0x292>
 800188c:	2900      	cmp	r1, #0
 800188e:	d156      	bne.n	800193e <__aeabi_dadd+0x702>
 8001890:	075f      	lsls	r7, r3, #29
 8001892:	08d2      	lsrs	r2, r2, #3
 8001894:	4317      	orrs	r7, r2
 8001896:	08d8      	lsrs	r0, r3, #3
 8001898:	e634      	b.n	8001504 <__aeabi_dadd+0x2c8>
 800189a:	000c      	movs	r4, r1
 800189c:	001e      	movs	r6, r3
 800189e:	08d0      	lsrs	r0, r2, #3
 80018a0:	e629      	b.n	80014f6 <__aeabi_dadd+0x2ba>
 80018a2:	08c1      	lsrs	r1, r0, #3
 80018a4:	0770      	lsls	r0, r6, #29
 80018a6:	4301      	orrs	r1, r0
 80018a8:	08f0      	lsrs	r0, r6, #3
 80018aa:	2f00      	cmp	r7, #0
 80018ac:	d062      	beq.n	8001974 <__aeabi_dadd+0x738>
 80018ae:	2480      	movs	r4, #128	@ 0x80
 80018b0:	0324      	lsls	r4, r4, #12
 80018b2:	4220      	tst	r0, r4
 80018b4:	d007      	beq.n	80018c6 <__aeabi_dadd+0x68a>
 80018b6:	08de      	lsrs	r6, r3, #3
 80018b8:	4226      	tst	r6, r4
 80018ba:	d104      	bne.n	80018c6 <__aeabi_dadd+0x68a>
 80018bc:	4665      	mov	r5, ip
 80018be:	0030      	movs	r0, r6
 80018c0:	08d1      	lsrs	r1, r2, #3
 80018c2:	075b      	lsls	r3, r3, #29
 80018c4:	4319      	orrs	r1, r3
 80018c6:	0f4f      	lsrs	r7, r1, #29
 80018c8:	00c9      	lsls	r1, r1, #3
 80018ca:	08c9      	lsrs	r1, r1, #3
 80018cc:	077f      	lsls	r7, r7, #29
 80018ce:	430f      	orrs	r7, r1
 80018d0:	e618      	b.n	8001504 <__aeabi_dadd+0x2c8>
 80018d2:	000c      	movs	r4, r1
 80018d4:	0030      	movs	r0, r6
 80018d6:	3c20      	subs	r4, #32
 80018d8:	40e0      	lsrs	r0, r4
 80018da:	4684      	mov	ip, r0
 80018dc:	2920      	cmp	r1, #32
 80018de:	d005      	beq.n	80018ec <__aeabi_dadd+0x6b0>
 80018e0:	2440      	movs	r4, #64	@ 0x40
 80018e2:	1a61      	subs	r1, r4, r1
 80018e4:	408e      	lsls	r6, r1
 80018e6:	4649      	mov	r1, r9
 80018e8:	4331      	orrs	r1, r6
 80018ea:	4689      	mov	r9, r1
 80018ec:	4648      	mov	r0, r9
 80018ee:	1e41      	subs	r1, r0, #1
 80018f0:	4188      	sbcs	r0, r1
 80018f2:	4661      	mov	r1, ip
 80018f4:	0007      	movs	r7, r0
 80018f6:	430f      	orrs	r7, r1
 80018f8:	e630      	b.n	800155c <__aeabi_dadd+0x320>
 80018fa:	2120      	movs	r1, #32
 80018fc:	2700      	movs	r7, #0
 80018fe:	1a09      	subs	r1, r1, r0
 8001900:	e50e      	b.n	8001320 <__aeabi_dadd+0xe4>
 8001902:	001e      	movs	r6, r3
 8001904:	2f00      	cmp	r7, #0
 8001906:	d000      	beq.n	800190a <__aeabi_dadd+0x6ce>
 8001908:	e522      	b.n	8001350 <__aeabi_dadd+0x114>
 800190a:	2400      	movs	r4, #0
 800190c:	e758      	b.n	80017c0 <__aeabi_dadd+0x584>
 800190e:	2500      	movs	r5, #0
 8001910:	2400      	movs	r4, #0
 8001912:	2600      	movs	r6, #0
 8001914:	e5db      	b.n	80014ce <__aeabi_dadd+0x292>
 8001916:	46c0      	nop			@ (mov r8, r8)
 8001918:	000007fe 	.word	0x000007fe
 800191c:	000007ff 	.word	0x000007ff
 8001920:	ff7fffff 	.word	0xff7fffff
 8001924:	4647      	mov	r7, r8
 8001926:	430f      	orrs	r7, r1
 8001928:	d100      	bne.n	800192c <__aeabi_dadd+0x6f0>
 800192a:	e747      	b.n	80017bc <__aeabi_dadd+0x580>
 800192c:	000e      	movs	r6, r1
 800192e:	46c1      	mov	r9, r8
 8001930:	e5b5      	b.n	800149e <__aeabi_dadd+0x262>
 8001932:	08df      	lsrs	r7, r3, #3
 8001934:	0764      	lsls	r4, r4, #29
 8001936:	2102      	movs	r1, #2
 8001938:	4327      	orrs	r7, r4
 800193a:	0900      	lsrs	r0, r0, #4
 800193c:	e5b5      	b.n	80014aa <__aeabi_dadd+0x26e>
 800193e:	0019      	movs	r1, r3
 8001940:	08c0      	lsrs	r0, r0, #3
 8001942:	0777      	lsls	r7, r6, #29
 8001944:	4307      	orrs	r7, r0
 8001946:	4311      	orrs	r1, r2
 8001948:	08f0      	lsrs	r0, r6, #3
 800194a:	2900      	cmp	r1, #0
 800194c:	d100      	bne.n	8001950 <__aeabi_dadd+0x714>
 800194e:	e5d9      	b.n	8001504 <__aeabi_dadd+0x2c8>
 8001950:	2180      	movs	r1, #128	@ 0x80
 8001952:	0309      	lsls	r1, r1, #12
 8001954:	4208      	tst	r0, r1
 8001956:	d007      	beq.n	8001968 <__aeabi_dadd+0x72c>
 8001958:	08dc      	lsrs	r4, r3, #3
 800195a:	420c      	tst	r4, r1
 800195c:	d104      	bne.n	8001968 <__aeabi_dadd+0x72c>
 800195e:	08d2      	lsrs	r2, r2, #3
 8001960:	075b      	lsls	r3, r3, #29
 8001962:	431a      	orrs	r2, r3
 8001964:	0017      	movs	r7, r2
 8001966:	0020      	movs	r0, r4
 8001968:	0f7b      	lsrs	r3, r7, #29
 800196a:	00ff      	lsls	r7, r7, #3
 800196c:	08ff      	lsrs	r7, r7, #3
 800196e:	075b      	lsls	r3, r3, #29
 8001970:	431f      	orrs	r7, r3
 8001972:	e5c7      	b.n	8001504 <__aeabi_dadd+0x2c8>
 8001974:	000f      	movs	r7, r1
 8001976:	e5c5      	b.n	8001504 <__aeabi_dadd+0x2c8>
 8001978:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <__aeabi_dadd+0x788>)
 800197a:	08d2      	lsrs	r2, r2, #3
 800197c:	4033      	ands	r3, r6
 800197e:	075f      	lsls	r7, r3, #29
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	2401      	movs	r4, #1
 8001984:	4317      	orrs	r7, r2
 8001986:	0b1e      	lsrs	r6, r3, #12
 8001988:	e5a1      	b.n	80014ce <__aeabi_dadd+0x292>
 800198a:	4226      	tst	r6, r4
 800198c:	d012      	beq.n	80019b4 <__aeabi_dadd+0x778>
 800198e:	4b0d      	ldr	r3, [pc, #52]	@ (80019c4 <__aeabi_dadd+0x788>)
 8001990:	4665      	mov	r5, ip
 8001992:	0002      	movs	r2, r0
 8001994:	2401      	movs	r4, #1
 8001996:	401e      	ands	r6, r3
 8001998:	e4e6      	b.n	8001368 <__aeabi_dadd+0x12c>
 800199a:	0021      	movs	r1, r4
 800199c:	e585      	b.n	80014aa <__aeabi_dadd+0x26e>
 800199e:	0017      	movs	r7, r2
 80019a0:	e5a8      	b.n	80014f4 <__aeabi_dadd+0x2b8>
 80019a2:	003a      	movs	r2, r7
 80019a4:	e4d4      	b.n	8001350 <__aeabi_dadd+0x114>
 80019a6:	08db      	lsrs	r3, r3, #3
 80019a8:	0764      	lsls	r4, r4, #29
 80019aa:	431c      	orrs	r4, r3
 80019ac:	0027      	movs	r7, r4
 80019ae:	2102      	movs	r1, #2
 80019b0:	0900      	lsrs	r0, r0, #4
 80019b2:	e57a      	b.n	80014aa <__aeabi_dadd+0x26e>
 80019b4:	08c0      	lsrs	r0, r0, #3
 80019b6:	0777      	lsls	r7, r6, #29
 80019b8:	4307      	orrs	r7, r0
 80019ba:	4665      	mov	r5, ip
 80019bc:	2100      	movs	r1, #0
 80019be:	08f0      	lsrs	r0, r6, #3
 80019c0:	e573      	b.n	80014aa <__aeabi_dadd+0x26e>
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	ff7fffff 	.word	0xff7fffff

080019c8 <__aeabi_ddiv>:
 80019c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ca:	46de      	mov	lr, fp
 80019cc:	4645      	mov	r5, r8
 80019ce:	4657      	mov	r7, sl
 80019d0:	464e      	mov	r6, r9
 80019d2:	b5e0      	push	{r5, r6, r7, lr}
 80019d4:	b087      	sub	sp, #28
 80019d6:	9200      	str	r2, [sp, #0]
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	030b      	lsls	r3, r1, #12
 80019dc:	0b1b      	lsrs	r3, r3, #12
 80019de:	469b      	mov	fp, r3
 80019e0:	0fca      	lsrs	r2, r1, #31
 80019e2:	004b      	lsls	r3, r1, #1
 80019e4:	0004      	movs	r4, r0
 80019e6:	4680      	mov	r8, r0
 80019e8:	0d5b      	lsrs	r3, r3, #21
 80019ea:	9202      	str	r2, [sp, #8]
 80019ec:	d100      	bne.n	80019f0 <__aeabi_ddiv+0x28>
 80019ee:	e098      	b.n	8001b22 <__aeabi_ddiv+0x15a>
 80019f0:	4a7c      	ldr	r2, [pc, #496]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d037      	beq.n	8001a66 <__aeabi_ddiv+0x9e>
 80019f6:	4659      	mov	r1, fp
 80019f8:	0f42      	lsrs	r2, r0, #29
 80019fa:	00c9      	lsls	r1, r1, #3
 80019fc:	430a      	orrs	r2, r1
 80019fe:	2180      	movs	r1, #128	@ 0x80
 8001a00:	0409      	lsls	r1, r1, #16
 8001a02:	4311      	orrs	r1, r2
 8001a04:	00c2      	lsls	r2, r0, #3
 8001a06:	4690      	mov	r8, r2
 8001a08:	4a77      	ldr	r2, [pc, #476]	@ (8001be8 <__aeabi_ddiv+0x220>)
 8001a0a:	4689      	mov	r9, r1
 8001a0c:	4692      	mov	sl, r2
 8001a0e:	449a      	add	sl, r3
 8001a10:	2300      	movs	r3, #0
 8001a12:	2400      	movs	r4, #0
 8001a14:	9303      	str	r3, [sp, #12]
 8001a16:	9e00      	ldr	r6, [sp, #0]
 8001a18:	9f01      	ldr	r7, [sp, #4]
 8001a1a:	033b      	lsls	r3, r7, #12
 8001a1c:	0b1b      	lsrs	r3, r3, #12
 8001a1e:	469b      	mov	fp, r3
 8001a20:	007b      	lsls	r3, r7, #1
 8001a22:	0030      	movs	r0, r6
 8001a24:	0d5b      	lsrs	r3, r3, #21
 8001a26:	0ffd      	lsrs	r5, r7, #31
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d059      	beq.n	8001ae0 <__aeabi_ddiv+0x118>
 8001a2c:	4a6d      	ldr	r2, [pc, #436]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d048      	beq.n	8001ac4 <__aeabi_ddiv+0xfc>
 8001a32:	4659      	mov	r1, fp
 8001a34:	0f72      	lsrs	r2, r6, #29
 8001a36:	00c9      	lsls	r1, r1, #3
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	2180      	movs	r1, #128	@ 0x80
 8001a3c:	0409      	lsls	r1, r1, #16
 8001a3e:	4311      	orrs	r1, r2
 8001a40:	468b      	mov	fp, r1
 8001a42:	4969      	ldr	r1, [pc, #420]	@ (8001be8 <__aeabi_ddiv+0x220>)
 8001a44:	00f2      	lsls	r2, r6, #3
 8001a46:	468c      	mov	ip, r1
 8001a48:	4651      	mov	r1, sl
 8001a4a:	4463      	add	r3, ip
 8001a4c:	1acb      	subs	r3, r1, r3
 8001a4e:	469a      	mov	sl, r3
 8001a50:	2100      	movs	r1, #0
 8001a52:	9e02      	ldr	r6, [sp, #8]
 8001a54:	406e      	eors	r6, r5
 8001a56:	b2f6      	uxtb	r6, r6
 8001a58:	2c0f      	cmp	r4, #15
 8001a5a:	d900      	bls.n	8001a5e <__aeabi_ddiv+0x96>
 8001a5c:	e0ce      	b.n	8001bfc <__aeabi_ddiv+0x234>
 8001a5e:	4b63      	ldr	r3, [pc, #396]	@ (8001bec <__aeabi_ddiv+0x224>)
 8001a60:	00a4      	lsls	r4, r4, #2
 8001a62:	591b      	ldr	r3, [r3, r4]
 8001a64:	469f      	mov	pc, r3
 8001a66:	465a      	mov	r2, fp
 8001a68:	4302      	orrs	r2, r0
 8001a6a:	4691      	mov	r9, r2
 8001a6c:	d000      	beq.n	8001a70 <__aeabi_ddiv+0xa8>
 8001a6e:	e090      	b.n	8001b92 <__aeabi_ddiv+0x1ca>
 8001a70:	469a      	mov	sl, r3
 8001a72:	2302      	movs	r3, #2
 8001a74:	4690      	mov	r8, r2
 8001a76:	2408      	movs	r4, #8
 8001a78:	9303      	str	r3, [sp, #12]
 8001a7a:	e7cc      	b.n	8001a16 <__aeabi_ddiv+0x4e>
 8001a7c:	46cb      	mov	fp, r9
 8001a7e:	4642      	mov	r2, r8
 8001a80:	9d02      	ldr	r5, [sp, #8]
 8001a82:	9903      	ldr	r1, [sp, #12]
 8001a84:	2902      	cmp	r1, #2
 8001a86:	d100      	bne.n	8001a8a <__aeabi_ddiv+0xc2>
 8001a88:	e1de      	b.n	8001e48 <__aeabi_ddiv+0x480>
 8001a8a:	2903      	cmp	r1, #3
 8001a8c:	d100      	bne.n	8001a90 <__aeabi_ddiv+0xc8>
 8001a8e:	e08d      	b.n	8001bac <__aeabi_ddiv+0x1e4>
 8001a90:	2901      	cmp	r1, #1
 8001a92:	d000      	beq.n	8001a96 <__aeabi_ddiv+0xce>
 8001a94:	e179      	b.n	8001d8a <__aeabi_ddiv+0x3c2>
 8001a96:	002e      	movs	r6, r5
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	4690      	mov	r8, r2
 8001aa0:	051b      	lsls	r3, r3, #20
 8001aa2:	4323      	orrs	r3, r4
 8001aa4:	07f6      	lsls	r6, r6, #31
 8001aa6:	4333      	orrs	r3, r6
 8001aa8:	4640      	mov	r0, r8
 8001aaa:	0019      	movs	r1, r3
 8001aac:	b007      	add	sp, #28
 8001aae:	bcf0      	pop	{r4, r5, r6, r7}
 8001ab0:	46bb      	mov	fp, r7
 8001ab2:	46b2      	mov	sl, r6
 8001ab4:	46a9      	mov	r9, r5
 8001ab6:	46a0      	mov	r8, r4
 8001ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aba:	2200      	movs	r2, #0
 8001abc:	2400      	movs	r4, #0
 8001abe:	4690      	mov	r8, r2
 8001ac0:	4b48      	ldr	r3, [pc, #288]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 8001ac2:	e7ed      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001ac4:	465a      	mov	r2, fp
 8001ac6:	9b00      	ldr	r3, [sp, #0]
 8001ac8:	431a      	orrs	r2, r3
 8001aca:	4b49      	ldr	r3, [pc, #292]	@ (8001bf0 <__aeabi_ddiv+0x228>)
 8001acc:	469c      	mov	ip, r3
 8001ace:	44e2      	add	sl, ip
 8001ad0:	2a00      	cmp	r2, #0
 8001ad2:	d159      	bne.n	8001b88 <__aeabi_ddiv+0x1c0>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	431c      	orrs	r4, r3
 8001ad8:	2300      	movs	r3, #0
 8001ada:	2102      	movs	r1, #2
 8001adc:	469b      	mov	fp, r3
 8001ade:	e7b8      	b.n	8001a52 <__aeabi_ddiv+0x8a>
 8001ae0:	465a      	mov	r2, fp
 8001ae2:	9b00      	ldr	r3, [sp, #0]
 8001ae4:	431a      	orrs	r2, r3
 8001ae6:	d049      	beq.n	8001b7c <__aeabi_ddiv+0x1b4>
 8001ae8:	465b      	mov	r3, fp
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d100      	bne.n	8001af0 <__aeabi_ddiv+0x128>
 8001aee:	e19c      	b.n	8001e2a <__aeabi_ddiv+0x462>
 8001af0:	4658      	mov	r0, fp
 8001af2:	f001 fbc5 	bl	8003280 <__clzsi2>
 8001af6:	0002      	movs	r2, r0
 8001af8:	0003      	movs	r3, r0
 8001afa:	3a0b      	subs	r2, #11
 8001afc:	271d      	movs	r7, #29
 8001afe:	9e00      	ldr	r6, [sp, #0]
 8001b00:	1aba      	subs	r2, r7, r2
 8001b02:	0019      	movs	r1, r3
 8001b04:	4658      	mov	r0, fp
 8001b06:	40d6      	lsrs	r6, r2
 8001b08:	3908      	subs	r1, #8
 8001b0a:	4088      	lsls	r0, r1
 8001b0c:	0032      	movs	r2, r6
 8001b0e:	4302      	orrs	r2, r0
 8001b10:	4693      	mov	fp, r2
 8001b12:	9a00      	ldr	r2, [sp, #0]
 8001b14:	408a      	lsls	r2, r1
 8001b16:	4937      	ldr	r1, [pc, #220]	@ (8001bf4 <__aeabi_ddiv+0x22c>)
 8001b18:	4453      	add	r3, sl
 8001b1a:	468a      	mov	sl, r1
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	449a      	add	sl, r3
 8001b20:	e797      	b.n	8001a52 <__aeabi_ddiv+0x8a>
 8001b22:	465b      	mov	r3, fp
 8001b24:	4303      	orrs	r3, r0
 8001b26:	4699      	mov	r9, r3
 8001b28:	d021      	beq.n	8001b6e <__aeabi_ddiv+0x1a6>
 8001b2a:	465b      	mov	r3, fp
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d100      	bne.n	8001b32 <__aeabi_ddiv+0x16a>
 8001b30:	e169      	b.n	8001e06 <__aeabi_ddiv+0x43e>
 8001b32:	4658      	mov	r0, fp
 8001b34:	f001 fba4 	bl	8003280 <__clzsi2>
 8001b38:	230b      	movs	r3, #11
 8001b3a:	425b      	negs	r3, r3
 8001b3c:	469c      	mov	ip, r3
 8001b3e:	0002      	movs	r2, r0
 8001b40:	4484      	add	ip, r0
 8001b42:	4666      	mov	r6, ip
 8001b44:	231d      	movs	r3, #29
 8001b46:	1b9b      	subs	r3, r3, r6
 8001b48:	0026      	movs	r6, r4
 8001b4a:	0011      	movs	r1, r2
 8001b4c:	4658      	mov	r0, fp
 8001b4e:	40de      	lsrs	r6, r3
 8001b50:	3908      	subs	r1, #8
 8001b52:	4088      	lsls	r0, r1
 8001b54:	0033      	movs	r3, r6
 8001b56:	4303      	orrs	r3, r0
 8001b58:	4699      	mov	r9, r3
 8001b5a:	0023      	movs	r3, r4
 8001b5c:	408b      	lsls	r3, r1
 8001b5e:	4698      	mov	r8, r3
 8001b60:	4b25      	ldr	r3, [pc, #148]	@ (8001bf8 <__aeabi_ddiv+0x230>)
 8001b62:	2400      	movs	r4, #0
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	469a      	mov	sl, r3
 8001b68:	2300      	movs	r3, #0
 8001b6a:	9303      	str	r3, [sp, #12]
 8001b6c:	e753      	b.n	8001a16 <__aeabi_ddiv+0x4e>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	4698      	mov	r8, r3
 8001b72:	469a      	mov	sl, r3
 8001b74:	3301      	adds	r3, #1
 8001b76:	2404      	movs	r4, #4
 8001b78:	9303      	str	r3, [sp, #12]
 8001b7a:	e74c      	b.n	8001a16 <__aeabi_ddiv+0x4e>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	431c      	orrs	r4, r3
 8001b80:	2300      	movs	r3, #0
 8001b82:	2101      	movs	r1, #1
 8001b84:	469b      	mov	fp, r3
 8001b86:	e764      	b.n	8001a52 <__aeabi_ddiv+0x8a>
 8001b88:	2303      	movs	r3, #3
 8001b8a:	0032      	movs	r2, r6
 8001b8c:	2103      	movs	r1, #3
 8001b8e:	431c      	orrs	r4, r3
 8001b90:	e75f      	b.n	8001a52 <__aeabi_ddiv+0x8a>
 8001b92:	469a      	mov	sl, r3
 8001b94:	2303      	movs	r3, #3
 8001b96:	46d9      	mov	r9, fp
 8001b98:	240c      	movs	r4, #12
 8001b9a:	9303      	str	r3, [sp, #12]
 8001b9c:	e73b      	b.n	8001a16 <__aeabi_ddiv+0x4e>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2480      	movs	r4, #128	@ 0x80
 8001ba2:	4698      	mov	r8, r3
 8001ba4:	2600      	movs	r6, #0
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 8001ba8:	0324      	lsls	r4, r4, #12
 8001baa:	e779      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001bac:	2480      	movs	r4, #128	@ 0x80
 8001bae:	465b      	mov	r3, fp
 8001bb0:	0324      	lsls	r4, r4, #12
 8001bb2:	431c      	orrs	r4, r3
 8001bb4:	0324      	lsls	r4, r4, #12
 8001bb6:	002e      	movs	r6, r5
 8001bb8:	4690      	mov	r8, r2
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 8001bbc:	0b24      	lsrs	r4, r4, #12
 8001bbe:	e76f      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001bc0:	2480      	movs	r4, #128	@ 0x80
 8001bc2:	464b      	mov	r3, r9
 8001bc4:	0324      	lsls	r4, r4, #12
 8001bc6:	4223      	tst	r3, r4
 8001bc8:	d002      	beq.n	8001bd0 <__aeabi_ddiv+0x208>
 8001bca:	465b      	mov	r3, fp
 8001bcc:	4223      	tst	r3, r4
 8001bce:	d0f0      	beq.n	8001bb2 <__aeabi_ddiv+0x1ea>
 8001bd0:	2480      	movs	r4, #128	@ 0x80
 8001bd2:	464b      	mov	r3, r9
 8001bd4:	0324      	lsls	r4, r4, #12
 8001bd6:	431c      	orrs	r4, r3
 8001bd8:	0324      	lsls	r4, r4, #12
 8001bda:	9e02      	ldr	r6, [sp, #8]
 8001bdc:	4b01      	ldr	r3, [pc, #4]	@ (8001be4 <__aeabi_ddiv+0x21c>)
 8001bde:	0b24      	lsrs	r4, r4, #12
 8001be0:	e75e      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001be2:	46c0      	nop			@ (mov r8, r8)
 8001be4:	000007ff 	.word	0x000007ff
 8001be8:	fffffc01 	.word	0xfffffc01
 8001bec:	0800a614 	.word	0x0800a614
 8001bf0:	fffff801 	.word	0xfffff801
 8001bf4:	000003f3 	.word	0x000003f3
 8001bf8:	fffffc0d 	.word	0xfffffc0d
 8001bfc:	45cb      	cmp	fp, r9
 8001bfe:	d200      	bcs.n	8001c02 <__aeabi_ddiv+0x23a>
 8001c00:	e0f8      	b.n	8001df4 <__aeabi_ddiv+0x42c>
 8001c02:	d100      	bne.n	8001c06 <__aeabi_ddiv+0x23e>
 8001c04:	e0f3      	b.n	8001dee <__aeabi_ddiv+0x426>
 8001c06:	2301      	movs	r3, #1
 8001c08:	425b      	negs	r3, r3
 8001c0a:	469c      	mov	ip, r3
 8001c0c:	4644      	mov	r4, r8
 8001c0e:	4648      	mov	r0, r9
 8001c10:	2500      	movs	r5, #0
 8001c12:	44e2      	add	sl, ip
 8001c14:	465b      	mov	r3, fp
 8001c16:	0e17      	lsrs	r7, r2, #24
 8001c18:	021b      	lsls	r3, r3, #8
 8001c1a:	431f      	orrs	r7, r3
 8001c1c:	0c19      	lsrs	r1, r3, #16
 8001c1e:	043b      	lsls	r3, r7, #16
 8001c20:	0212      	lsls	r2, r2, #8
 8001c22:	9700      	str	r7, [sp, #0]
 8001c24:	0c1f      	lsrs	r7, r3, #16
 8001c26:	4691      	mov	r9, r2
 8001c28:	9102      	str	r1, [sp, #8]
 8001c2a:	9703      	str	r7, [sp, #12]
 8001c2c:	f7fe fb0e 	bl	800024c <__aeabi_uidivmod>
 8001c30:	0002      	movs	r2, r0
 8001c32:	437a      	muls	r2, r7
 8001c34:	040b      	lsls	r3, r1, #16
 8001c36:	0c21      	lsrs	r1, r4, #16
 8001c38:	4680      	mov	r8, r0
 8001c3a:	4319      	orrs	r1, r3
 8001c3c:	428a      	cmp	r2, r1
 8001c3e:	d909      	bls.n	8001c54 <__aeabi_ddiv+0x28c>
 8001c40:	9f00      	ldr	r7, [sp, #0]
 8001c42:	2301      	movs	r3, #1
 8001c44:	46bc      	mov	ip, r7
 8001c46:	425b      	negs	r3, r3
 8001c48:	4461      	add	r1, ip
 8001c4a:	469c      	mov	ip, r3
 8001c4c:	44e0      	add	r8, ip
 8001c4e:	428f      	cmp	r7, r1
 8001c50:	d800      	bhi.n	8001c54 <__aeabi_ddiv+0x28c>
 8001c52:	e15c      	b.n	8001f0e <__aeabi_ddiv+0x546>
 8001c54:	1a88      	subs	r0, r1, r2
 8001c56:	9902      	ldr	r1, [sp, #8]
 8001c58:	f7fe faf8 	bl	800024c <__aeabi_uidivmod>
 8001c5c:	9a03      	ldr	r2, [sp, #12]
 8001c5e:	0424      	lsls	r4, r4, #16
 8001c60:	4342      	muls	r2, r0
 8001c62:	0409      	lsls	r1, r1, #16
 8001c64:	0c24      	lsrs	r4, r4, #16
 8001c66:	0003      	movs	r3, r0
 8001c68:	430c      	orrs	r4, r1
 8001c6a:	42a2      	cmp	r2, r4
 8001c6c:	d906      	bls.n	8001c7c <__aeabi_ddiv+0x2b4>
 8001c6e:	9900      	ldr	r1, [sp, #0]
 8001c70:	3b01      	subs	r3, #1
 8001c72:	468c      	mov	ip, r1
 8001c74:	4464      	add	r4, ip
 8001c76:	42a1      	cmp	r1, r4
 8001c78:	d800      	bhi.n	8001c7c <__aeabi_ddiv+0x2b4>
 8001c7a:	e142      	b.n	8001f02 <__aeabi_ddiv+0x53a>
 8001c7c:	1aa0      	subs	r0, r4, r2
 8001c7e:	4642      	mov	r2, r8
 8001c80:	0412      	lsls	r2, r2, #16
 8001c82:	431a      	orrs	r2, r3
 8001c84:	4693      	mov	fp, r2
 8001c86:	464b      	mov	r3, r9
 8001c88:	4659      	mov	r1, fp
 8001c8a:	0c1b      	lsrs	r3, r3, #16
 8001c8c:	001f      	movs	r7, r3
 8001c8e:	9304      	str	r3, [sp, #16]
 8001c90:	040b      	lsls	r3, r1, #16
 8001c92:	4649      	mov	r1, r9
 8001c94:	0409      	lsls	r1, r1, #16
 8001c96:	0c09      	lsrs	r1, r1, #16
 8001c98:	000c      	movs	r4, r1
 8001c9a:	0c1b      	lsrs	r3, r3, #16
 8001c9c:	435c      	muls	r4, r3
 8001c9e:	0c12      	lsrs	r2, r2, #16
 8001ca0:	437b      	muls	r3, r7
 8001ca2:	4688      	mov	r8, r1
 8001ca4:	4351      	muls	r1, r2
 8001ca6:	437a      	muls	r2, r7
 8001ca8:	0c27      	lsrs	r7, r4, #16
 8001caa:	46bc      	mov	ip, r7
 8001cac:	185b      	adds	r3, r3, r1
 8001cae:	4463      	add	r3, ip
 8001cb0:	4299      	cmp	r1, r3
 8001cb2:	d903      	bls.n	8001cbc <__aeabi_ddiv+0x2f4>
 8001cb4:	2180      	movs	r1, #128	@ 0x80
 8001cb6:	0249      	lsls	r1, r1, #9
 8001cb8:	468c      	mov	ip, r1
 8001cba:	4462      	add	r2, ip
 8001cbc:	0c19      	lsrs	r1, r3, #16
 8001cbe:	0424      	lsls	r4, r4, #16
 8001cc0:	041b      	lsls	r3, r3, #16
 8001cc2:	0c24      	lsrs	r4, r4, #16
 8001cc4:	188a      	adds	r2, r1, r2
 8001cc6:	191c      	adds	r4, r3, r4
 8001cc8:	4290      	cmp	r0, r2
 8001cca:	d302      	bcc.n	8001cd2 <__aeabi_ddiv+0x30a>
 8001ccc:	d116      	bne.n	8001cfc <__aeabi_ddiv+0x334>
 8001cce:	42a5      	cmp	r5, r4
 8001cd0:	d214      	bcs.n	8001cfc <__aeabi_ddiv+0x334>
 8001cd2:	465b      	mov	r3, fp
 8001cd4:	9f00      	ldr	r7, [sp, #0]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	444d      	add	r5, r9
 8001cda:	9305      	str	r3, [sp, #20]
 8001cdc:	454d      	cmp	r5, r9
 8001cde:	419b      	sbcs	r3, r3
 8001ce0:	46bc      	mov	ip, r7
 8001ce2:	425b      	negs	r3, r3
 8001ce4:	4463      	add	r3, ip
 8001ce6:	18c0      	adds	r0, r0, r3
 8001ce8:	4287      	cmp	r7, r0
 8001cea:	d300      	bcc.n	8001cee <__aeabi_ddiv+0x326>
 8001cec:	e102      	b.n	8001ef4 <__aeabi_ddiv+0x52c>
 8001cee:	4282      	cmp	r2, r0
 8001cf0:	d900      	bls.n	8001cf4 <__aeabi_ddiv+0x32c>
 8001cf2:	e129      	b.n	8001f48 <__aeabi_ddiv+0x580>
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_ddiv+0x330>
 8001cf6:	e124      	b.n	8001f42 <__aeabi_ddiv+0x57a>
 8001cf8:	9b05      	ldr	r3, [sp, #20]
 8001cfa:	469b      	mov	fp, r3
 8001cfc:	1b2c      	subs	r4, r5, r4
 8001cfe:	42a5      	cmp	r5, r4
 8001d00:	41ad      	sbcs	r5, r5
 8001d02:	9b00      	ldr	r3, [sp, #0]
 8001d04:	1a80      	subs	r0, r0, r2
 8001d06:	426d      	negs	r5, r5
 8001d08:	1b40      	subs	r0, r0, r5
 8001d0a:	4283      	cmp	r3, r0
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_ddiv+0x348>
 8001d0e:	e10f      	b.n	8001f30 <__aeabi_ddiv+0x568>
 8001d10:	9902      	ldr	r1, [sp, #8]
 8001d12:	f7fe fa9b 	bl	800024c <__aeabi_uidivmod>
 8001d16:	9a03      	ldr	r2, [sp, #12]
 8001d18:	040b      	lsls	r3, r1, #16
 8001d1a:	4342      	muls	r2, r0
 8001d1c:	0c21      	lsrs	r1, r4, #16
 8001d1e:	0005      	movs	r5, r0
 8001d20:	4319      	orrs	r1, r3
 8001d22:	428a      	cmp	r2, r1
 8001d24:	d900      	bls.n	8001d28 <__aeabi_ddiv+0x360>
 8001d26:	e0cb      	b.n	8001ec0 <__aeabi_ddiv+0x4f8>
 8001d28:	1a88      	subs	r0, r1, r2
 8001d2a:	9902      	ldr	r1, [sp, #8]
 8001d2c:	f7fe fa8e 	bl	800024c <__aeabi_uidivmod>
 8001d30:	9a03      	ldr	r2, [sp, #12]
 8001d32:	0424      	lsls	r4, r4, #16
 8001d34:	4342      	muls	r2, r0
 8001d36:	0409      	lsls	r1, r1, #16
 8001d38:	0c24      	lsrs	r4, r4, #16
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	430c      	orrs	r4, r1
 8001d3e:	42a2      	cmp	r2, r4
 8001d40:	d900      	bls.n	8001d44 <__aeabi_ddiv+0x37c>
 8001d42:	e0ca      	b.n	8001eda <__aeabi_ddiv+0x512>
 8001d44:	4641      	mov	r1, r8
 8001d46:	1aa4      	subs	r4, r4, r2
 8001d48:	042a      	lsls	r2, r5, #16
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	9f04      	ldr	r7, [sp, #16]
 8001d4e:	0413      	lsls	r3, r2, #16
 8001d50:	0c1b      	lsrs	r3, r3, #16
 8001d52:	4359      	muls	r1, r3
 8001d54:	4640      	mov	r0, r8
 8001d56:	437b      	muls	r3, r7
 8001d58:	469c      	mov	ip, r3
 8001d5a:	0c15      	lsrs	r5, r2, #16
 8001d5c:	4368      	muls	r0, r5
 8001d5e:	0c0b      	lsrs	r3, r1, #16
 8001d60:	4484      	add	ip, r0
 8001d62:	4463      	add	r3, ip
 8001d64:	437d      	muls	r5, r7
 8001d66:	4298      	cmp	r0, r3
 8001d68:	d903      	bls.n	8001d72 <__aeabi_ddiv+0x3aa>
 8001d6a:	2080      	movs	r0, #128	@ 0x80
 8001d6c:	0240      	lsls	r0, r0, #9
 8001d6e:	4684      	mov	ip, r0
 8001d70:	4465      	add	r5, ip
 8001d72:	0c18      	lsrs	r0, r3, #16
 8001d74:	0409      	lsls	r1, r1, #16
 8001d76:	041b      	lsls	r3, r3, #16
 8001d78:	0c09      	lsrs	r1, r1, #16
 8001d7a:	1940      	adds	r0, r0, r5
 8001d7c:	185b      	adds	r3, r3, r1
 8001d7e:	4284      	cmp	r4, r0
 8001d80:	d327      	bcc.n	8001dd2 <__aeabi_ddiv+0x40a>
 8001d82:	d023      	beq.n	8001dcc <__aeabi_ddiv+0x404>
 8001d84:	2301      	movs	r3, #1
 8001d86:	0035      	movs	r5, r6
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	4b94      	ldr	r3, [pc, #592]	@ (8001fdc <__aeabi_ddiv+0x614>)
 8001d8c:	4453      	add	r3, sl
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	dd60      	ble.n	8001e54 <__aeabi_ddiv+0x48c>
 8001d92:	0751      	lsls	r1, r2, #29
 8001d94:	d000      	beq.n	8001d98 <__aeabi_ddiv+0x3d0>
 8001d96:	e086      	b.n	8001ea6 <__aeabi_ddiv+0x4de>
 8001d98:	002e      	movs	r6, r5
 8001d9a:	08d1      	lsrs	r1, r2, #3
 8001d9c:	465a      	mov	r2, fp
 8001d9e:	01d2      	lsls	r2, r2, #7
 8001da0:	d506      	bpl.n	8001db0 <__aeabi_ddiv+0x3e8>
 8001da2:	465a      	mov	r2, fp
 8001da4:	4b8e      	ldr	r3, [pc, #568]	@ (8001fe0 <__aeabi_ddiv+0x618>)
 8001da6:	401a      	ands	r2, r3
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	4693      	mov	fp, r2
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	4453      	add	r3, sl
 8001db0:	4a8c      	ldr	r2, [pc, #560]	@ (8001fe4 <__aeabi_ddiv+0x61c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	dd00      	ble.n	8001db8 <__aeabi_ddiv+0x3f0>
 8001db6:	e680      	b.n	8001aba <__aeabi_ddiv+0xf2>
 8001db8:	465a      	mov	r2, fp
 8001dba:	0752      	lsls	r2, r2, #29
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	4690      	mov	r8, r2
 8001dc0:	465a      	mov	r2, fp
 8001dc2:	055b      	lsls	r3, r3, #21
 8001dc4:	0254      	lsls	r4, r2, #9
 8001dc6:	0b24      	lsrs	r4, r4, #12
 8001dc8:	0d5b      	lsrs	r3, r3, #21
 8001dca:	e669      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001dcc:	0035      	movs	r5, r6
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0db      	beq.n	8001d8a <__aeabi_ddiv+0x3c2>
 8001dd2:	9d00      	ldr	r5, [sp, #0]
 8001dd4:	1e51      	subs	r1, r2, #1
 8001dd6:	46ac      	mov	ip, r5
 8001dd8:	4464      	add	r4, ip
 8001dda:	42ac      	cmp	r4, r5
 8001ddc:	d200      	bcs.n	8001de0 <__aeabi_ddiv+0x418>
 8001dde:	e09e      	b.n	8001f1e <__aeabi_ddiv+0x556>
 8001de0:	4284      	cmp	r4, r0
 8001de2:	d200      	bcs.n	8001de6 <__aeabi_ddiv+0x41e>
 8001de4:	e0e1      	b.n	8001faa <__aeabi_ddiv+0x5e2>
 8001de6:	d100      	bne.n	8001dea <__aeabi_ddiv+0x422>
 8001de8:	e0ee      	b.n	8001fc8 <__aeabi_ddiv+0x600>
 8001dea:	000a      	movs	r2, r1
 8001dec:	e7ca      	b.n	8001d84 <__aeabi_ddiv+0x3bc>
 8001dee:	4542      	cmp	r2, r8
 8001df0:	d900      	bls.n	8001df4 <__aeabi_ddiv+0x42c>
 8001df2:	e708      	b.n	8001c06 <__aeabi_ddiv+0x23e>
 8001df4:	464b      	mov	r3, r9
 8001df6:	07dc      	lsls	r4, r3, #31
 8001df8:	0858      	lsrs	r0, r3, #1
 8001dfa:	4643      	mov	r3, r8
 8001dfc:	085b      	lsrs	r3, r3, #1
 8001dfe:	431c      	orrs	r4, r3
 8001e00:	4643      	mov	r3, r8
 8001e02:	07dd      	lsls	r5, r3, #31
 8001e04:	e706      	b.n	8001c14 <__aeabi_ddiv+0x24c>
 8001e06:	f001 fa3b 	bl	8003280 <__clzsi2>
 8001e0a:	2315      	movs	r3, #21
 8001e0c:	469c      	mov	ip, r3
 8001e0e:	4484      	add	ip, r0
 8001e10:	0002      	movs	r2, r0
 8001e12:	4663      	mov	r3, ip
 8001e14:	3220      	adds	r2, #32
 8001e16:	2b1c      	cmp	r3, #28
 8001e18:	dc00      	bgt.n	8001e1c <__aeabi_ddiv+0x454>
 8001e1a:	e692      	b.n	8001b42 <__aeabi_ddiv+0x17a>
 8001e1c:	0023      	movs	r3, r4
 8001e1e:	3808      	subs	r0, #8
 8001e20:	4083      	lsls	r3, r0
 8001e22:	4699      	mov	r9, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	4698      	mov	r8, r3
 8001e28:	e69a      	b.n	8001b60 <__aeabi_ddiv+0x198>
 8001e2a:	f001 fa29 	bl	8003280 <__clzsi2>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	0003      	movs	r3, r0
 8001e32:	3215      	adds	r2, #21
 8001e34:	3320      	adds	r3, #32
 8001e36:	2a1c      	cmp	r2, #28
 8001e38:	dc00      	bgt.n	8001e3c <__aeabi_ddiv+0x474>
 8001e3a:	e65f      	b.n	8001afc <__aeabi_ddiv+0x134>
 8001e3c:	9900      	ldr	r1, [sp, #0]
 8001e3e:	3808      	subs	r0, #8
 8001e40:	4081      	lsls	r1, r0
 8001e42:	2200      	movs	r2, #0
 8001e44:	468b      	mov	fp, r1
 8001e46:	e666      	b.n	8001b16 <__aeabi_ddiv+0x14e>
 8001e48:	2200      	movs	r2, #0
 8001e4a:	002e      	movs	r6, r5
 8001e4c:	2400      	movs	r4, #0
 8001e4e:	4690      	mov	r8, r2
 8001e50:	4b65      	ldr	r3, [pc, #404]	@ (8001fe8 <__aeabi_ddiv+0x620>)
 8001e52:	e625      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001e54:	002e      	movs	r6, r5
 8001e56:	2101      	movs	r1, #1
 8001e58:	1ac9      	subs	r1, r1, r3
 8001e5a:	2938      	cmp	r1, #56	@ 0x38
 8001e5c:	dd00      	ble.n	8001e60 <__aeabi_ddiv+0x498>
 8001e5e:	e61b      	b.n	8001a98 <__aeabi_ddiv+0xd0>
 8001e60:	291f      	cmp	r1, #31
 8001e62:	dc7e      	bgt.n	8001f62 <__aeabi_ddiv+0x59a>
 8001e64:	4861      	ldr	r0, [pc, #388]	@ (8001fec <__aeabi_ddiv+0x624>)
 8001e66:	0014      	movs	r4, r2
 8001e68:	4450      	add	r0, sl
 8001e6a:	465b      	mov	r3, fp
 8001e6c:	4082      	lsls	r2, r0
 8001e6e:	4083      	lsls	r3, r0
 8001e70:	40cc      	lsrs	r4, r1
 8001e72:	1e50      	subs	r0, r2, #1
 8001e74:	4182      	sbcs	r2, r0
 8001e76:	4323      	orrs	r3, r4
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	465b      	mov	r3, fp
 8001e7c:	40cb      	lsrs	r3, r1
 8001e7e:	0751      	lsls	r1, r2, #29
 8001e80:	d009      	beq.n	8001e96 <__aeabi_ddiv+0x4ce>
 8001e82:	210f      	movs	r1, #15
 8001e84:	4011      	ands	r1, r2
 8001e86:	2904      	cmp	r1, #4
 8001e88:	d005      	beq.n	8001e96 <__aeabi_ddiv+0x4ce>
 8001e8a:	1d11      	adds	r1, r2, #4
 8001e8c:	4291      	cmp	r1, r2
 8001e8e:	4192      	sbcs	r2, r2
 8001e90:	4252      	negs	r2, r2
 8001e92:	189b      	adds	r3, r3, r2
 8001e94:	000a      	movs	r2, r1
 8001e96:	0219      	lsls	r1, r3, #8
 8001e98:	d400      	bmi.n	8001e9c <__aeabi_ddiv+0x4d4>
 8001e9a:	e09b      	b.n	8001fd4 <__aeabi_ddiv+0x60c>
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	2400      	movs	r4, #0
 8001ea2:	4690      	mov	r8, r2
 8001ea4:	e5fc      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001ea6:	210f      	movs	r1, #15
 8001ea8:	4011      	ands	r1, r2
 8001eaa:	2904      	cmp	r1, #4
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_ddiv+0x4e8>
 8001eae:	e773      	b.n	8001d98 <__aeabi_ddiv+0x3d0>
 8001eb0:	1d11      	adds	r1, r2, #4
 8001eb2:	4291      	cmp	r1, r2
 8001eb4:	4192      	sbcs	r2, r2
 8001eb6:	4252      	negs	r2, r2
 8001eb8:	002e      	movs	r6, r5
 8001eba:	08c9      	lsrs	r1, r1, #3
 8001ebc:	4493      	add	fp, r2
 8001ebe:	e76d      	b.n	8001d9c <__aeabi_ddiv+0x3d4>
 8001ec0:	9b00      	ldr	r3, [sp, #0]
 8001ec2:	3d01      	subs	r5, #1
 8001ec4:	469c      	mov	ip, r3
 8001ec6:	4461      	add	r1, ip
 8001ec8:	428b      	cmp	r3, r1
 8001eca:	d900      	bls.n	8001ece <__aeabi_ddiv+0x506>
 8001ecc:	e72c      	b.n	8001d28 <__aeabi_ddiv+0x360>
 8001ece:	428a      	cmp	r2, r1
 8001ed0:	d800      	bhi.n	8001ed4 <__aeabi_ddiv+0x50c>
 8001ed2:	e729      	b.n	8001d28 <__aeabi_ddiv+0x360>
 8001ed4:	1e85      	subs	r5, r0, #2
 8001ed6:	4461      	add	r1, ip
 8001ed8:	e726      	b.n	8001d28 <__aeabi_ddiv+0x360>
 8001eda:	9900      	ldr	r1, [sp, #0]
 8001edc:	3b01      	subs	r3, #1
 8001ede:	468c      	mov	ip, r1
 8001ee0:	4464      	add	r4, ip
 8001ee2:	42a1      	cmp	r1, r4
 8001ee4:	d900      	bls.n	8001ee8 <__aeabi_ddiv+0x520>
 8001ee6:	e72d      	b.n	8001d44 <__aeabi_ddiv+0x37c>
 8001ee8:	42a2      	cmp	r2, r4
 8001eea:	d800      	bhi.n	8001eee <__aeabi_ddiv+0x526>
 8001eec:	e72a      	b.n	8001d44 <__aeabi_ddiv+0x37c>
 8001eee:	1e83      	subs	r3, r0, #2
 8001ef0:	4464      	add	r4, ip
 8001ef2:	e727      	b.n	8001d44 <__aeabi_ddiv+0x37c>
 8001ef4:	4287      	cmp	r7, r0
 8001ef6:	d000      	beq.n	8001efa <__aeabi_ddiv+0x532>
 8001ef8:	e6fe      	b.n	8001cf8 <__aeabi_ddiv+0x330>
 8001efa:	45a9      	cmp	r9, r5
 8001efc:	d900      	bls.n	8001f00 <__aeabi_ddiv+0x538>
 8001efe:	e6fb      	b.n	8001cf8 <__aeabi_ddiv+0x330>
 8001f00:	e6f5      	b.n	8001cee <__aeabi_ddiv+0x326>
 8001f02:	42a2      	cmp	r2, r4
 8001f04:	d800      	bhi.n	8001f08 <__aeabi_ddiv+0x540>
 8001f06:	e6b9      	b.n	8001c7c <__aeabi_ddiv+0x2b4>
 8001f08:	1e83      	subs	r3, r0, #2
 8001f0a:	4464      	add	r4, ip
 8001f0c:	e6b6      	b.n	8001c7c <__aeabi_ddiv+0x2b4>
 8001f0e:	428a      	cmp	r2, r1
 8001f10:	d800      	bhi.n	8001f14 <__aeabi_ddiv+0x54c>
 8001f12:	e69f      	b.n	8001c54 <__aeabi_ddiv+0x28c>
 8001f14:	46bc      	mov	ip, r7
 8001f16:	1e83      	subs	r3, r0, #2
 8001f18:	4698      	mov	r8, r3
 8001f1a:	4461      	add	r1, ip
 8001f1c:	e69a      	b.n	8001c54 <__aeabi_ddiv+0x28c>
 8001f1e:	000a      	movs	r2, r1
 8001f20:	4284      	cmp	r4, r0
 8001f22:	d000      	beq.n	8001f26 <__aeabi_ddiv+0x55e>
 8001f24:	e72e      	b.n	8001d84 <__aeabi_ddiv+0x3bc>
 8001f26:	454b      	cmp	r3, r9
 8001f28:	d000      	beq.n	8001f2c <__aeabi_ddiv+0x564>
 8001f2a:	e72b      	b.n	8001d84 <__aeabi_ddiv+0x3bc>
 8001f2c:	0035      	movs	r5, r6
 8001f2e:	e72c      	b.n	8001d8a <__aeabi_ddiv+0x3c2>
 8001f30:	4b2a      	ldr	r3, [pc, #168]	@ (8001fdc <__aeabi_ddiv+0x614>)
 8001f32:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff0 <__aeabi_ddiv+0x628>)
 8001f34:	4453      	add	r3, sl
 8001f36:	4592      	cmp	sl, r2
 8001f38:	db43      	blt.n	8001fc2 <__aeabi_ddiv+0x5fa>
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4493      	add	fp, r2
 8001f40:	e72c      	b.n	8001d9c <__aeabi_ddiv+0x3d4>
 8001f42:	42ac      	cmp	r4, r5
 8001f44:	d800      	bhi.n	8001f48 <__aeabi_ddiv+0x580>
 8001f46:	e6d7      	b.n	8001cf8 <__aeabi_ddiv+0x330>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	425b      	negs	r3, r3
 8001f4c:	469c      	mov	ip, r3
 8001f4e:	9900      	ldr	r1, [sp, #0]
 8001f50:	444d      	add	r5, r9
 8001f52:	454d      	cmp	r5, r9
 8001f54:	419b      	sbcs	r3, r3
 8001f56:	44e3      	add	fp, ip
 8001f58:	468c      	mov	ip, r1
 8001f5a:	425b      	negs	r3, r3
 8001f5c:	4463      	add	r3, ip
 8001f5e:	18c0      	adds	r0, r0, r3
 8001f60:	e6cc      	b.n	8001cfc <__aeabi_ddiv+0x334>
 8001f62:	201f      	movs	r0, #31
 8001f64:	4240      	negs	r0, r0
 8001f66:	1ac3      	subs	r3, r0, r3
 8001f68:	4658      	mov	r0, fp
 8001f6a:	40d8      	lsrs	r0, r3
 8001f6c:	2920      	cmp	r1, #32
 8001f6e:	d004      	beq.n	8001f7a <__aeabi_ddiv+0x5b2>
 8001f70:	4659      	mov	r1, fp
 8001f72:	4b20      	ldr	r3, [pc, #128]	@ (8001ff4 <__aeabi_ddiv+0x62c>)
 8001f74:	4453      	add	r3, sl
 8001f76:	4099      	lsls	r1, r3
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	1e53      	subs	r3, r2, #1
 8001f7c:	419a      	sbcs	r2, r3
 8001f7e:	2307      	movs	r3, #7
 8001f80:	0019      	movs	r1, r3
 8001f82:	4302      	orrs	r2, r0
 8001f84:	2400      	movs	r4, #0
 8001f86:	4011      	ands	r1, r2
 8001f88:	4213      	tst	r3, r2
 8001f8a:	d009      	beq.n	8001fa0 <__aeabi_ddiv+0x5d8>
 8001f8c:	3308      	adds	r3, #8
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b04      	cmp	r3, #4
 8001f92:	d01d      	beq.n	8001fd0 <__aeabi_ddiv+0x608>
 8001f94:	1d13      	adds	r3, r2, #4
 8001f96:	4293      	cmp	r3, r2
 8001f98:	4189      	sbcs	r1, r1
 8001f9a:	001a      	movs	r2, r3
 8001f9c:	4249      	negs	r1, r1
 8001f9e:	0749      	lsls	r1, r1, #29
 8001fa0:	08d2      	lsrs	r2, r2, #3
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	4690      	mov	r8, r2
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	e57a      	b.n	8001aa0 <__aeabi_ddiv+0xd8>
 8001faa:	4649      	mov	r1, r9
 8001fac:	9f00      	ldr	r7, [sp, #0]
 8001fae:	004d      	lsls	r5, r1, #1
 8001fb0:	454d      	cmp	r5, r9
 8001fb2:	4189      	sbcs	r1, r1
 8001fb4:	46bc      	mov	ip, r7
 8001fb6:	4249      	negs	r1, r1
 8001fb8:	4461      	add	r1, ip
 8001fba:	46a9      	mov	r9, r5
 8001fbc:	3a02      	subs	r2, #2
 8001fbe:	1864      	adds	r4, r4, r1
 8001fc0:	e7ae      	b.n	8001f20 <__aeabi_ddiv+0x558>
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	4252      	negs	r2, r2
 8001fc6:	e746      	b.n	8001e56 <__aeabi_ddiv+0x48e>
 8001fc8:	4599      	cmp	r9, r3
 8001fca:	d3ee      	bcc.n	8001faa <__aeabi_ddiv+0x5e2>
 8001fcc:	000a      	movs	r2, r1
 8001fce:	e7aa      	b.n	8001f26 <__aeabi_ddiv+0x55e>
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	e7e5      	b.n	8001fa0 <__aeabi_ddiv+0x5d8>
 8001fd4:	0759      	lsls	r1, r3, #29
 8001fd6:	025b      	lsls	r3, r3, #9
 8001fd8:	0b1c      	lsrs	r4, r3, #12
 8001fda:	e7e1      	b.n	8001fa0 <__aeabi_ddiv+0x5d8>
 8001fdc:	000003ff 	.word	0x000003ff
 8001fe0:	feffffff 	.word	0xfeffffff
 8001fe4:	000007fe 	.word	0x000007fe
 8001fe8:	000007ff 	.word	0x000007ff
 8001fec:	0000041e 	.word	0x0000041e
 8001ff0:	fffffc02 	.word	0xfffffc02
 8001ff4:	0000043e 	.word	0x0000043e

08001ff8 <__eqdf2>:
 8001ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ffa:	4657      	mov	r7, sl
 8001ffc:	46de      	mov	lr, fp
 8001ffe:	464e      	mov	r6, r9
 8002000:	4645      	mov	r5, r8
 8002002:	b5e0      	push	{r5, r6, r7, lr}
 8002004:	000d      	movs	r5, r1
 8002006:	0004      	movs	r4, r0
 8002008:	0fe8      	lsrs	r0, r5, #31
 800200a:	4683      	mov	fp, r0
 800200c:	0309      	lsls	r1, r1, #12
 800200e:	0fd8      	lsrs	r0, r3, #31
 8002010:	0b09      	lsrs	r1, r1, #12
 8002012:	4682      	mov	sl, r0
 8002014:	4819      	ldr	r0, [pc, #100]	@ (800207c <__eqdf2+0x84>)
 8002016:	468c      	mov	ip, r1
 8002018:	031f      	lsls	r7, r3, #12
 800201a:	0069      	lsls	r1, r5, #1
 800201c:	005e      	lsls	r6, r3, #1
 800201e:	0d49      	lsrs	r1, r1, #21
 8002020:	0b3f      	lsrs	r7, r7, #12
 8002022:	0d76      	lsrs	r6, r6, #21
 8002024:	4281      	cmp	r1, r0
 8002026:	d018      	beq.n	800205a <__eqdf2+0x62>
 8002028:	4286      	cmp	r6, r0
 800202a:	d00f      	beq.n	800204c <__eqdf2+0x54>
 800202c:	2001      	movs	r0, #1
 800202e:	42b1      	cmp	r1, r6
 8002030:	d10d      	bne.n	800204e <__eqdf2+0x56>
 8002032:	45bc      	cmp	ip, r7
 8002034:	d10b      	bne.n	800204e <__eqdf2+0x56>
 8002036:	4294      	cmp	r4, r2
 8002038:	d109      	bne.n	800204e <__eqdf2+0x56>
 800203a:	45d3      	cmp	fp, sl
 800203c:	d01c      	beq.n	8002078 <__eqdf2+0x80>
 800203e:	2900      	cmp	r1, #0
 8002040:	d105      	bne.n	800204e <__eqdf2+0x56>
 8002042:	4660      	mov	r0, ip
 8002044:	4320      	orrs	r0, r4
 8002046:	1e43      	subs	r3, r0, #1
 8002048:	4198      	sbcs	r0, r3
 800204a:	e000      	b.n	800204e <__eqdf2+0x56>
 800204c:	2001      	movs	r0, #1
 800204e:	bcf0      	pop	{r4, r5, r6, r7}
 8002050:	46bb      	mov	fp, r7
 8002052:	46b2      	mov	sl, r6
 8002054:	46a9      	mov	r9, r5
 8002056:	46a0      	mov	r8, r4
 8002058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800205a:	2001      	movs	r0, #1
 800205c:	428e      	cmp	r6, r1
 800205e:	d1f6      	bne.n	800204e <__eqdf2+0x56>
 8002060:	4661      	mov	r1, ip
 8002062:	4339      	orrs	r1, r7
 8002064:	000f      	movs	r7, r1
 8002066:	4317      	orrs	r7, r2
 8002068:	4327      	orrs	r7, r4
 800206a:	d1f0      	bne.n	800204e <__eqdf2+0x56>
 800206c:	465b      	mov	r3, fp
 800206e:	4652      	mov	r2, sl
 8002070:	1a98      	subs	r0, r3, r2
 8002072:	1e43      	subs	r3, r0, #1
 8002074:	4198      	sbcs	r0, r3
 8002076:	e7ea      	b.n	800204e <__eqdf2+0x56>
 8002078:	2000      	movs	r0, #0
 800207a:	e7e8      	b.n	800204e <__eqdf2+0x56>
 800207c:	000007ff 	.word	0x000007ff

08002080 <__gedf2>:
 8002080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002082:	4657      	mov	r7, sl
 8002084:	464e      	mov	r6, r9
 8002086:	4645      	mov	r5, r8
 8002088:	46de      	mov	lr, fp
 800208a:	b5e0      	push	{r5, r6, r7, lr}
 800208c:	000d      	movs	r5, r1
 800208e:	030e      	lsls	r6, r1, #12
 8002090:	0049      	lsls	r1, r1, #1
 8002092:	0d49      	lsrs	r1, r1, #21
 8002094:	468a      	mov	sl, r1
 8002096:	0fdf      	lsrs	r7, r3, #31
 8002098:	0fe9      	lsrs	r1, r5, #31
 800209a:	46bc      	mov	ip, r7
 800209c:	b083      	sub	sp, #12
 800209e:	4f2f      	ldr	r7, [pc, #188]	@ (800215c <__gedf2+0xdc>)
 80020a0:	0004      	movs	r4, r0
 80020a2:	4680      	mov	r8, r0
 80020a4:	9101      	str	r1, [sp, #4]
 80020a6:	0058      	lsls	r0, r3, #1
 80020a8:	0319      	lsls	r1, r3, #12
 80020aa:	4691      	mov	r9, r2
 80020ac:	0b36      	lsrs	r6, r6, #12
 80020ae:	0b09      	lsrs	r1, r1, #12
 80020b0:	0d40      	lsrs	r0, r0, #21
 80020b2:	45ba      	cmp	sl, r7
 80020b4:	d01d      	beq.n	80020f2 <__gedf2+0x72>
 80020b6:	42b8      	cmp	r0, r7
 80020b8:	d00d      	beq.n	80020d6 <__gedf2+0x56>
 80020ba:	4657      	mov	r7, sl
 80020bc:	2f00      	cmp	r7, #0
 80020be:	d12a      	bne.n	8002116 <__gedf2+0x96>
 80020c0:	4334      	orrs	r4, r6
 80020c2:	2800      	cmp	r0, #0
 80020c4:	d124      	bne.n	8002110 <__gedf2+0x90>
 80020c6:	430a      	orrs	r2, r1
 80020c8:	d036      	beq.n	8002138 <__gedf2+0xb8>
 80020ca:	2c00      	cmp	r4, #0
 80020cc:	d141      	bne.n	8002152 <__gedf2+0xd2>
 80020ce:	4663      	mov	r3, ip
 80020d0:	0058      	lsls	r0, r3, #1
 80020d2:	3801      	subs	r0, #1
 80020d4:	e015      	b.n	8002102 <__gedf2+0x82>
 80020d6:	4311      	orrs	r1, r2
 80020d8:	d138      	bne.n	800214c <__gedf2+0xcc>
 80020da:	4653      	mov	r3, sl
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <__gedf2+0x64>
 80020e0:	4326      	orrs	r6, r4
 80020e2:	d0f4      	beq.n	80020ce <__gedf2+0x4e>
 80020e4:	9b01      	ldr	r3, [sp, #4]
 80020e6:	4563      	cmp	r3, ip
 80020e8:	d107      	bne.n	80020fa <__gedf2+0x7a>
 80020ea:	9b01      	ldr	r3, [sp, #4]
 80020ec:	0058      	lsls	r0, r3, #1
 80020ee:	3801      	subs	r0, #1
 80020f0:	e007      	b.n	8002102 <__gedf2+0x82>
 80020f2:	4326      	orrs	r6, r4
 80020f4:	d12a      	bne.n	800214c <__gedf2+0xcc>
 80020f6:	4550      	cmp	r0, sl
 80020f8:	d021      	beq.n	800213e <__gedf2+0xbe>
 80020fa:	2001      	movs	r0, #1
 80020fc:	9b01      	ldr	r3, [sp, #4]
 80020fe:	425f      	negs	r7, r3
 8002100:	4338      	orrs	r0, r7
 8002102:	b003      	add	sp, #12
 8002104:	bcf0      	pop	{r4, r5, r6, r7}
 8002106:	46bb      	mov	fp, r7
 8002108:	46b2      	mov	sl, r6
 800210a:	46a9      	mov	r9, r5
 800210c:	46a0      	mov	r8, r4
 800210e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002110:	2c00      	cmp	r4, #0
 8002112:	d0dc      	beq.n	80020ce <__gedf2+0x4e>
 8002114:	e7e6      	b.n	80020e4 <__gedf2+0x64>
 8002116:	2800      	cmp	r0, #0
 8002118:	d0ef      	beq.n	80020fa <__gedf2+0x7a>
 800211a:	9b01      	ldr	r3, [sp, #4]
 800211c:	4563      	cmp	r3, ip
 800211e:	d1ec      	bne.n	80020fa <__gedf2+0x7a>
 8002120:	4582      	cmp	sl, r0
 8002122:	dcea      	bgt.n	80020fa <__gedf2+0x7a>
 8002124:	dbe1      	blt.n	80020ea <__gedf2+0x6a>
 8002126:	428e      	cmp	r6, r1
 8002128:	d8e7      	bhi.n	80020fa <__gedf2+0x7a>
 800212a:	d1de      	bne.n	80020ea <__gedf2+0x6a>
 800212c:	45c8      	cmp	r8, r9
 800212e:	d8e4      	bhi.n	80020fa <__gedf2+0x7a>
 8002130:	2000      	movs	r0, #0
 8002132:	45c8      	cmp	r8, r9
 8002134:	d2e5      	bcs.n	8002102 <__gedf2+0x82>
 8002136:	e7d8      	b.n	80020ea <__gedf2+0x6a>
 8002138:	2c00      	cmp	r4, #0
 800213a:	d0e2      	beq.n	8002102 <__gedf2+0x82>
 800213c:	e7dd      	b.n	80020fa <__gedf2+0x7a>
 800213e:	4311      	orrs	r1, r2
 8002140:	d104      	bne.n	800214c <__gedf2+0xcc>
 8002142:	9b01      	ldr	r3, [sp, #4]
 8002144:	4563      	cmp	r3, ip
 8002146:	d1d8      	bne.n	80020fa <__gedf2+0x7a>
 8002148:	2000      	movs	r0, #0
 800214a:	e7da      	b.n	8002102 <__gedf2+0x82>
 800214c:	2002      	movs	r0, #2
 800214e:	4240      	negs	r0, r0
 8002150:	e7d7      	b.n	8002102 <__gedf2+0x82>
 8002152:	9b01      	ldr	r3, [sp, #4]
 8002154:	4563      	cmp	r3, ip
 8002156:	d0e6      	beq.n	8002126 <__gedf2+0xa6>
 8002158:	e7cf      	b.n	80020fa <__gedf2+0x7a>
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	000007ff 	.word	0x000007ff

08002160 <__ledf2>:
 8002160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002162:	4657      	mov	r7, sl
 8002164:	464e      	mov	r6, r9
 8002166:	4645      	mov	r5, r8
 8002168:	46de      	mov	lr, fp
 800216a:	b5e0      	push	{r5, r6, r7, lr}
 800216c:	000d      	movs	r5, r1
 800216e:	030e      	lsls	r6, r1, #12
 8002170:	0049      	lsls	r1, r1, #1
 8002172:	0d49      	lsrs	r1, r1, #21
 8002174:	468a      	mov	sl, r1
 8002176:	0fdf      	lsrs	r7, r3, #31
 8002178:	0fe9      	lsrs	r1, r5, #31
 800217a:	46bc      	mov	ip, r7
 800217c:	b083      	sub	sp, #12
 800217e:	4f2e      	ldr	r7, [pc, #184]	@ (8002238 <__ledf2+0xd8>)
 8002180:	0004      	movs	r4, r0
 8002182:	4680      	mov	r8, r0
 8002184:	9101      	str	r1, [sp, #4]
 8002186:	0058      	lsls	r0, r3, #1
 8002188:	0319      	lsls	r1, r3, #12
 800218a:	4691      	mov	r9, r2
 800218c:	0b36      	lsrs	r6, r6, #12
 800218e:	0b09      	lsrs	r1, r1, #12
 8002190:	0d40      	lsrs	r0, r0, #21
 8002192:	45ba      	cmp	sl, r7
 8002194:	d01e      	beq.n	80021d4 <__ledf2+0x74>
 8002196:	42b8      	cmp	r0, r7
 8002198:	d00d      	beq.n	80021b6 <__ledf2+0x56>
 800219a:	4657      	mov	r7, sl
 800219c:	2f00      	cmp	r7, #0
 800219e:	d127      	bne.n	80021f0 <__ledf2+0x90>
 80021a0:	4334      	orrs	r4, r6
 80021a2:	2800      	cmp	r0, #0
 80021a4:	d133      	bne.n	800220e <__ledf2+0xae>
 80021a6:	430a      	orrs	r2, r1
 80021a8:	d034      	beq.n	8002214 <__ledf2+0xb4>
 80021aa:	2c00      	cmp	r4, #0
 80021ac:	d140      	bne.n	8002230 <__ledf2+0xd0>
 80021ae:	4663      	mov	r3, ip
 80021b0:	0058      	lsls	r0, r3, #1
 80021b2:	3801      	subs	r0, #1
 80021b4:	e015      	b.n	80021e2 <__ledf2+0x82>
 80021b6:	4311      	orrs	r1, r2
 80021b8:	d112      	bne.n	80021e0 <__ledf2+0x80>
 80021ba:	4653      	mov	r3, sl
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <__ledf2+0x64>
 80021c0:	4326      	orrs	r6, r4
 80021c2:	d0f4      	beq.n	80021ae <__ledf2+0x4e>
 80021c4:	9b01      	ldr	r3, [sp, #4]
 80021c6:	4563      	cmp	r3, ip
 80021c8:	d01d      	beq.n	8002206 <__ledf2+0xa6>
 80021ca:	2001      	movs	r0, #1
 80021cc:	9b01      	ldr	r3, [sp, #4]
 80021ce:	425f      	negs	r7, r3
 80021d0:	4338      	orrs	r0, r7
 80021d2:	e006      	b.n	80021e2 <__ledf2+0x82>
 80021d4:	4326      	orrs	r6, r4
 80021d6:	d103      	bne.n	80021e0 <__ledf2+0x80>
 80021d8:	4550      	cmp	r0, sl
 80021da:	d1f6      	bne.n	80021ca <__ledf2+0x6a>
 80021dc:	4311      	orrs	r1, r2
 80021de:	d01c      	beq.n	800221a <__ledf2+0xba>
 80021e0:	2002      	movs	r0, #2
 80021e2:	b003      	add	sp, #12
 80021e4:	bcf0      	pop	{r4, r5, r6, r7}
 80021e6:	46bb      	mov	fp, r7
 80021e8:	46b2      	mov	sl, r6
 80021ea:	46a9      	mov	r9, r5
 80021ec:	46a0      	mov	r8, r4
 80021ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021f0:	2800      	cmp	r0, #0
 80021f2:	d0ea      	beq.n	80021ca <__ledf2+0x6a>
 80021f4:	9b01      	ldr	r3, [sp, #4]
 80021f6:	4563      	cmp	r3, ip
 80021f8:	d1e7      	bne.n	80021ca <__ledf2+0x6a>
 80021fa:	4582      	cmp	sl, r0
 80021fc:	dce5      	bgt.n	80021ca <__ledf2+0x6a>
 80021fe:	db02      	blt.n	8002206 <__ledf2+0xa6>
 8002200:	428e      	cmp	r6, r1
 8002202:	d8e2      	bhi.n	80021ca <__ledf2+0x6a>
 8002204:	d00e      	beq.n	8002224 <__ledf2+0xc4>
 8002206:	9b01      	ldr	r3, [sp, #4]
 8002208:	0058      	lsls	r0, r3, #1
 800220a:	3801      	subs	r0, #1
 800220c:	e7e9      	b.n	80021e2 <__ledf2+0x82>
 800220e:	2c00      	cmp	r4, #0
 8002210:	d0cd      	beq.n	80021ae <__ledf2+0x4e>
 8002212:	e7d7      	b.n	80021c4 <__ledf2+0x64>
 8002214:	2c00      	cmp	r4, #0
 8002216:	d0e4      	beq.n	80021e2 <__ledf2+0x82>
 8002218:	e7d7      	b.n	80021ca <__ledf2+0x6a>
 800221a:	9b01      	ldr	r3, [sp, #4]
 800221c:	2000      	movs	r0, #0
 800221e:	4563      	cmp	r3, ip
 8002220:	d0df      	beq.n	80021e2 <__ledf2+0x82>
 8002222:	e7d2      	b.n	80021ca <__ledf2+0x6a>
 8002224:	45c8      	cmp	r8, r9
 8002226:	d8d0      	bhi.n	80021ca <__ledf2+0x6a>
 8002228:	2000      	movs	r0, #0
 800222a:	45c8      	cmp	r8, r9
 800222c:	d2d9      	bcs.n	80021e2 <__ledf2+0x82>
 800222e:	e7ea      	b.n	8002206 <__ledf2+0xa6>
 8002230:	9b01      	ldr	r3, [sp, #4]
 8002232:	4563      	cmp	r3, ip
 8002234:	d0e4      	beq.n	8002200 <__ledf2+0xa0>
 8002236:	e7c8      	b.n	80021ca <__ledf2+0x6a>
 8002238:	000007ff 	.word	0x000007ff

0800223c <__aeabi_dmul>:
 800223c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223e:	4657      	mov	r7, sl
 8002240:	464e      	mov	r6, r9
 8002242:	46de      	mov	lr, fp
 8002244:	4645      	mov	r5, r8
 8002246:	b5e0      	push	{r5, r6, r7, lr}
 8002248:	001f      	movs	r7, r3
 800224a:	030b      	lsls	r3, r1, #12
 800224c:	0b1b      	lsrs	r3, r3, #12
 800224e:	0016      	movs	r6, r2
 8002250:	469a      	mov	sl, r3
 8002252:	0fca      	lsrs	r2, r1, #31
 8002254:	004b      	lsls	r3, r1, #1
 8002256:	0004      	movs	r4, r0
 8002258:	4691      	mov	r9, r2
 800225a:	b085      	sub	sp, #20
 800225c:	0d5b      	lsrs	r3, r3, #21
 800225e:	d100      	bne.n	8002262 <__aeabi_dmul+0x26>
 8002260:	e1cf      	b.n	8002602 <__aeabi_dmul+0x3c6>
 8002262:	4acd      	ldr	r2, [pc, #820]	@ (8002598 <__aeabi_dmul+0x35c>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d055      	beq.n	8002314 <__aeabi_dmul+0xd8>
 8002268:	4651      	mov	r1, sl
 800226a:	0f42      	lsrs	r2, r0, #29
 800226c:	00c9      	lsls	r1, r1, #3
 800226e:	430a      	orrs	r2, r1
 8002270:	2180      	movs	r1, #128	@ 0x80
 8002272:	0409      	lsls	r1, r1, #16
 8002274:	4311      	orrs	r1, r2
 8002276:	00c2      	lsls	r2, r0, #3
 8002278:	4690      	mov	r8, r2
 800227a:	4ac8      	ldr	r2, [pc, #800]	@ (800259c <__aeabi_dmul+0x360>)
 800227c:	468a      	mov	sl, r1
 800227e:	4693      	mov	fp, r2
 8002280:	449b      	add	fp, r3
 8002282:	2300      	movs	r3, #0
 8002284:	2500      	movs	r5, #0
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	033c      	lsls	r4, r7, #12
 800228a:	007b      	lsls	r3, r7, #1
 800228c:	0ffa      	lsrs	r2, r7, #31
 800228e:	9601      	str	r6, [sp, #4]
 8002290:	0b24      	lsrs	r4, r4, #12
 8002292:	0d5b      	lsrs	r3, r3, #21
 8002294:	9200      	str	r2, [sp, #0]
 8002296:	d100      	bne.n	800229a <__aeabi_dmul+0x5e>
 8002298:	e188      	b.n	80025ac <__aeabi_dmul+0x370>
 800229a:	4abf      	ldr	r2, [pc, #764]	@ (8002598 <__aeabi_dmul+0x35c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d100      	bne.n	80022a2 <__aeabi_dmul+0x66>
 80022a0:	e092      	b.n	80023c8 <__aeabi_dmul+0x18c>
 80022a2:	4abe      	ldr	r2, [pc, #760]	@ (800259c <__aeabi_dmul+0x360>)
 80022a4:	4694      	mov	ip, r2
 80022a6:	4463      	add	r3, ip
 80022a8:	449b      	add	fp, r3
 80022aa:	2d0a      	cmp	r5, #10
 80022ac:	dc42      	bgt.n	8002334 <__aeabi_dmul+0xf8>
 80022ae:	00e4      	lsls	r4, r4, #3
 80022b0:	0f73      	lsrs	r3, r6, #29
 80022b2:	4323      	orrs	r3, r4
 80022b4:	2480      	movs	r4, #128	@ 0x80
 80022b6:	4649      	mov	r1, r9
 80022b8:	0424      	lsls	r4, r4, #16
 80022ba:	431c      	orrs	r4, r3
 80022bc:	00f3      	lsls	r3, r6, #3
 80022be:	9301      	str	r3, [sp, #4]
 80022c0:	9b00      	ldr	r3, [sp, #0]
 80022c2:	2000      	movs	r0, #0
 80022c4:	4059      	eors	r1, r3
 80022c6:	b2cb      	uxtb	r3, r1
 80022c8:	9303      	str	r3, [sp, #12]
 80022ca:	2d02      	cmp	r5, #2
 80022cc:	dc00      	bgt.n	80022d0 <__aeabi_dmul+0x94>
 80022ce:	e094      	b.n	80023fa <__aeabi_dmul+0x1be>
 80022d0:	2301      	movs	r3, #1
 80022d2:	40ab      	lsls	r3, r5
 80022d4:	001d      	movs	r5, r3
 80022d6:	23a6      	movs	r3, #166	@ 0xa6
 80022d8:	002a      	movs	r2, r5
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	401a      	ands	r2, r3
 80022de:	421d      	tst	r5, r3
 80022e0:	d000      	beq.n	80022e4 <__aeabi_dmul+0xa8>
 80022e2:	e229      	b.n	8002738 <__aeabi_dmul+0x4fc>
 80022e4:	2390      	movs	r3, #144	@ 0x90
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	421d      	tst	r5, r3
 80022ea:	d100      	bne.n	80022ee <__aeabi_dmul+0xb2>
 80022ec:	e24d      	b.n	800278a <__aeabi_dmul+0x54e>
 80022ee:	2300      	movs	r3, #0
 80022f0:	2480      	movs	r4, #128	@ 0x80
 80022f2:	4699      	mov	r9, r3
 80022f4:	0324      	lsls	r4, r4, #12
 80022f6:	4ba8      	ldr	r3, [pc, #672]	@ (8002598 <__aeabi_dmul+0x35c>)
 80022f8:	0010      	movs	r0, r2
 80022fa:	464a      	mov	r2, r9
 80022fc:	051b      	lsls	r3, r3, #20
 80022fe:	4323      	orrs	r3, r4
 8002300:	07d2      	lsls	r2, r2, #31
 8002302:	4313      	orrs	r3, r2
 8002304:	0019      	movs	r1, r3
 8002306:	b005      	add	sp, #20
 8002308:	bcf0      	pop	{r4, r5, r6, r7}
 800230a:	46bb      	mov	fp, r7
 800230c:	46b2      	mov	sl, r6
 800230e:	46a9      	mov	r9, r5
 8002310:	46a0      	mov	r8, r4
 8002312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002314:	4652      	mov	r2, sl
 8002316:	4302      	orrs	r2, r0
 8002318:	4690      	mov	r8, r2
 800231a:	d000      	beq.n	800231e <__aeabi_dmul+0xe2>
 800231c:	e1ac      	b.n	8002678 <__aeabi_dmul+0x43c>
 800231e:	469b      	mov	fp, r3
 8002320:	2302      	movs	r3, #2
 8002322:	4692      	mov	sl, r2
 8002324:	2508      	movs	r5, #8
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	e7ae      	b.n	8002288 <__aeabi_dmul+0x4c>
 800232a:	9b00      	ldr	r3, [sp, #0]
 800232c:	46a2      	mov	sl, r4
 800232e:	4699      	mov	r9, r3
 8002330:	9b01      	ldr	r3, [sp, #4]
 8002332:	4698      	mov	r8, r3
 8002334:	9b02      	ldr	r3, [sp, #8]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d100      	bne.n	800233c <__aeabi_dmul+0x100>
 800233a:	e1ca      	b.n	80026d2 <__aeabi_dmul+0x496>
 800233c:	2b03      	cmp	r3, #3
 800233e:	d100      	bne.n	8002342 <__aeabi_dmul+0x106>
 8002340:	e192      	b.n	8002668 <__aeabi_dmul+0x42c>
 8002342:	2b01      	cmp	r3, #1
 8002344:	d110      	bne.n	8002368 <__aeabi_dmul+0x12c>
 8002346:	2300      	movs	r3, #0
 8002348:	2400      	movs	r4, #0
 800234a:	2200      	movs	r2, #0
 800234c:	e7d4      	b.n	80022f8 <__aeabi_dmul+0xbc>
 800234e:	2201      	movs	r2, #1
 8002350:	087b      	lsrs	r3, r7, #1
 8002352:	403a      	ands	r2, r7
 8002354:	4313      	orrs	r3, r2
 8002356:	4652      	mov	r2, sl
 8002358:	07d2      	lsls	r2, r2, #31
 800235a:	4313      	orrs	r3, r2
 800235c:	4698      	mov	r8, r3
 800235e:	4653      	mov	r3, sl
 8002360:	085b      	lsrs	r3, r3, #1
 8002362:	469a      	mov	sl, r3
 8002364:	9b03      	ldr	r3, [sp, #12]
 8002366:	4699      	mov	r9, r3
 8002368:	465b      	mov	r3, fp
 800236a:	1c58      	adds	r0, r3, #1
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	445b      	add	r3, fp
 8002372:	2b00      	cmp	r3, #0
 8002374:	dc00      	bgt.n	8002378 <__aeabi_dmul+0x13c>
 8002376:	e1b1      	b.n	80026dc <__aeabi_dmul+0x4a0>
 8002378:	4642      	mov	r2, r8
 800237a:	0752      	lsls	r2, r2, #29
 800237c:	d00b      	beq.n	8002396 <__aeabi_dmul+0x15a>
 800237e:	220f      	movs	r2, #15
 8002380:	4641      	mov	r1, r8
 8002382:	400a      	ands	r2, r1
 8002384:	2a04      	cmp	r2, #4
 8002386:	d006      	beq.n	8002396 <__aeabi_dmul+0x15a>
 8002388:	4642      	mov	r2, r8
 800238a:	1d11      	adds	r1, r2, #4
 800238c:	4541      	cmp	r1, r8
 800238e:	4192      	sbcs	r2, r2
 8002390:	4688      	mov	r8, r1
 8002392:	4252      	negs	r2, r2
 8002394:	4492      	add	sl, r2
 8002396:	4652      	mov	r2, sl
 8002398:	01d2      	lsls	r2, r2, #7
 800239a:	d506      	bpl.n	80023aa <__aeabi_dmul+0x16e>
 800239c:	4652      	mov	r2, sl
 800239e:	4b80      	ldr	r3, [pc, #512]	@ (80025a0 <__aeabi_dmul+0x364>)
 80023a0:	401a      	ands	r2, r3
 80023a2:	2380      	movs	r3, #128	@ 0x80
 80023a4:	4692      	mov	sl, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	18c3      	adds	r3, r0, r3
 80023aa:	4a7e      	ldr	r2, [pc, #504]	@ (80025a4 <__aeabi_dmul+0x368>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	dd00      	ble.n	80023b2 <__aeabi_dmul+0x176>
 80023b0:	e18f      	b.n	80026d2 <__aeabi_dmul+0x496>
 80023b2:	4642      	mov	r2, r8
 80023b4:	08d1      	lsrs	r1, r2, #3
 80023b6:	4652      	mov	r2, sl
 80023b8:	0752      	lsls	r2, r2, #29
 80023ba:	430a      	orrs	r2, r1
 80023bc:	4651      	mov	r1, sl
 80023be:	055b      	lsls	r3, r3, #21
 80023c0:	024c      	lsls	r4, r1, #9
 80023c2:	0b24      	lsrs	r4, r4, #12
 80023c4:	0d5b      	lsrs	r3, r3, #21
 80023c6:	e797      	b.n	80022f8 <__aeabi_dmul+0xbc>
 80023c8:	4b73      	ldr	r3, [pc, #460]	@ (8002598 <__aeabi_dmul+0x35c>)
 80023ca:	4326      	orrs	r6, r4
 80023cc:	469c      	mov	ip, r3
 80023ce:	44e3      	add	fp, ip
 80023d0:	2e00      	cmp	r6, #0
 80023d2:	d100      	bne.n	80023d6 <__aeabi_dmul+0x19a>
 80023d4:	e16f      	b.n	80026b6 <__aeabi_dmul+0x47a>
 80023d6:	2303      	movs	r3, #3
 80023d8:	4649      	mov	r1, r9
 80023da:	431d      	orrs	r5, r3
 80023dc:	9b00      	ldr	r3, [sp, #0]
 80023de:	4059      	eors	r1, r3
 80023e0:	b2cb      	uxtb	r3, r1
 80023e2:	9303      	str	r3, [sp, #12]
 80023e4:	2d0a      	cmp	r5, #10
 80023e6:	dd00      	ble.n	80023ea <__aeabi_dmul+0x1ae>
 80023e8:	e133      	b.n	8002652 <__aeabi_dmul+0x416>
 80023ea:	2301      	movs	r3, #1
 80023ec:	40ab      	lsls	r3, r5
 80023ee:	001d      	movs	r5, r3
 80023f0:	2303      	movs	r3, #3
 80023f2:	9302      	str	r3, [sp, #8]
 80023f4:	2288      	movs	r2, #136	@ 0x88
 80023f6:	422a      	tst	r2, r5
 80023f8:	d197      	bne.n	800232a <__aeabi_dmul+0xee>
 80023fa:	4642      	mov	r2, r8
 80023fc:	4643      	mov	r3, r8
 80023fe:	0412      	lsls	r2, r2, #16
 8002400:	0c12      	lsrs	r2, r2, #16
 8002402:	0016      	movs	r6, r2
 8002404:	9801      	ldr	r0, [sp, #4]
 8002406:	0c1d      	lsrs	r5, r3, #16
 8002408:	0c03      	lsrs	r3, r0, #16
 800240a:	0400      	lsls	r0, r0, #16
 800240c:	0c00      	lsrs	r0, r0, #16
 800240e:	4346      	muls	r6, r0
 8002410:	46b4      	mov	ip, r6
 8002412:	001e      	movs	r6, r3
 8002414:	436e      	muls	r6, r5
 8002416:	9600      	str	r6, [sp, #0]
 8002418:	0016      	movs	r6, r2
 800241a:	0007      	movs	r7, r0
 800241c:	435e      	muls	r6, r3
 800241e:	4661      	mov	r1, ip
 8002420:	46b0      	mov	r8, r6
 8002422:	436f      	muls	r7, r5
 8002424:	0c0e      	lsrs	r6, r1, #16
 8002426:	44b8      	add	r8, r7
 8002428:	4446      	add	r6, r8
 800242a:	42b7      	cmp	r7, r6
 800242c:	d905      	bls.n	800243a <__aeabi_dmul+0x1fe>
 800242e:	2180      	movs	r1, #128	@ 0x80
 8002430:	0249      	lsls	r1, r1, #9
 8002432:	4688      	mov	r8, r1
 8002434:	9f00      	ldr	r7, [sp, #0]
 8002436:	4447      	add	r7, r8
 8002438:	9700      	str	r7, [sp, #0]
 800243a:	4661      	mov	r1, ip
 800243c:	0409      	lsls	r1, r1, #16
 800243e:	0c09      	lsrs	r1, r1, #16
 8002440:	0c37      	lsrs	r7, r6, #16
 8002442:	0436      	lsls	r6, r6, #16
 8002444:	468c      	mov	ip, r1
 8002446:	0031      	movs	r1, r6
 8002448:	4461      	add	r1, ip
 800244a:	9101      	str	r1, [sp, #4]
 800244c:	0011      	movs	r1, r2
 800244e:	0c26      	lsrs	r6, r4, #16
 8002450:	0424      	lsls	r4, r4, #16
 8002452:	0c24      	lsrs	r4, r4, #16
 8002454:	4361      	muls	r1, r4
 8002456:	468c      	mov	ip, r1
 8002458:	0021      	movs	r1, r4
 800245a:	4369      	muls	r1, r5
 800245c:	4689      	mov	r9, r1
 800245e:	4661      	mov	r1, ip
 8002460:	0c09      	lsrs	r1, r1, #16
 8002462:	4688      	mov	r8, r1
 8002464:	4372      	muls	r2, r6
 8002466:	444a      	add	r2, r9
 8002468:	4442      	add	r2, r8
 800246a:	4375      	muls	r5, r6
 800246c:	4591      	cmp	r9, r2
 800246e:	d903      	bls.n	8002478 <__aeabi_dmul+0x23c>
 8002470:	2180      	movs	r1, #128	@ 0x80
 8002472:	0249      	lsls	r1, r1, #9
 8002474:	4688      	mov	r8, r1
 8002476:	4445      	add	r5, r8
 8002478:	0c11      	lsrs	r1, r2, #16
 800247a:	4688      	mov	r8, r1
 800247c:	4661      	mov	r1, ip
 800247e:	0409      	lsls	r1, r1, #16
 8002480:	0c09      	lsrs	r1, r1, #16
 8002482:	468c      	mov	ip, r1
 8002484:	0412      	lsls	r2, r2, #16
 8002486:	4462      	add	r2, ip
 8002488:	18b9      	adds	r1, r7, r2
 800248a:	9102      	str	r1, [sp, #8]
 800248c:	4651      	mov	r1, sl
 800248e:	0c09      	lsrs	r1, r1, #16
 8002490:	468c      	mov	ip, r1
 8002492:	4651      	mov	r1, sl
 8002494:	040f      	lsls	r7, r1, #16
 8002496:	0c3f      	lsrs	r7, r7, #16
 8002498:	0039      	movs	r1, r7
 800249a:	4341      	muls	r1, r0
 800249c:	4445      	add	r5, r8
 800249e:	4688      	mov	r8, r1
 80024a0:	4661      	mov	r1, ip
 80024a2:	4341      	muls	r1, r0
 80024a4:	468a      	mov	sl, r1
 80024a6:	4641      	mov	r1, r8
 80024a8:	4660      	mov	r0, ip
 80024aa:	0c09      	lsrs	r1, r1, #16
 80024ac:	4689      	mov	r9, r1
 80024ae:	4358      	muls	r0, r3
 80024b0:	437b      	muls	r3, r7
 80024b2:	4453      	add	r3, sl
 80024b4:	444b      	add	r3, r9
 80024b6:	459a      	cmp	sl, r3
 80024b8:	d903      	bls.n	80024c2 <__aeabi_dmul+0x286>
 80024ba:	2180      	movs	r1, #128	@ 0x80
 80024bc:	0249      	lsls	r1, r1, #9
 80024be:	4689      	mov	r9, r1
 80024c0:	4448      	add	r0, r9
 80024c2:	0c19      	lsrs	r1, r3, #16
 80024c4:	4689      	mov	r9, r1
 80024c6:	4641      	mov	r1, r8
 80024c8:	0409      	lsls	r1, r1, #16
 80024ca:	0c09      	lsrs	r1, r1, #16
 80024cc:	4688      	mov	r8, r1
 80024ce:	0039      	movs	r1, r7
 80024d0:	4361      	muls	r1, r4
 80024d2:	041b      	lsls	r3, r3, #16
 80024d4:	4443      	add	r3, r8
 80024d6:	4688      	mov	r8, r1
 80024d8:	4661      	mov	r1, ip
 80024da:	434c      	muls	r4, r1
 80024dc:	4371      	muls	r1, r6
 80024de:	468c      	mov	ip, r1
 80024e0:	4641      	mov	r1, r8
 80024e2:	4377      	muls	r7, r6
 80024e4:	0c0e      	lsrs	r6, r1, #16
 80024e6:	193f      	adds	r7, r7, r4
 80024e8:	19f6      	adds	r6, r6, r7
 80024ea:	4448      	add	r0, r9
 80024ec:	42b4      	cmp	r4, r6
 80024ee:	d903      	bls.n	80024f8 <__aeabi_dmul+0x2bc>
 80024f0:	2180      	movs	r1, #128	@ 0x80
 80024f2:	0249      	lsls	r1, r1, #9
 80024f4:	4689      	mov	r9, r1
 80024f6:	44cc      	add	ip, r9
 80024f8:	9902      	ldr	r1, [sp, #8]
 80024fa:	9f00      	ldr	r7, [sp, #0]
 80024fc:	4689      	mov	r9, r1
 80024fe:	0431      	lsls	r1, r6, #16
 8002500:	444f      	add	r7, r9
 8002502:	4689      	mov	r9, r1
 8002504:	4641      	mov	r1, r8
 8002506:	4297      	cmp	r7, r2
 8002508:	4192      	sbcs	r2, r2
 800250a:	040c      	lsls	r4, r1, #16
 800250c:	0c24      	lsrs	r4, r4, #16
 800250e:	444c      	add	r4, r9
 8002510:	18ff      	adds	r7, r7, r3
 8002512:	4252      	negs	r2, r2
 8002514:	1964      	adds	r4, r4, r5
 8002516:	18a1      	adds	r1, r4, r2
 8002518:	429f      	cmp	r7, r3
 800251a:	419b      	sbcs	r3, r3
 800251c:	4688      	mov	r8, r1
 800251e:	4682      	mov	sl, r0
 8002520:	425b      	negs	r3, r3
 8002522:	4699      	mov	r9, r3
 8002524:	4590      	cmp	r8, r2
 8002526:	4192      	sbcs	r2, r2
 8002528:	42ac      	cmp	r4, r5
 800252a:	41a4      	sbcs	r4, r4
 800252c:	44c2      	add	sl, r8
 800252e:	44d1      	add	r9, sl
 8002530:	4252      	negs	r2, r2
 8002532:	4264      	negs	r4, r4
 8002534:	4314      	orrs	r4, r2
 8002536:	4599      	cmp	r9, r3
 8002538:	419b      	sbcs	r3, r3
 800253a:	4582      	cmp	sl, r0
 800253c:	4192      	sbcs	r2, r2
 800253e:	425b      	negs	r3, r3
 8002540:	4252      	negs	r2, r2
 8002542:	4313      	orrs	r3, r2
 8002544:	464a      	mov	r2, r9
 8002546:	0c36      	lsrs	r6, r6, #16
 8002548:	19a4      	adds	r4, r4, r6
 800254a:	18e3      	adds	r3, r4, r3
 800254c:	4463      	add	r3, ip
 800254e:	025b      	lsls	r3, r3, #9
 8002550:	0dd2      	lsrs	r2, r2, #23
 8002552:	431a      	orrs	r2, r3
 8002554:	9901      	ldr	r1, [sp, #4]
 8002556:	4692      	mov	sl, r2
 8002558:	027a      	lsls	r2, r7, #9
 800255a:	430a      	orrs	r2, r1
 800255c:	1e50      	subs	r0, r2, #1
 800255e:	4182      	sbcs	r2, r0
 8002560:	0dff      	lsrs	r7, r7, #23
 8002562:	4317      	orrs	r7, r2
 8002564:	464a      	mov	r2, r9
 8002566:	0252      	lsls	r2, r2, #9
 8002568:	4317      	orrs	r7, r2
 800256a:	46b8      	mov	r8, r7
 800256c:	01db      	lsls	r3, r3, #7
 800256e:	d500      	bpl.n	8002572 <__aeabi_dmul+0x336>
 8002570:	e6ed      	b.n	800234e <__aeabi_dmul+0x112>
 8002572:	4b0d      	ldr	r3, [pc, #52]	@ (80025a8 <__aeabi_dmul+0x36c>)
 8002574:	9a03      	ldr	r2, [sp, #12]
 8002576:	445b      	add	r3, fp
 8002578:	4691      	mov	r9, r2
 800257a:	2b00      	cmp	r3, #0
 800257c:	dc00      	bgt.n	8002580 <__aeabi_dmul+0x344>
 800257e:	e0ac      	b.n	80026da <__aeabi_dmul+0x49e>
 8002580:	003a      	movs	r2, r7
 8002582:	0752      	lsls	r2, r2, #29
 8002584:	d100      	bne.n	8002588 <__aeabi_dmul+0x34c>
 8002586:	e710      	b.n	80023aa <__aeabi_dmul+0x16e>
 8002588:	220f      	movs	r2, #15
 800258a:	4658      	mov	r0, fp
 800258c:	403a      	ands	r2, r7
 800258e:	2a04      	cmp	r2, #4
 8002590:	d000      	beq.n	8002594 <__aeabi_dmul+0x358>
 8002592:	e6f9      	b.n	8002388 <__aeabi_dmul+0x14c>
 8002594:	e709      	b.n	80023aa <__aeabi_dmul+0x16e>
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	000007ff 	.word	0x000007ff
 800259c:	fffffc01 	.word	0xfffffc01
 80025a0:	feffffff 	.word	0xfeffffff
 80025a4:	000007fe 	.word	0x000007fe
 80025a8:	000003ff 	.word	0x000003ff
 80025ac:	0022      	movs	r2, r4
 80025ae:	4332      	orrs	r2, r6
 80025b0:	d06f      	beq.n	8002692 <__aeabi_dmul+0x456>
 80025b2:	2c00      	cmp	r4, #0
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dmul+0x37c>
 80025b6:	e0c2      	b.n	800273e <__aeabi_dmul+0x502>
 80025b8:	0020      	movs	r0, r4
 80025ba:	f000 fe61 	bl	8003280 <__clzsi2>
 80025be:	0002      	movs	r2, r0
 80025c0:	0003      	movs	r3, r0
 80025c2:	3a0b      	subs	r2, #11
 80025c4:	201d      	movs	r0, #29
 80025c6:	1a82      	subs	r2, r0, r2
 80025c8:	0030      	movs	r0, r6
 80025ca:	0019      	movs	r1, r3
 80025cc:	40d0      	lsrs	r0, r2
 80025ce:	3908      	subs	r1, #8
 80025d0:	408c      	lsls	r4, r1
 80025d2:	0002      	movs	r2, r0
 80025d4:	4322      	orrs	r2, r4
 80025d6:	0034      	movs	r4, r6
 80025d8:	408c      	lsls	r4, r1
 80025da:	4659      	mov	r1, fp
 80025dc:	1acb      	subs	r3, r1, r3
 80025de:	4986      	ldr	r1, [pc, #536]	@ (80027f8 <__aeabi_dmul+0x5bc>)
 80025e0:	468b      	mov	fp, r1
 80025e2:	449b      	add	fp, r3
 80025e4:	2d0a      	cmp	r5, #10
 80025e6:	dd00      	ble.n	80025ea <__aeabi_dmul+0x3ae>
 80025e8:	e6a4      	b.n	8002334 <__aeabi_dmul+0xf8>
 80025ea:	4649      	mov	r1, r9
 80025ec:	9b00      	ldr	r3, [sp, #0]
 80025ee:	9401      	str	r4, [sp, #4]
 80025f0:	4059      	eors	r1, r3
 80025f2:	b2cb      	uxtb	r3, r1
 80025f4:	0014      	movs	r4, r2
 80025f6:	2000      	movs	r0, #0
 80025f8:	9303      	str	r3, [sp, #12]
 80025fa:	2d02      	cmp	r5, #2
 80025fc:	dd00      	ble.n	8002600 <__aeabi_dmul+0x3c4>
 80025fe:	e667      	b.n	80022d0 <__aeabi_dmul+0x94>
 8002600:	e6fb      	b.n	80023fa <__aeabi_dmul+0x1be>
 8002602:	4653      	mov	r3, sl
 8002604:	4303      	orrs	r3, r0
 8002606:	4698      	mov	r8, r3
 8002608:	d03c      	beq.n	8002684 <__aeabi_dmul+0x448>
 800260a:	4653      	mov	r3, sl
 800260c:	2b00      	cmp	r3, #0
 800260e:	d100      	bne.n	8002612 <__aeabi_dmul+0x3d6>
 8002610:	e0a3      	b.n	800275a <__aeabi_dmul+0x51e>
 8002612:	4650      	mov	r0, sl
 8002614:	f000 fe34 	bl	8003280 <__clzsi2>
 8002618:	230b      	movs	r3, #11
 800261a:	425b      	negs	r3, r3
 800261c:	469c      	mov	ip, r3
 800261e:	0002      	movs	r2, r0
 8002620:	4484      	add	ip, r0
 8002622:	0011      	movs	r1, r2
 8002624:	4650      	mov	r0, sl
 8002626:	3908      	subs	r1, #8
 8002628:	4088      	lsls	r0, r1
 800262a:	231d      	movs	r3, #29
 800262c:	4680      	mov	r8, r0
 800262e:	4660      	mov	r0, ip
 8002630:	1a1b      	subs	r3, r3, r0
 8002632:	0020      	movs	r0, r4
 8002634:	40d8      	lsrs	r0, r3
 8002636:	0003      	movs	r3, r0
 8002638:	4640      	mov	r0, r8
 800263a:	4303      	orrs	r3, r0
 800263c:	469a      	mov	sl, r3
 800263e:	0023      	movs	r3, r4
 8002640:	408b      	lsls	r3, r1
 8002642:	4698      	mov	r8, r3
 8002644:	4b6c      	ldr	r3, [pc, #432]	@ (80027f8 <__aeabi_dmul+0x5bc>)
 8002646:	2500      	movs	r5, #0
 8002648:	1a9b      	subs	r3, r3, r2
 800264a:	469b      	mov	fp, r3
 800264c:	2300      	movs	r3, #0
 800264e:	9302      	str	r3, [sp, #8]
 8002650:	e61a      	b.n	8002288 <__aeabi_dmul+0x4c>
 8002652:	2d0f      	cmp	r5, #15
 8002654:	d000      	beq.n	8002658 <__aeabi_dmul+0x41c>
 8002656:	e0c9      	b.n	80027ec <__aeabi_dmul+0x5b0>
 8002658:	2380      	movs	r3, #128	@ 0x80
 800265a:	4652      	mov	r2, sl
 800265c:	031b      	lsls	r3, r3, #12
 800265e:	421a      	tst	r2, r3
 8002660:	d002      	beq.n	8002668 <__aeabi_dmul+0x42c>
 8002662:	421c      	tst	r4, r3
 8002664:	d100      	bne.n	8002668 <__aeabi_dmul+0x42c>
 8002666:	e092      	b.n	800278e <__aeabi_dmul+0x552>
 8002668:	2480      	movs	r4, #128	@ 0x80
 800266a:	4653      	mov	r3, sl
 800266c:	0324      	lsls	r4, r4, #12
 800266e:	431c      	orrs	r4, r3
 8002670:	0324      	lsls	r4, r4, #12
 8002672:	4642      	mov	r2, r8
 8002674:	0b24      	lsrs	r4, r4, #12
 8002676:	e63e      	b.n	80022f6 <__aeabi_dmul+0xba>
 8002678:	469b      	mov	fp, r3
 800267a:	2303      	movs	r3, #3
 800267c:	4680      	mov	r8, r0
 800267e:	250c      	movs	r5, #12
 8002680:	9302      	str	r3, [sp, #8]
 8002682:	e601      	b.n	8002288 <__aeabi_dmul+0x4c>
 8002684:	2300      	movs	r3, #0
 8002686:	469a      	mov	sl, r3
 8002688:	469b      	mov	fp, r3
 800268a:	3301      	adds	r3, #1
 800268c:	2504      	movs	r5, #4
 800268e:	9302      	str	r3, [sp, #8]
 8002690:	e5fa      	b.n	8002288 <__aeabi_dmul+0x4c>
 8002692:	2101      	movs	r1, #1
 8002694:	430d      	orrs	r5, r1
 8002696:	2d0a      	cmp	r5, #10
 8002698:	dd00      	ble.n	800269c <__aeabi_dmul+0x460>
 800269a:	e64b      	b.n	8002334 <__aeabi_dmul+0xf8>
 800269c:	4649      	mov	r1, r9
 800269e:	9800      	ldr	r0, [sp, #0]
 80026a0:	4041      	eors	r1, r0
 80026a2:	b2c9      	uxtb	r1, r1
 80026a4:	9103      	str	r1, [sp, #12]
 80026a6:	2d02      	cmp	r5, #2
 80026a8:	dc00      	bgt.n	80026ac <__aeabi_dmul+0x470>
 80026aa:	e096      	b.n	80027da <__aeabi_dmul+0x59e>
 80026ac:	2300      	movs	r3, #0
 80026ae:	2400      	movs	r4, #0
 80026b0:	2001      	movs	r0, #1
 80026b2:	9301      	str	r3, [sp, #4]
 80026b4:	e60c      	b.n	80022d0 <__aeabi_dmul+0x94>
 80026b6:	4649      	mov	r1, r9
 80026b8:	2302      	movs	r3, #2
 80026ba:	9a00      	ldr	r2, [sp, #0]
 80026bc:	432b      	orrs	r3, r5
 80026be:	4051      	eors	r1, r2
 80026c0:	b2ca      	uxtb	r2, r1
 80026c2:	9203      	str	r2, [sp, #12]
 80026c4:	2b0a      	cmp	r3, #10
 80026c6:	dd00      	ble.n	80026ca <__aeabi_dmul+0x48e>
 80026c8:	e634      	b.n	8002334 <__aeabi_dmul+0xf8>
 80026ca:	2d00      	cmp	r5, #0
 80026cc:	d157      	bne.n	800277e <__aeabi_dmul+0x542>
 80026ce:	9b03      	ldr	r3, [sp, #12]
 80026d0:	4699      	mov	r9, r3
 80026d2:	2400      	movs	r4, #0
 80026d4:	2200      	movs	r2, #0
 80026d6:	4b49      	ldr	r3, [pc, #292]	@ (80027fc <__aeabi_dmul+0x5c0>)
 80026d8:	e60e      	b.n	80022f8 <__aeabi_dmul+0xbc>
 80026da:	4658      	mov	r0, fp
 80026dc:	2101      	movs	r1, #1
 80026de:	1ac9      	subs	r1, r1, r3
 80026e0:	2938      	cmp	r1, #56	@ 0x38
 80026e2:	dd00      	ble.n	80026e6 <__aeabi_dmul+0x4aa>
 80026e4:	e62f      	b.n	8002346 <__aeabi_dmul+0x10a>
 80026e6:	291f      	cmp	r1, #31
 80026e8:	dd56      	ble.n	8002798 <__aeabi_dmul+0x55c>
 80026ea:	221f      	movs	r2, #31
 80026ec:	4654      	mov	r4, sl
 80026ee:	4252      	negs	r2, r2
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	40dc      	lsrs	r4, r3
 80026f4:	2920      	cmp	r1, #32
 80026f6:	d007      	beq.n	8002708 <__aeabi_dmul+0x4cc>
 80026f8:	4b41      	ldr	r3, [pc, #260]	@ (8002800 <__aeabi_dmul+0x5c4>)
 80026fa:	4642      	mov	r2, r8
 80026fc:	469c      	mov	ip, r3
 80026fe:	4653      	mov	r3, sl
 8002700:	4460      	add	r0, ip
 8002702:	4083      	lsls	r3, r0
 8002704:	431a      	orrs	r2, r3
 8002706:	4690      	mov	r8, r2
 8002708:	4642      	mov	r2, r8
 800270a:	2107      	movs	r1, #7
 800270c:	1e53      	subs	r3, r2, #1
 800270e:	419a      	sbcs	r2, r3
 8002710:	000b      	movs	r3, r1
 8002712:	4322      	orrs	r2, r4
 8002714:	4013      	ands	r3, r2
 8002716:	2400      	movs	r4, #0
 8002718:	4211      	tst	r1, r2
 800271a:	d009      	beq.n	8002730 <__aeabi_dmul+0x4f4>
 800271c:	230f      	movs	r3, #15
 800271e:	4013      	ands	r3, r2
 8002720:	2b04      	cmp	r3, #4
 8002722:	d05d      	beq.n	80027e0 <__aeabi_dmul+0x5a4>
 8002724:	1d11      	adds	r1, r2, #4
 8002726:	4291      	cmp	r1, r2
 8002728:	419b      	sbcs	r3, r3
 800272a:	000a      	movs	r2, r1
 800272c:	425b      	negs	r3, r3
 800272e:	075b      	lsls	r3, r3, #29
 8002730:	08d2      	lsrs	r2, r2, #3
 8002732:	431a      	orrs	r2, r3
 8002734:	2300      	movs	r3, #0
 8002736:	e5df      	b.n	80022f8 <__aeabi_dmul+0xbc>
 8002738:	9b03      	ldr	r3, [sp, #12]
 800273a:	4699      	mov	r9, r3
 800273c:	e5fa      	b.n	8002334 <__aeabi_dmul+0xf8>
 800273e:	9801      	ldr	r0, [sp, #4]
 8002740:	f000 fd9e 	bl	8003280 <__clzsi2>
 8002744:	0002      	movs	r2, r0
 8002746:	0003      	movs	r3, r0
 8002748:	3215      	adds	r2, #21
 800274a:	3320      	adds	r3, #32
 800274c:	2a1c      	cmp	r2, #28
 800274e:	dc00      	bgt.n	8002752 <__aeabi_dmul+0x516>
 8002750:	e738      	b.n	80025c4 <__aeabi_dmul+0x388>
 8002752:	9a01      	ldr	r2, [sp, #4]
 8002754:	3808      	subs	r0, #8
 8002756:	4082      	lsls	r2, r0
 8002758:	e73f      	b.n	80025da <__aeabi_dmul+0x39e>
 800275a:	f000 fd91 	bl	8003280 <__clzsi2>
 800275e:	2315      	movs	r3, #21
 8002760:	469c      	mov	ip, r3
 8002762:	4484      	add	ip, r0
 8002764:	0002      	movs	r2, r0
 8002766:	4663      	mov	r3, ip
 8002768:	3220      	adds	r2, #32
 800276a:	2b1c      	cmp	r3, #28
 800276c:	dc00      	bgt.n	8002770 <__aeabi_dmul+0x534>
 800276e:	e758      	b.n	8002622 <__aeabi_dmul+0x3e6>
 8002770:	2300      	movs	r3, #0
 8002772:	4698      	mov	r8, r3
 8002774:	0023      	movs	r3, r4
 8002776:	3808      	subs	r0, #8
 8002778:	4083      	lsls	r3, r0
 800277a:	469a      	mov	sl, r3
 800277c:	e762      	b.n	8002644 <__aeabi_dmul+0x408>
 800277e:	001d      	movs	r5, r3
 8002780:	2300      	movs	r3, #0
 8002782:	2400      	movs	r4, #0
 8002784:	2002      	movs	r0, #2
 8002786:	9301      	str	r3, [sp, #4]
 8002788:	e5a2      	b.n	80022d0 <__aeabi_dmul+0x94>
 800278a:	9002      	str	r0, [sp, #8]
 800278c:	e632      	b.n	80023f4 <__aeabi_dmul+0x1b8>
 800278e:	431c      	orrs	r4, r3
 8002790:	9b00      	ldr	r3, [sp, #0]
 8002792:	9a01      	ldr	r2, [sp, #4]
 8002794:	4699      	mov	r9, r3
 8002796:	e5ae      	b.n	80022f6 <__aeabi_dmul+0xba>
 8002798:	4b1a      	ldr	r3, [pc, #104]	@ (8002804 <__aeabi_dmul+0x5c8>)
 800279a:	4652      	mov	r2, sl
 800279c:	18c3      	adds	r3, r0, r3
 800279e:	4640      	mov	r0, r8
 80027a0:	409a      	lsls	r2, r3
 80027a2:	40c8      	lsrs	r0, r1
 80027a4:	4302      	orrs	r2, r0
 80027a6:	4640      	mov	r0, r8
 80027a8:	4098      	lsls	r0, r3
 80027aa:	0003      	movs	r3, r0
 80027ac:	1e58      	subs	r0, r3, #1
 80027ae:	4183      	sbcs	r3, r0
 80027b0:	4654      	mov	r4, sl
 80027b2:	431a      	orrs	r2, r3
 80027b4:	40cc      	lsrs	r4, r1
 80027b6:	0753      	lsls	r3, r2, #29
 80027b8:	d009      	beq.n	80027ce <__aeabi_dmul+0x592>
 80027ba:	230f      	movs	r3, #15
 80027bc:	4013      	ands	r3, r2
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d005      	beq.n	80027ce <__aeabi_dmul+0x592>
 80027c2:	1d13      	adds	r3, r2, #4
 80027c4:	4293      	cmp	r3, r2
 80027c6:	4192      	sbcs	r2, r2
 80027c8:	4252      	negs	r2, r2
 80027ca:	18a4      	adds	r4, r4, r2
 80027cc:	001a      	movs	r2, r3
 80027ce:	0223      	lsls	r3, r4, #8
 80027d0:	d508      	bpl.n	80027e4 <__aeabi_dmul+0x5a8>
 80027d2:	2301      	movs	r3, #1
 80027d4:	2400      	movs	r4, #0
 80027d6:	2200      	movs	r2, #0
 80027d8:	e58e      	b.n	80022f8 <__aeabi_dmul+0xbc>
 80027da:	4689      	mov	r9, r1
 80027dc:	2400      	movs	r4, #0
 80027de:	e58b      	b.n	80022f8 <__aeabi_dmul+0xbc>
 80027e0:	2300      	movs	r3, #0
 80027e2:	e7a5      	b.n	8002730 <__aeabi_dmul+0x4f4>
 80027e4:	0763      	lsls	r3, r4, #29
 80027e6:	0264      	lsls	r4, r4, #9
 80027e8:	0b24      	lsrs	r4, r4, #12
 80027ea:	e7a1      	b.n	8002730 <__aeabi_dmul+0x4f4>
 80027ec:	9b00      	ldr	r3, [sp, #0]
 80027ee:	46a2      	mov	sl, r4
 80027f0:	4699      	mov	r9, r3
 80027f2:	9b01      	ldr	r3, [sp, #4]
 80027f4:	4698      	mov	r8, r3
 80027f6:	e737      	b.n	8002668 <__aeabi_dmul+0x42c>
 80027f8:	fffffc0d 	.word	0xfffffc0d
 80027fc:	000007ff 	.word	0x000007ff
 8002800:	0000043e 	.word	0x0000043e
 8002804:	0000041e 	.word	0x0000041e

08002808 <__aeabi_dsub>:
 8002808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800280a:	4657      	mov	r7, sl
 800280c:	464e      	mov	r6, r9
 800280e:	4645      	mov	r5, r8
 8002810:	46de      	mov	lr, fp
 8002812:	b5e0      	push	{r5, r6, r7, lr}
 8002814:	b083      	sub	sp, #12
 8002816:	9000      	str	r0, [sp, #0]
 8002818:	9101      	str	r1, [sp, #4]
 800281a:	030c      	lsls	r4, r1, #12
 800281c:	004d      	lsls	r5, r1, #1
 800281e:	0fce      	lsrs	r6, r1, #31
 8002820:	0a61      	lsrs	r1, r4, #9
 8002822:	9c00      	ldr	r4, [sp, #0]
 8002824:	005f      	lsls	r7, r3, #1
 8002826:	0f64      	lsrs	r4, r4, #29
 8002828:	430c      	orrs	r4, r1
 800282a:	9900      	ldr	r1, [sp, #0]
 800282c:	9200      	str	r2, [sp, #0]
 800282e:	9301      	str	r3, [sp, #4]
 8002830:	00c8      	lsls	r0, r1, #3
 8002832:	0319      	lsls	r1, r3, #12
 8002834:	0d7b      	lsrs	r3, r7, #21
 8002836:	4699      	mov	r9, r3
 8002838:	9b01      	ldr	r3, [sp, #4]
 800283a:	4fcc      	ldr	r7, [pc, #816]	@ (8002b6c <__aeabi_dsub+0x364>)
 800283c:	0fdb      	lsrs	r3, r3, #31
 800283e:	469c      	mov	ip, r3
 8002840:	0a4b      	lsrs	r3, r1, #9
 8002842:	9900      	ldr	r1, [sp, #0]
 8002844:	4680      	mov	r8, r0
 8002846:	0f49      	lsrs	r1, r1, #29
 8002848:	4319      	orrs	r1, r3
 800284a:	9b00      	ldr	r3, [sp, #0]
 800284c:	468b      	mov	fp, r1
 800284e:	00da      	lsls	r2, r3, #3
 8002850:	4692      	mov	sl, r2
 8002852:	0d6d      	lsrs	r5, r5, #21
 8002854:	45b9      	cmp	r9, r7
 8002856:	d100      	bne.n	800285a <__aeabi_dsub+0x52>
 8002858:	e0bf      	b.n	80029da <__aeabi_dsub+0x1d2>
 800285a:	2301      	movs	r3, #1
 800285c:	4661      	mov	r1, ip
 800285e:	4059      	eors	r1, r3
 8002860:	464b      	mov	r3, r9
 8002862:	468c      	mov	ip, r1
 8002864:	1aeb      	subs	r3, r5, r3
 8002866:	428e      	cmp	r6, r1
 8002868:	d075      	beq.n	8002956 <__aeabi_dsub+0x14e>
 800286a:	2b00      	cmp	r3, #0
 800286c:	dc00      	bgt.n	8002870 <__aeabi_dsub+0x68>
 800286e:	e2a3      	b.n	8002db8 <__aeabi_dsub+0x5b0>
 8002870:	4649      	mov	r1, r9
 8002872:	2900      	cmp	r1, #0
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x70>
 8002876:	e0ce      	b.n	8002a16 <__aeabi_dsub+0x20e>
 8002878:	42bd      	cmp	r5, r7
 800287a:	d100      	bne.n	800287e <__aeabi_dsub+0x76>
 800287c:	e200      	b.n	8002c80 <__aeabi_dsub+0x478>
 800287e:	2701      	movs	r7, #1
 8002880:	2b38      	cmp	r3, #56	@ 0x38
 8002882:	dc19      	bgt.n	80028b8 <__aeabi_dsub+0xb0>
 8002884:	2780      	movs	r7, #128	@ 0x80
 8002886:	4659      	mov	r1, fp
 8002888:	043f      	lsls	r7, r7, #16
 800288a:	4339      	orrs	r1, r7
 800288c:	468b      	mov	fp, r1
 800288e:	2b1f      	cmp	r3, #31
 8002890:	dd00      	ble.n	8002894 <__aeabi_dsub+0x8c>
 8002892:	e1fa      	b.n	8002c8a <__aeabi_dsub+0x482>
 8002894:	2720      	movs	r7, #32
 8002896:	1af9      	subs	r1, r7, r3
 8002898:	468c      	mov	ip, r1
 800289a:	4659      	mov	r1, fp
 800289c:	4667      	mov	r7, ip
 800289e:	40b9      	lsls	r1, r7
 80028a0:	000f      	movs	r7, r1
 80028a2:	0011      	movs	r1, r2
 80028a4:	40d9      	lsrs	r1, r3
 80028a6:	430f      	orrs	r7, r1
 80028a8:	4661      	mov	r1, ip
 80028aa:	408a      	lsls	r2, r1
 80028ac:	1e51      	subs	r1, r2, #1
 80028ae:	418a      	sbcs	r2, r1
 80028b0:	4659      	mov	r1, fp
 80028b2:	40d9      	lsrs	r1, r3
 80028b4:	4317      	orrs	r7, r2
 80028b6:	1a64      	subs	r4, r4, r1
 80028b8:	1bc7      	subs	r7, r0, r7
 80028ba:	42b8      	cmp	r0, r7
 80028bc:	4180      	sbcs	r0, r0
 80028be:	4240      	negs	r0, r0
 80028c0:	1a24      	subs	r4, r4, r0
 80028c2:	0223      	lsls	r3, r4, #8
 80028c4:	d400      	bmi.n	80028c8 <__aeabi_dsub+0xc0>
 80028c6:	e140      	b.n	8002b4a <__aeabi_dsub+0x342>
 80028c8:	0264      	lsls	r4, r4, #9
 80028ca:	0a64      	lsrs	r4, r4, #9
 80028cc:	2c00      	cmp	r4, #0
 80028ce:	d100      	bne.n	80028d2 <__aeabi_dsub+0xca>
 80028d0:	e154      	b.n	8002b7c <__aeabi_dsub+0x374>
 80028d2:	0020      	movs	r0, r4
 80028d4:	f000 fcd4 	bl	8003280 <__clzsi2>
 80028d8:	0003      	movs	r3, r0
 80028da:	3b08      	subs	r3, #8
 80028dc:	2120      	movs	r1, #32
 80028de:	0038      	movs	r0, r7
 80028e0:	1aca      	subs	r2, r1, r3
 80028e2:	40d0      	lsrs	r0, r2
 80028e4:	409c      	lsls	r4, r3
 80028e6:	0002      	movs	r2, r0
 80028e8:	409f      	lsls	r7, r3
 80028ea:	4322      	orrs	r2, r4
 80028ec:	429d      	cmp	r5, r3
 80028ee:	dd00      	ble.n	80028f2 <__aeabi_dsub+0xea>
 80028f0:	e1a6      	b.n	8002c40 <__aeabi_dsub+0x438>
 80028f2:	1b58      	subs	r0, r3, r5
 80028f4:	3001      	adds	r0, #1
 80028f6:	1a09      	subs	r1, r1, r0
 80028f8:	003c      	movs	r4, r7
 80028fa:	408f      	lsls	r7, r1
 80028fc:	40c4      	lsrs	r4, r0
 80028fe:	1e7b      	subs	r3, r7, #1
 8002900:	419f      	sbcs	r7, r3
 8002902:	0013      	movs	r3, r2
 8002904:	408b      	lsls	r3, r1
 8002906:	4327      	orrs	r7, r4
 8002908:	431f      	orrs	r7, r3
 800290a:	40c2      	lsrs	r2, r0
 800290c:	003b      	movs	r3, r7
 800290e:	0014      	movs	r4, r2
 8002910:	2500      	movs	r5, #0
 8002912:	4313      	orrs	r3, r2
 8002914:	d100      	bne.n	8002918 <__aeabi_dsub+0x110>
 8002916:	e1f7      	b.n	8002d08 <__aeabi_dsub+0x500>
 8002918:	077b      	lsls	r3, r7, #29
 800291a:	d100      	bne.n	800291e <__aeabi_dsub+0x116>
 800291c:	e377      	b.n	800300e <__aeabi_dsub+0x806>
 800291e:	230f      	movs	r3, #15
 8002920:	0038      	movs	r0, r7
 8002922:	403b      	ands	r3, r7
 8002924:	2b04      	cmp	r3, #4
 8002926:	d004      	beq.n	8002932 <__aeabi_dsub+0x12a>
 8002928:	1d38      	adds	r0, r7, #4
 800292a:	42b8      	cmp	r0, r7
 800292c:	41bf      	sbcs	r7, r7
 800292e:	427f      	negs	r7, r7
 8002930:	19e4      	adds	r4, r4, r7
 8002932:	0223      	lsls	r3, r4, #8
 8002934:	d400      	bmi.n	8002938 <__aeabi_dsub+0x130>
 8002936:	e368      	b.n	800300a <__aeabi_dsub+0x802>
 8002938:	4b8c      	ldr	r3, [pc, #560]	@ (8002b6c <__aeabi_dsub+0x364>)
 800293a:	3501      	adds	r5, #1
 800293c:	429d      	cmp	r5, r3
 800293e:	d100      	bne.n	8002942 <__aeabi_dsub+0x13a>
 8002940:	e0f4      	b.n	8002b2c <__aeabi_dsub+0x324>
 8002942:	4b8b      	ldr	r3, [pc, #556]	@ (8002b70 <__aeabi_dsub+0x368>)
 8002944:	056d      	lsls	r5, r5, #21
 8002946:	401c      	ands	r4, r3
 8002948:	0d6d      	lsrs	r5, r5, #21
 800294a:	0767      	lsls	r7, r4, #29
 800294c:	08c0      	lsrs	r0, r0, #3
 800294e:	0264      	lsls	r4, r4, #9
 8002950:	4307      	orrs	r7, r0
 8002952:	0b24      	lsrs	r4, r4, #12
 8002954:	e0ec      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002956:	2b00      	cmp	r3, #0
 8002958:	dc00      	bgt.n	800295c <__aeabi_dsub+0x154>
 800295a:	e329      	b.n	8002fb0 <__aeabi_dsub+0x7a8>
 800295c:	4649      	mov	r1, r9
 800295e:	2900      	cmp	r1, #0
 8002960:	d000      	beq.n	8002964 <__aeabi_dsub+0x15c>
 8002962:	e0d6      	b.n	8002b12 <__aeabi_dsub+0x30a>
 8002964:	4659      	mov	r1, fp
 8002966:	4311      	orrs	r1, r2
 8002968:	d100      	bne.n	800296c <__aeabi_dsub+0x164>
 800296a:	e12e      	b.n	8002bca <__aeabi_dsub+0x3c2>
 800296c:	1e59      	subs	r1, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d100      	bne.n	8002974 <__aeabi_dsub+0x16c>
 8002972:	e1e6      	b.n	8002d42 <__aeabi_dsub+0x53a>
 8002974:	42bb      	cmp	r3, r7
 8002976:	d100      	bne.n	800297a <__aeabi_dsub+0x172>
 8002978:	e182      	b.n	8002c80 <__aeabi_dsub+0x478>
 800297a:	2701      	movs	r7, #1
 800297c:	000b      	movs	r3, r1
 800297e:	2938      	cmp	r1, #56	@ 0x38
 8002980:	dc14      	bgt.n	80029ac <__aeabi_dsub+0x1a4>
 8002982:	2b1f      	cmp	r3, #31
 8002984:	dd00      	ble.n	8002988 <__aeabi_dsub+0x180>
 8002986:	e23c      	b.n	8002e02 <__aeabi_dsub+0x5fa>
 8002988:	2720      	movs	r7, #32
 800298a:	1af9      	subs	r1, r7, r3
 800298c:	468c      	mov	ip, r1
 800298e:	4659      	mov	r1, fp
 8002990:	4667      	mov	r7, ip
 8002992:	40b9      	lsls	r1, r7
 8002994:	000f      	movs	r7, r1
 8002996:	0011      	movs	r1, r2
 8002998:	40d9      	lsrs	r1, r3
 800299a:	430f      	orrs	r7, r1
 800299c:	4661      	mov	r1, ip
 800299e:	408a      	lsls	r2, r1
 80029a0:	1e51      	subs	r1, r2, #1
 80029a2:	418a      	sbcs	r2, r1
 80029a4:	4659      	mov	r1, fp
 80029a6:	40d9      	lsrs	r1, r3
 80029a8:	4317      	orrs	r7, r2
 80029aa:	1864      	adds	r4, r4, r1
 80029ac:	183f      	adds	r7, r7, r0
 80029ae:	4287      	cmp	r7, r0
 80029b0:	4180      	sbcs	r0, r0
 80029b2:	4240      	negs	r0, r0
 80029b4:	1824      	adds	r4, r4, r0
 80029b6:	0223      	lsls	r3, r4, #8
 80029b8:	d400      	bmi.n	80029bc <__aeabi_dsub+0x1b4>
 80029ba:	e0c6      	b.n	8002b4a <__aeabi_dsub+0x342>
 80029bc:	4b6b      	ldr	r3, [pc, #428]	@ (8002b6c <__aeabi_dsub+0x364>)
 80029be:	3501      	adds	r5, #1
 80029c0:	429d      	cmp	r5, r3
 80029c2:	d100      	bne.n	80029c6 <__aeabi_dsub+0x1be>
 80029c4:	e0b2      	b.n	8002b2c <__aeabi_dsub+0x324>
 80029c6:	2101      	movs	r1, #1
 80029c8:	4b69      	ldr	r3, [pc, #420]	@ (8002b70 <__aeabi_dsub+0x368>)
 80029ca:	087a      	lsrs	r2, r7, #1
 80029cc:	401c      	ands	r4, r3
 80029ce:	4039      	ands	r1, r7
 80029d0:	430a      	orrs	r2, r1
 80029d2:	07e7      	lsls	r7, r4, #31
 80029d4:	4317      	orrs	r7, r2
 80029d6:	0864      	lsrs	r4, r4, #1
 80029d8:	e79e      	b.n	8002918 <__aeabi_dsub+0x110>
 80029da:	4b66      	ldr	r3, [pc, #408]	@ (8002b74 <__aeabi_dsub+0x36c>)
 80029dc:	4311      	orrs	r1, r2
 80029de:	468a      	mov	sl, r1
 80029e0:	18eb      	adds	r3, r5, r3
 80029e2:	2900      	cmp	r1, #0
 80029e4:	d028      	beq.n	8002a38 <__aeabi_dsub+0x230>
 80029e6:	4566      	cmp	r6, ip
 80029e8:	d02c      	beq.n	8002a44 <__aeabi_dsub+0x23c>
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d05b      	beq.n	8002aa6 <__aeabi_dsub+0x29e>
 80029ee:	2d00      	cmp	r5, #0
 80029f0:	d100      	bne.n	80029f4 <__aeabi_dsub+0x1ec>
 80029f2:	e12c      	b.n	8002c4e <__aeabi_dsub+0x446>
 80029f4:	465b      	mov	r3, fp
 80029f6:	4666      	mov	r6, ip
 80029f8:	075f      	lsls	r7, r3, #29
 80029fa:	08d2      	lsrs	r2, r2, #3
 80029fc:	4317      	orrs	r7, r2
 80029fe:	08dd      	lsrs	r5, r3, #3
 8002a00:	003b      	movs	r3, r7
 8002a02:	432b      	orrs	r3, r5
 8002a04:	d100      	bne.n	8002a08 <__aeabi_dsub+0x200>
 8002a06:	e0e2      	b.n	8002bce <__aeabi_dsub+0x3c6>
 8002a08:	2480      	movs	r4, #128	@ 0x80
 8002a0a:	0324      	lsls	r4, r4, #12
 8002a0c:	432c      	orrs	r4, r5
 8002a0e:	0324      	lsls	r4, r4, #12
 8002a10:	4d56      	ldr	r5, [pc, #344]	@ (8002b6c <__aeabi_dsub+0x364>)
 8002a12:	0b24      	lsrs	r4, r4, #12
 8002a14:	e08c      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002a16:	4659      	mov	r1, fp
 8002a18:	4311      	orrs	r1, r2
 8002a1a:	d100      	bne.n	8002a1e <__aeabi_dsub+0x216>
 8002a1c:	e0d5      	b.n	8002bca <__aeabi_dsub+0x3c2>
 8002a1e:	1e59      	subs	r1, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d100      	bne.n	8002a26 <__aeabi_dsub+0x21e>
 8002a24:	e1b9      	b.n	8002d9a <__aeabi_dsub+0x592>
 8002a26:	42bb      	cmp	r3, r7
 8002a28:	d100      	bne.n	8002a2c <__aeabi_dsub+0x224>
 8002a2a:	e1b1      	b.n	8002d90 <__aeabi_dsub+0x588>
 8002a2c:	2701      	movs	r7, #1
 8002a2e:	000b      	movs	r3, r1
 8002a30:	2938      	cmp	r1, #56	@ 0x38
 8002a32:	dd00      	ble.n	8002a36 <__aeabi_dsub+0x22e>
 8002a34:	e740      	b.n	80028b8 <__aeabi_dsub+0xb0>
 8002a36:	e72a      	b.n	800288e <__aeabi_dsub+0x86>
 8002a38:	4661      	mov	r1, ip
 8002a3a:	2701      	movs	r7, #1
 8002a3c:	4079      	eors	r1, r7
 8002a3e:	468c      	mov	ip, r1
 8002a40:	4566      	cmp	r6, ip
 8002a42:	d1d2      	bne.n	80029ea <__aeabi_dsub+0x1e2>
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d100      	bne.n	8002a4a <__aeabi_dsub+0x242>
 8002a48:	e0c5      	b.n	8002bd6 <__aeabi_dsub+0x3ce>
 8002a4a:	2d00      	cmp	r5, #0
 8002a4c:	d000      	beq.n	8002a50 <__aeabi_dsub+0x248>
 8002a4e:	e155      	b.n	8002cfc <__aeabi_dsub+0x4f4>
 8002a50:	464b      	mov	r3, r9
 8002a52:	0025      	movs	r5, r4
 8002a54:	4305      	orrs	r5, r0
 8002a56:	d100      	bne.n	8002a5a <__aeabi_dsub+0x252>
 8002a58:	e212      	b.n	8002e80 <__aeabi_dsub+0x678>
 8002a5a:	1e59      	subs	r1, r3, #1
 8002a5c:	468c      	mov	ip, r1
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d100      	bne.n	8002a64 <__aeabi_dsub+0x25c>
 8002a62:	e249      	b.n	8002ef8 <__aeabi_dsub+0x6f0>
 8002a64:	4d41      	ldr	r5, [pc, #260]	@ (8002b6c <__aeabi_dsub+0x364>)
 8002a66:	42ab      	cmp	r3, r5
 8002a68:	d100      	bne.n	8002a6c <__aeabi_dsub+0x264>
 8002a6a:	e28f      	b.n	8002f8c <__aeabi_dsub+0x784>
 8002a6c:	2701      	movs	r7, #1
 8002a6e:	2938      	cmp	r1, #56	@ 0x38
 8002a70:	dc11      	bgt.n	8002a96 <__aeabi_dsub+0x28e>
 8002a72:	4663      	mov	r3, ip
 8002a74:	2b1f      	cmp	r3, #31
 8002a76:	dd00      	ble.n	8002a7a <__aeabi_dsub+0x272>
 8002a78:	e25b      	b.n	8002f32 <__aeabi_dsub+0x72a>
 8002a7a:	4661      	mov	r1, ip
 8002a7c:	2320      	movs	r3, #32
 8002a7e:	0027      	movs	r7, r4
 8002a80:	1a5b      	subs	r3, r3, r1
 8002a82:	0005      	movs	r5, r0
 8002a84:	4098      	lsls	r0, r3
 8002a86:	409f      	lsls	r7, r3
 8002a88:	40cd      	lsrs	r5, r1
 8002a8a:	1e43      	subs	r3, r0, #1
 8002a8c:	4198      	sbcs	r0, r3
 8002a8e:	40cc      	lsrs	r4, r1
 8002a90:	432f      	orrs	r7, r5
 8002a92:	4307      	orrs	r7, r0
 8002a94:	44a3      	add	fp, r4
 8002a96:	18bf      	adds	r7, r7, r2
 8002a98:	4297      	cmp	r7, r2
 8002a9a:	4192      	sbcs	r2, r2
 8002a9c:	4252      	negs	r2, r2
 8002a9e:	445a      	add	r2, fp
 8002aa0:	0014      	movs	r4, r2
 8002aa2:	464d      	mov	r5, r9
 8002aa4:	e787      	b.n	80029b6 <__aeabi_dsub+0x1ae>
 8002aa6:	4f34      	ldr	r7, [pc, #208]	@ (8002b78 <__aeabi_dsub+0x370>)
 8002aa8:	1c6b      	adds	r3, r5, #1
 8002aaa:	423b      	tst	r3, r7
 8002aac:	d000      	beq.n	8002ab0 <__aeabi_dsub+0x2a8>
 8002aae:	e0b6      	b.n	8002c1e <__aeabi_dsub+0x416>
 8002ab0:	4659      	mov	r1, fp
 8002ab2:	0023      	movs	r3, r4
 8002ab4:	4311      	orrs	r1, r2
 8002ab6:	000f      	movs	r7, r1
 8002ab8:	4303      	orrs	r3, r0
 8002aba:	2d00      	cmp	r5, #0
 8002abc:	d000      	beq.n	8002ac0 <__aeabi_dsub+0x2b8>
 8002abe:	e126      	b.n	8002d0e <__aeabi_dsub+0x506>
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d100      	bne.n	8002ac6 <__aeabi_dsub+0x2be>
 8002ac4:	e1c0      	b.n	8002e48 <__aeabi_dsub+0x640>
 8002ac6:	2900      	cmp	r1, #0
 8002ac8:	d100      	bne.n	8002acc <__aeabi_dsub+0x2c4>
 8002aca:	e0a1      	b.n	8002c10 <__aeabi_dsub+0x408>
 8002acc:	1a83      	subs	r3, r0, r2
 8002ace:	4698      	mov	r8, r3
 8002ad0:	465b      	mov	r3, fp
 8002ad2:	4540      	cmp	r0, r8
 8002ad4:	41ad      	sbcs	r5, r5
 8002ad6:	1ae3      	subs	r3, r4, r3
 8002ad8:	426d      	negs	r5, r5
 8002ada:	1b5b      	subs	r3, r3, r5
 8002adc:	2580      	movs	r5, #128	@ 0x80
 8002ade:	042d      	lsls	r5, r5, #16
 8002ae0:	422b      	tst	r3, r5
 8002ae2:	d100      	bne.n	8002ae6 <__aeabi_dsub+0x2de>
 8002ae4:	e14b      	b.n	8002d7e <__aeabi_dsub+0x576>
 8002ae6:	465b      	mov	r3, fp
 8002ae8:	1a10      	subs	r0, r2, r0
 8002aea:	4282      	cmp	r2, r0
 8002aec:	4192      	sbcs	r2, r2
 8002aee:	1b1c      	subs	r4, r3, r4
 8002af0:	0007      	movs	r7, r0
 8002af2:	2601      	movs	r6, #1
 8002af4:	4663      	mov	r3, ip
 8002af6:	4252      	negs	r2, r2
 8002af8:	1aa4      	subs	r4, r4, r2
 8002afa:	4327      	orrs	r7, r4
 8002afc:	401e      	ands	r6, r3
 8002afe:	2f00      	cmp	r7, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dsub+0x2fc>
 8002b02:	e142      	b.n	8002d8a <__aeabi_dsub+0x582>
 8002b04:	422c      	tst	r4, r5
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x302>
 8002b08:	e26d      	b.n	8002fe6 <__aeabi_dsub+0x7de>
 8002b0a:	4b19      	ldr	r3, [pc, #100]	@ (8002b70 <__aeabi_dsub+0x368>)
 8002b0c:	2501      	movs	r5, #1
 8002b0e:	401c      	ands	r4, r3
 8002b10:	e71b      	b.n	800294a <__aeabi_dsub+0x142>
 8002b12:	42bd      	cmp	r5, r7
 8002b14:	d100      	bne.n	8002b18 <__aeabi_dsub+0x310>
 8002b16:	e13b      	b.n	8002d90 <__aeabi_dsub+0x588>
 8002b18:	2701      	movs	r7, #1
 8002b1a:	2b38      	cmp	r3, #56	@ 0x38
 8002b1c:	dd00      	ble.n	8002b20 <__aeabi_dsub+0x318>
 8002b1e:	e745      	b.n	80029ac <__aeabi_dsub+0x1a4>
 8002b20:	2780      	movs	r7, #128	@ 0x80
 8002b22:	4659      	mov	r1, fp
 8002b24:	043f      	lsls	r7, r7, #16
 8002b26:	4339      	orrs	r1, r7
 8002b28:	468b      	mov	fp, r1
 8002b2a:	e72a      	b.n	8002982 <__aeabi_dsub+0x17a>
 8002b2c:	2400      	movs	r4, #0
 8002b2e:	2700      	movs	r7, #0
 8002b30:	052d      	lsls	r5, r5, #20
 8002b32:	4325      	orrs	r5, r4
 8002b34:	07f6      	lsls	r6, r6, #31
 8002b36:	4335      	orrs	r5, r6
 8002b38:	0038      	movs	r0, r7
 8002b3a:	0029      	movs	r1, r5
 8002b3c:	b003      	add	sp, #12
 8002b3e:	bcf0      	pop	{r4, r5, r6, r7}
 8002b40:	46bb      	mov	fp, r7
 8002b42:	46b2      	mov	sl, r6
 8002b44:	46a9      	mov	r9, r5
 8002b46:	46a0      	mov	r8, r4
 8002b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b4a:	077b      	lsls	r3, r7, #29
 8002b4c:	d004      	beq.n	8002b58 <__aeabi_dsub+0x350>
 8002b4e:	230f      	movs	r3, #15
 8002b50:	403b      	ands	r3, r7
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	d000      	beq.n	8002b58 <__aeabi_dsub+0x350>
 8002b56:	e6e7      	b.n	8002928 <__aeabi_dsub+0x120>
 8002b58:	002b      	movs	r3, r5
 8002b5a:	08f8      	lsrs	r0, r7, #3
 8002b5c:	4a03      	ldr	r2, [pc, #12]	@ (8002b6c <__aeabi_dsub+0x364>)
 8002b5e:	0767      	lsls	r7, r4, #29
 8002b60:	4307      	orrs	r7, r0
 8002b62:	08e5      	lsrs	r5, r4, #3
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d100      	bne.n	8002b6a <__aeabi_dsub+0x362>
 8002b68:	e74a      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002b6a:	e0a5      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002b6c:	000007ff 	.word	0x000007ff
 8002b70:	ff7fffff 	.word	0xff7fffff
 8002b74:	fffff801 	.word	0xfffff801
 8002b78:	000007fe 	.word	0x000007fe
 8002b7c:	0038      	movs	r0, r7
 8002b7e:	f000 fb7f 	bl	8003280 <__clzsi2>
 8002b82:	0003      	movs	r3, r0
 8002b84:	3318      	adds	r3, #24
 8002b86:	2b1f      	cmp	r3, #31
 8002b88:	dc00      	bgt.n	8002b8c <__aeabi_dsub+0x384>
 8002b8a:	e6a7      	b.n	80028dc <__aeabi_dsub+0xd4>
 8002b8c:	003a      	movs	r2, r7
 8002b8e:	3808      	subs	r0, #8
 8002b90:	4082      	lsls	r2, r0
 8002b92:	429d      	cmp	r5, r3
 8002b94:	dd00      	ble.n	8002b98 <__aeabi_dsub+0x390>
 8002b96:	e08a      	b.n	8002cae <__aeabi_dsub+0x4a6>
 8002b98:	1b5b      	subs	r3, r3, r5
 8002b9a:	1c58      	adds	r0, r3, #1
 8002b9c:	281f      	cmp	r0, #31
 8002b9e:	dc00      	bgt.n	8002ba2 <__aeabi_dsub+0x39a>
 8002ba0:	e1d8      	b.n	8002f54 <__aeabi_dsub+0x74c>
 8002ba2:	0017      	movs	r7, r2
 8002ba4:	3b1f      	subs	r3, #31
 8002ba6:	40df      	lsrs	r7, r3
 8002ba8:	2820      	cmp	r0, #32
 8002baa:	d005      	beq.n	8002bb8 <__aeabi_dsub+0x3b0>
 8002bac:	2340      	movs	r3, #64	@ 0x40
 8002bae:	1a1b      	subs	r3, r3, r0
 8002bb0:	409a      	lsls	r2, r3
 8002bb2:	1e53      	subs	r3, r2, #1
 8002bb4:	419a      	sbcs	r2, r3
 8002bb6:	4317      	orrs	r7, r2
 8002bb8:	2500      	movs	r5, #0
 8002bba:	2f00      	cmp	r7, #0
 8002bbc:	d100      	bne.n	8002bc0 <__aeabi_dsub+0x3b8>
 8002bbe:	e0e5      	b.n	8002d8c <__aeabi_dsub+0x584>
 8002bc0:	077b      	lsls	r3, r7, #29
 8002bc2:	d000      	beq.n	8002bc6 <__aeabi_dsub+0x3be>
 8002bc4:	e6ab      	b.n	800291e <__aeabi_dsub+0x116>
 8002bc6:	002c      	movs	r4, r5
 8002bc8:	e7c6      	b.n	8002b58 <__aeabi_dsub+0x350>
 8002bca:	08c0      	lsrs	r0, r0, #3
 8002bcc:	e7c6      	b.n	8002b5c <__aeabi_dsub+0x354>
 8002bce:	2700      	movs	r7, #0
 8002bd0:	2400      	movs	r4, #0
 8002bd2:	4dd1      	ldr	r5, [pc, #836]	@ (8002f18 <__aeabi_dsub+0x710>)
 8002bd4:	e7ac      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002bd6:	4fd1      	ldr	r7, [pc, #836]	@ (8002f1c <__aeabi_dsub+0x714>)
 8002bd8:	1c6b      	adds	r3, r5, #1
 8002bda:	423b      	tst	r3, r7
 8002bdc:	d171      	bne.n	8002cc2 <__aeabi_dsub+0x4ba>
 8002bde:	0023      	movs	r3, r4
 8002be0:	4303      	orrs	r3, r0
 8002be2:	2d00      	cmp	r5, #0
 8002be4:	d000      	beq.n	8002be8 <__aeabi_dsub+0x3e0>
 8002be6:	e14e      	b.n	8002e86 <__aeabi_dsub+0x67e>
 8002be8:	4657      	mov	r7, sl
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d100      	bne.n	8002bf0 <__aeabi_dsub+0x3e8>
 8002bee:	e1b5      	b.n	8002f5c <__aeabi_dsub+0x754>
 8002bf0:	2f00      	cmp	r7, #0
 8002bf2:	d00d      	beq.n	8002c10 <__aeabi_dsub+0x408>
 8002bf4:	1883      	adds	r3, r0, r2
 8002bf6:	4283      	cmp	r3, r0
 8002bf8:	4180      	sbcs	r0, r0
 8002bfa:	445c      	add	r4, fp
 8002bfc:	4240      	negs	r0, r0
 8002bfe:	1824      	adds	r4, r4, r0
 8002c00:	0222      	lsls	r2, r4, #8
 8002c02:	d500      	bpl.n	8002c06 <__aeabi_dsub+0x3fe>
 8002c04:	e1c8      	b.n	8002f98 <__aeabi_dsub+0x790>
 8002c06:	001f      	movs	r7, r3
 8002c08:	4698      	mov	r8, r3
 8002c0a:	4327      	orrs	r7, r4
 8002c0c:	d100      	bne.n	8002c10 <__aeabi_dsub+0x408>
 8002c0e:	e0bc      	b.n	8002d8a <__aeabi_dsub+0x582>
 8002c10:	4643      	mov	r3, r8
 8002c12:	0767      	lsls	r7, r4, #29
 8002c14:	08db      	lsrs	r3, r3, #3
 8002c16:	431f      	orrs	r7, r3
 8002c18:	08e5      	lsrs	r5, r4, #3
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e04c      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002c1e:	1a83      	subs	r3, r0, r2
 8002c20:	4698      	mov	r8, r3
 8002c22:	465b      	mov	r3, fp
 8002c24:	4540      	cmp	r0, r8
 8002c26:	41bf      	sbcs	r7, r7
 8002c28:	1ae3      	subs	r3, r4, r3
 8002c2a:	427f      	negs	r7, r7
 8002c2c:	1bdb      	subs	r3, r3, r7
 8002c2e:	021f      	lsls	r7, r3, #8
 8002c30:	d47c      	bmi.n	8002d2c <__aeabi_dsub+0x524>
 8002c32:	4647      	mov	r7, r8
 8002c34:	431f      	orrs	r7, r3
 8002c36:	d100      	bne.n	8002c3a <__aeabi_dsub+0x432>
 8002c38:	e0a6      	b.n	8002d88 <__aeabi_dsub+0x580>
 8002c3a:	001c      	movs	r4, r3
 8002c3c:	4647      	mov	r7, r8
 8002c3e:	e645      	b.n	80028cc <__aeabi_dsub+0xc4>
 8002c40:	4cb7      	ldr	r4, [pc, #732]	@ (8002f20 <__aeabi_dsub+0x718>)
 8002c42:	1aed      	subs	r5, r5, r3
 8002c44:	4014      	ands	r4, r2
 8002c46:	077b      	lsls	r3, r7, #29
 8002c48:	d000      	beq.n	8002c4c <__aeabi_dsub+0x444>
 8002c4a:	e780      	b.n	8002b4e <__aeabi_dsub+0x346>
 8002c4c:	e784      	b.n	8002b58 <__aeabi_dsub+0x350>
 8002c4e:	464b      	mov	r3, r9
 8002c50:	0025      	movs	r5, r4
 8002c52:	4305      	orrs	r5, r0
 8002c54:	d066      	beq.n	8002d24 <__aeabi_dsub+0x51c>
 8002c56:	1e5f      	subs	r7, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d100      	bne.n	8002c5e <__aeabi_dsub+0x456>
 8002c5c:	e0fc      	b.n	8002e58 <__aeabi_dsub+0x650>
 8002c5e:	4dae      	ldr	r5, [pc, #696]	@ (8002f18 <__aeabi_dsub+0x710>)
 8002c60:	42ab      	cmp	r3, r5
 8002c62:	d100      	bne.n	8002c66 <__aeabi_dsub+0x45e>
 8002c64:	e15e      	b.n	8002f24 <__aeabi_dsub+0x71c>
 8002c66:	4666      	mov	r6, ip
 8002c68:	2f38      	cmp	r7, #56	@ 0x38
 8002c6a:	dc00      	bgt.n	8002c6e <__aeabi_dsub+0x466>
 8002c6c:	e0b4      	b.n	8002dd8 <__aeabi_dsub+0x5d0>
 8002c6e:	2001      	movs	r0, #1
 8002c70:	1a17      	subs	r7, r2, r0
 8002c72:	42ba      	cmp	r2, r7
 8002c74:	4192      	sbcs	r2, r2
 8002c76:	465b      	mov	r3, fp
 8002c78:	4252      	negs	r2, r2
 8002c7a:	464d      	mov	r5, r9
 8002c7c:	1a9c      	subs	r4, r3, r2
 8002c7e:	e620      	b.n	80028c2 <__aeabi_dsub+0xba>
 8002c80:	0767      	lsls	r7, r4, #29
 8002c82:	08c0      	lsrs	r0, r0, #3
 8002c84:	4307      	orrs	r7, r0
 8002c86:	08e5      	lsrs	r5, r4, #3
 8002c88:	e6ba      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002c8a:	001f      	movs	r7, r3
 8002c8c:	4659      	mov	r1, fp
 8002c8e:	3f20      	subs	r7, #32
 8002c90:	40f9      	lsrs	r1, r7
 8002c92:	000f      	movs	r7, r1
 8002c94:	2b20      	cmp	r3, #32
 8002c96:	d005      	beq.n	8002ca4 <__aeabi_dsub+0x49c>
 8002c98:	2140      	movs	r1, #64	@ 0x40
 8002c9a:	1acb      	subs	r3, r1, r3
 8002c9c:	4659      	mov	r1, fp
 8002c9e:	4099      	lsls	r1, r3
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	4692      	mov	sl, r2
 8002ca4:	4653      	mov	r3, sl
 8002ca6:	1e5a      	subs	r2, r3, #1
 8002ca8:	4193      	sbcs	r3, r2
 8002caa:	431f      	orrs	r7, r3
 8002cac:	e604      	b.n	80028b8 <__aeabi_dsub+0xb0>
 8002cae:	1aeb      	subs	r3, r5, r3
 8002cb0:	4d9b      	ldr	r5, [pc, #620]	@ (8002f20 <__aeabi_dsub+0x718>)
 8002cb2:	4015      	ands	r5, r2
 8002cb4:	076f      	lsls	r7, r5, #29
 8002cb6:	08ed      	lsrs	r5, r5, #3
 8002cb8:	032c      	lsls	r4, r5, #12
 8002cba:	055d      	lsls	r5, r3, #21
 8002cbc:	0b24      	lsrs	r4, r4, #12
 8002cbe:	0d6d      	lsrs	r5, r5, #21
 8002cc0:	e736      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002cc2:	4d95      	ldr	r5, [pc, #596]	@ (8002f18 <__aeabi_dsub+0x710>)
 8002cc4:	42ab      	cmp	r3, r5
 8002cc6:	d100      	bne.n	8002cca <__aeabi_dsub+0x4c2>
 8002cc8:	e0d6      	b.n	8002e78 <__aeabi_dsub+0x670>
 8002cca:	1882      	adds	r2, r0, r2
 8002ccc:	0021      	movs	r1, r4
 8002cce:	4282      	cmp	r2, r0
 8002cd0:	4180      	sbcs	r0, r0
 8002cd2:	4459      	add	r1, fp
 8002cd4:	4240      	negs	r0, r0
 8002cd6:	1808      	adds	r0, r1, r0
 8002cd8:	07c7      	lsls	r7, r0, #31
 8002cda:	0852      	lsrs	r2, r2, #1
 8002cdc:	4317      	orrs	r7, r2
 8002cde:	0844      	lsrs	r4, r0, #1
 8002ce0:	0752      	lsls	r2, r2, #29
 8002ce2:	d400      	bmi.n	8002ce6 <__aeabi_dsub+0x4de>
 8002ce4:	e185      	b.n	8002ff2 <__aeabi_dsub+0x7ea>
 8002ce6:	220f      	movs	r2, #15
 8002ce8:	001d      	movs	r5, r3
 8002cea:	403a      	ands	r2, r7
 8002cec:	2a04      	cmp	r2, #4
 8002cee:	d000      	beq.n	8002cf2 <__aeabi_dsub+0x4ea>
 8002cf0:	e61a      	b.n	8002928 <__aeabi_dsub+0x120>
 8002cf2:	08ff      	lsrs	r7, r7, #3
 8002cf4:	0764      	lsls	r4, r4, #29
 8002cf6:	4327      	orrs	r7, r4
 8002cf8:	0905      	lsrs	r5, r0, #4
 8002cfa:	e7dd      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002cfc:	465b      	mov	r3, fp
 8002cfe:	08d2      	lsrs	r2, r2, #3
 8002d00:	075f      	lsls	r7, r3, #29
 8002d02:	4317      	orrs	r7, r2
 8002d04:	08dd      	lsrs	r5, r3, #3
 8002d06:	e67b      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002d08:	2700      	movs	r7, #0
 8002d0a:	2400      	movs	r4, #0
 8002d0c:	e710      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d000      	beq.n	8002d14 <__aeabi_dsub+0x50c>
 8002d12:	e0d6      	b.n	8002ec2 <__aeabi_dsub+0x6ba>
 8002d14:	2900      	cmp	r1, #0
 8002d16:	d000      	beq.n	8002d1a <__aeabi_dsub+0x512>
 8002d18:	e12f      	b.n	8002f7a <__aeabi_dsub+0x772>
 8002d1a:	2480      	movs	r4, #128	@ 0x80
 8002d1c:	2600      	movs	r6, #0
 8002d1e:	4d7e      	ldr	r5, [pc, #504]	@ (8002f18 <__aeabi_dsub+0x710>)
 8002d20:	0324      	lsls	r4, r4, #12
 8002d22:	e705      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002d24:	4666      	mov	r6, ip
 8002d26:	465c      	mov	r4, fp
 8002d28:	08d0      	lsrs	r0, r2, #3
 8002d2a:	e717      	b.n	8002b5c <__aeabi_dsub+0x354>
 8002d2c:	465b      	mov	r3, fp
 8002d2e:	1a17      	subs	r7, r2, r0
 8002d30:	42ba      	cmp	r2, r7
 8002d32:	4192      	sbcs	r2, r2
 8002d34:	1b1c      	subs	r4, r3, r4
 8002d36:	2601      	movs	r6, #1
 8002d38:	4663      	mov	r3, ip
 8002d3a:	4252      	negs	r2, r2
 8002d3c:	1aa4      	subs	r4, r4, r2
 8002d3e:	401e      	ands	r6, r3
 8002d40:	e5c4      	b.n	80028cc <__aeabi_dsub+0xc4>
 8002d42:	1883      	adds	r3, r0, r2
 8002d44:	4283      	cmp	r3, r0
 8002d46:	4180      	sbcs	r0, r0
 8002d48:	445c      	add	r4, fp
 8002d4a:	4240      	negs	r0, r0
 8002d4c:	1825      	adds	r5, r4, r0
 8002d4e:	022a      	lsls	r2, r5, #8
 8002d50:	d400      	bmi.n	8002d54 <__aeabi_dsub+0x54c>
 8002d52:	e0da      	b.n	8002f0a <__aeabi_dsub+0x702>
 8002d54:	4a72      	ldr	r2, [pc, #456]	@ (8002f20 <__aeabi_dsub+0x718>)
 8002d56:	085b      	lsrs	r3, r3, #1
 8002d58:	4015      	ands	r5, r2
 8002d5a:	07ea      	lsls	r2, r5, #31
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	0869      	lsrs	r1, r5, #1
 8002d60:	075b      	lsls	r3, r3, #29
 8002d62:	d400      	bmi.n	8002d66 <__aeabi_dsub+0x55e>
 8002d64:	e14a      	b.n	8002ffc <__aeabi_dsub+0x7f4>
 8002d66:	230f      	movs	r3, #15
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d100      	bne.n	8002d70 <__aeabi_dsub+0x568>
 8002d6e:	e0fc      	b.n	8002f6a <__aeabi_dsub+0x762>
 8002d70:	1d17      	adds	r7, r2, #4
 8002d72:	4297      	cmp	r7, r2
 8002d74:	41a4      	sbcs	r4, r4
 8002d76:	4264      	negs	r4, r4
 8002d78:	2502      	movs	r5, #2
 8002d7a:	1864      	adds	r4, r4, r1
 8002d7c:	e6ec      	b.n	8002b58 <__aeabi_dsub+0x350>
 8002d7e:	4647      	mov	r7, r8
 8002d80:	001c      	movs	r4, r3
 8002d82:	431f      	orrs	r7, r3
 8002d84:	d000      	beq.n	8002d88 <__aeabi_dsub+0x580>
 8002d86:	e743      	b.n	8002c10 <__aeabi_dsub+0x408>
 8002d88:	2600      	movs	r6, #0
 8002d8a:	2500      	movs	r5, #0
 8002d8c:	2400      	movs	r4, #0
 8002d8e:	e6cf      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002d90:	08c0      	lsrs	r0, r0, #3
 8002d92:	0767      	lsls	r7, r4, #29
 8002d94:	4307      	orrs	r7, r0
 8002d96:	08e5      	lsrs	r5, r4, #3
 8002d98:	e632      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002d9a:	1a87      	subs	r7, r0, r2
 8002d9c:	465b      	mov	r3, fp
 8002d9e:	42b8      	cmp	r0, r7
 8002da0:	4180      	sbcs	r0, r0
 8002da2:	1ae4      	subs	r4, r4, r3
 8002da4:	4240      	negs	r0, r0
 8002da6:	1a24      	subs	r4, r4, r0
 8002da8:	0223      	lsls	r3, r4, #8
 8002daa:	d428      	bmi.n	8002dfe <__aeabi_dsub+0x5f6>
 8002dac:	0763      	lsls	r3, r4, #29
 8002dae:	08ff      	lsrs	r7, r7, #3
 8002db0:	431f      	orrs	r7, r3
 8002db2:	08e5      	lsrs	r5, r4, #3
 8002db4:	2301      	movs	r3, #1
 8002db6:	e77f      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d100      	bne.n	8002dbe <__aeabi_dsub+0x5b6>
 8002dbc:	e673      	b.n	8002aa6 <__aeabi_dsub+0x29e>
 8002dbe:	464b      	mov	r3, r9
 8002dc0:	1b5f      	subs	r7, r3, r5
 8002dc2:	003b      	movs	r3, r7
 8002dc4:	2d00      	cmp	r5, #0
 8002dc6:	d100      	bne.n	8002dca <__aeabi_dsub+0x5c2>
 8002dc8:	e742      	b.n	8002c50 <__aeabi_dsub+0x448>
 8002dca:	2f38      	cmp	r7, #56	@ 0x38
 8002dcc:	dd00      	ble.n	8002dd0 <__aeabi_dsub+0x5c8>
 8002dce:	e0ec      	b.n	8002faa <__aeabi_dsub+0x7a2>
 8002dd0:	2380      	movs	r3, #128	@ 0x80
 8002dd2:	000e      	movs	r6, r1
 8002dd4:	041b      	lsls	r3, r3, #16
 8002dd6:	431c      	orrs	r4, r3
 8002dd8:	2f1f      	cmp	r7, #31
 8002dda:	dc25      	bgt.n	8002e28 <__aeabi_dsub+0x620>
 8002ddc:	2520      	movs	r5, #32
 8002dde:	0023      	movs	r3, r4
 8002de0:	1bed      	subs	r5, r5, r7
 8002de2:	0001      	movs	r1, r0
 8002de4:	40a8      	lsls	r0, r5
 8002de6:	40ab      	lsls	r3, r5
 8002de8:	40f9      	lsrs	r1, r7
 8002dea:	1e45      	subs	r5, r0, #1
 8002dec:	41a8      	sbcs	r0, r5
 8002dee:	430b      	orrs	r3, r1
 8002df0:	40fc      	lsrs	r4, r7
 8002df2:	4318      	orrs	r0, r3
 8002df4:	465b      	mov	r3, fp
 8002df6:	1b1b      	subs	r3, r3, r4
 8002df8:	469b      	mov	fp, r3
 8002dfa:	e739      	b.n	8002c70 <__aeabi_dsub+0x468>
 8002dfc:	4666      	mov	r6, ip
 8002dfe:	2501      	movs	r5, #1
 8002e00:	e562      	b.n	80028c8 <__aeabi_dsub+0xc0>
 8002e02:	001f      	movs	r7, r3
 8002e04:	4659      	mov	r1, fp
 8002e06:	3f20      	subs	r7, #32
 8002e08:	40f9      	lsrs	r1, r7
 8002e0a:	468c      	mov	ip, r1
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d005      	beq.n	8002e1c <__aeabi_dsub+0x614>
 8002e10:	2740      	movs	r7, #64	@ 0x40
 8002e12:	4659      	mov	r1, fp
 8002e14:	1afb      	subs	r3, r7, r3
 8002e16:	4099      	lsls	r1, r3
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	4692      	mov	sl, r2
 8002e1c:	4657      	mov	r7, sl
 8002e1e:	1e7b      	subs	r3, r7, #1
 8002e20:	419f      	sbcs	r7, r3
 8002e22:	4663      	mov	r3, ip
 8002e24:	431f      	orrs	r7, r3
 8002e26:	e5c1      	b.n	80029ac <__aeabi_dsub+0x1a4>
 8002e28:	003b      	movs	r3, r7
 8002e2a:	0025      	movs	r5, r4
 8002e2c:	3b20      	subs	r3, #32
 8002e2e:	40dd      	lsrs	r5, r3
 8002e30:	2f20      	cmp	r7, #32
 8002e32:	d004      	beq.n	8002e3e <__aeabi_dsub+0x636>
 8002e34:	2340      	movs	r3, #64	@ 0x40
 8002e36:	1bdb      	subs	r3, r3, r7
 8002e38:	409c      	lsls	r4, r3
 8002e3a:	4320      	orrs	r0, r4
 8002e3c:	4680      	mov	r8, r0
 8002e3e:	4640      	mov	r0, r8
 8002e40:	1e43      	subs	r3, r0, #1
 8002e42:	4198      	sbcs	r0, r3
 8002e44:	4328      	orrs	r0, r5
 8002e46:	e713      	b.n	8002c70 <__aeabi_dsub+0x468>
 8002e48:	2900      	cmp	r1, #0
 8002e4a:	d09d      	beq.n	8002d88 <__aeabi_dsub+0x580>
 8002e4c:	2601      	movs	r6, #1
 8002e4e:	4663      	mov	r3, ip
 8002e50:	465c      	mov	r4, fp
 8002e52:	4690      	mov	r8, r2
 8002e54:	401e      	ands	r6, r3
 8002e56:	e6db      	b.n	8002c10 <__aeabi_dsub+0x408>
 8002e58:	1a17      	subs	r7, r2, r0
 8002e5a:	465b      	mov	r3, fp
 8002e5c:	42ba      	cmp	r2, r7
 8002e5e:	4192      	sbcs	r2, r2
 8002e60:	1b1c      	subs	r4, r3, r4
 8002e62:	4252      	negs	r2, r2
 8002e64:	1aa4      	subs	r4, r4, r2
 8002e66:	0223      	lsls	r3, r4, #8
 8002e68:	d4c8      	bmi.n	8002dfc <__aeabi_dsub+0x5f4>
 8002e6a:	0763      	lsls	r3, r4, #29
 8002e6c:	08ff      	lsrs	r7, r7, #3
 8002e6e:	431f      	orrs	r7, r3
 8002e70:	4666      	mov	r6, ip
 8002e72:	2301      	movs	r3, #1
 8002e74:	08e5      	lsrs	r5, r4, #3
 8002e76:	e71f      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002e78:	001d      	movs	r5, r3
 8002e7a:	2400      	movs	r4, #0
 8002e7c:	2700      	movs	r7, #0
 8002e7e:	e657      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002e80:	465c      	mov	r4, fp
 8002e82:	08d0      	lsrs	r0, r2, #3
 8002e84:	e66a      	b.n	8002b5c <__aeabi_dsub+0x354>
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d100      	bne.n	8002e8c <__aeabi_dsub+0x684>
 8002e8a:	e737      	b.n	8002cfc <__aeabi_dsub+0x4f4>
 8002e8c:	4653      	mov	r3, sl
 8002e8e:	08c0      	lsrs	r0, r0, #3
 8002e90:	0767      	lsls	r7, r4, #29
 8002e92:	4307      	orrs	r7, r0
 8002e94:	08e5      	lsrs	r5, r4, #3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d100      	bne.n	8002e9c <__aeabi_dsub+0x694>
 8002e9a:	e5b1      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002e9c:	2380      	movs	r3, #128	@ 0x80
 8002e9e:	031b      	lsls	r3, r3, #12
 8002ea0:	421d      	tst	r5, r3
 8002ea2:	d008      	beq.n	8002eb6 <__aeabi_dsub+0x6ae>
 8002ea4:	4659      	mov	r1, fp
 8002ea6:	08c8      	lsrs	r0, r1, #3
 8002ea8:	4218      	tst	r0, r3
 8002eaa:	d104      	bne.n	8002eb6 <__aeabi_dsub+0x6ae>
 8002eac:	08d2      	lsrs	r2, r2, #3
 8002eae:	0749      	lsls	r1, r1, #29
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	0017      	movs	r7, r2
 8002eb4:	0005      	movs	r5, r0
 8002eb6:	0f7b      	lsrs	r3, r7, #29
 8002eb8:	00ff      	lsls	r7, r7, #3
 8002eba:	08ff      	lsrs	r7, r7, #3
 8002ebc:	075b      	lsls	r3, r3, #29
 8002ebe:	431f      	orrs	r7, r3
 8002ec0:	e59e      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002ec2:	08c0      	lsrs	r0, r0, #3
 8002ec4:	0763      	lsls	r3, r4, #29
 8002ec6:	4318      	orrs	r0, r3
 8002ec8:	08e5      	lsrs	r5, r4, #3
 8002eca:	2900      	cmp	r1, #0
 8002ecc:	d053      	beq.n	8002f76 <__aeabi_dsub+0x76e>
 8002ece:	2380      	movs	r3, #128	@ 0x80
 8002ed0:	031b      	lsls	r3, r3, #12
 8002ed2:	421d      	tst	r5, r3
 8002ed4:	d00a      	beq.n	8002eec <__aeabi_dsub+0x6e4>
 8002ed6:	4659      	mov	r1, fp
 8002ed8:	08cc      	lsrs	r4, r1, #3
 8002eda:	421c      	tst	r4, r3
 8002edc:	d106      	bne.n	8002eec <__aeabi_dsub+0x6e4>
 8002ede:	2601      	movs	r6, #1
 8002ee0:	4663      	mov	r3, ip
 8002ee2:	0025      	movs	r5, r4
 8002ee4:	08d0      	lsrs	r0, r2, #3
 8002ee6:	0749      	lsls	r1, r1, #29
 8002ee8:	4308      	orrs	r0, r1
 8002eea:	401e      	ands	r6, r3
 8002eec:	0f47      	lsrs	r7, r0, #29
 8002eee:	00c0      	lsls	r0, r0, #3
 8002ef0:	08c0      	lsrs	r0, r0, #3
 8002ef2:	077f      	lsls	r7, r7, #29
 8002ef4:	4307      	orrs	r7, r0
 8002ef6:	e583      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002ef8:	1883      	adds	r3, r0, r2
 8002efa:	4293      	cmp	r3, r2
 8002efc:	4192      	sbcs	r2, r2
 8002efe:	445c      	add	r4, fp
 8002f00:	4252      	negs	r2, r2
 8002f02:	18a5      	adds	r5, r4, r2
 8002f04:	022a      	lsls	r2, r5, #8
 8002f06:	d500      	bpl.n	8002f0a <__aeabi_dsub+0x702>
 8002f08:	e724      	b.n	8002d54 <__aeabi_dsub+0x54c>
 8002f0a:	076f      	lsls	r7, r5, #29
 8002f0c:	08db      	lsrs	r3, r3, #3
 8002f0e:	431f      	orrs	r7, r3
 8002f10:	08ed      	lsrs	r5, r5, #3
 8002f12:	2301      	movs	r3, #1
 8002f14:	e6d0      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	000007ff 	.word	0x000007ff
 8002f1c:	000007fe 	.word	0x000007fe
 8002f20:	ff7fffff 	.word	0xff7fffff
 8002f24:	465b      	mov	r3, fp
 8002f26:	08d2      	lsrs	r2, r2, #3
 8002f28:	075f      	lsls	r7, r3, #29
 8002f2a:	4666      	mov	r6, ip
 8002f2c:	4317      	orrs	r7, r2
 8002f2e:	08dd      	lsrs	r5, r3, #3
 8002f30:	e566      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002f32:	0025      	movs	r5, r4
 8002f34:	3b20      	subs	r3, #32
 8002f36:	40dd      	lsrs	r5, r3
 8002f38:	4663      	mov	r3, ip
 8002f3a:	2b20      	cmp	r3, #32
 8002f3c:	d005      	beq.n	8002f4a <__aeabi_dsub+0x742>
 8002f3e:	2340      	movs	r3, #64	@ 0x40
 8002f40:	4661      	mov	r1, ip
 8002f42:	1a5b      	subs	r3, r3, r1
 8002f44:	409c      	lsls	r4, r3
 8002f46:	4320      	orrs	r0, r4
 8002f48:	4680      	mov	r8, r0
 8002f4a:	4647      	mov	r7, r8
 8002f4c:	1e7b      	subs	r3, r7, #1
 8002f4e:	419f      	sbcs	r7, r3
 8002f50:	432f      	orrs	r7, r5
 8002f52:	e5a0      	b.n	8002a96 <__aeabi_dsub+0x28e>
 8002f54:	2120      	movs	r1, #32
 8002f56:	2700      	movs	r7, #0
 8002f58:	1a09      	subs	r1, r1, r0
 8002f5a:	e4d2      	b.n	8002902 <__aeabi_dsub+0xfa>
 8002f5c:	2f00      	cmp	r7, #0
 8002f5e:	d100      	bne.n	8002f62 <__aeabi_dsub+0x75a>
 8002f60:	e713      	b.n	8002d8a <__aeabi_dsub+0x582>
 8002f62:	465c      	mov	r4, fp
 8002f64:	0017      	movs	r7, r2
 8002f66:	2500      	movs	r5, #0
 8002f68:	e5f6      	b.n	8002b58 <__aeabi_dsub+0x350>
 8002f6a:	08d7      	lsrs	r7, r2, #3
 8002f6c:	0749      	lsls	r1, r1, #29
 8002f6e:	2302      	movs	r3, #2
 8002f70:	430f      	orrs	r7, r1
 8002f72:	092d      	lsrs	r5, r5, #4
 8002f74:	e6a0      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002f76:	0007      	movs	r7, r0
 8002f78:	e542      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002f7a:	465b      	mov	r3, fp
 8002f7c:	2601      	movs	r6, #1
 8002f7e:	075f      	lsls	r7, r3, #29
 8002f80:	08dd      	lsrs	r5, r3, #3
 8002f82:	4663      	mov	r3, ip
 8002f84:	08d2      	lsrs	r2, r2, #3
 8002f86:	4317      	orrs	r7, r2
 8002f88:	401e      	ands	r6, r3
 8002f8a:	e539      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002f8c:	465b      	mov	r3, fp
 8002f8e:	08d2      	lsrs	r2, r2, #3
 8002f90:	075f      	lsls	r7, r3, #29
 8002f92:	4317      	orrs	r7, r2
 8002f94:	08dd      	lsrs	r5, r3, #3
 8002f96:	e533      	b.n	8002a00 <__aeabi_dsub+0x1f8>
 8002f98:	4a1e      	ldr	r2, [pc, #120]	@ (8003014 <__aeabi_dsub+0x80c>)
 8002f9a:	08db      	lsrs	r3, r3, #3
 8002f9c:	4022      	ands	r2, r4
 8002f9e:	0757      	lsls	r7, r2, #29
 8002fa0:	0252      	lsls	r2, r2, #9
 8002fa2:	2501      	movs	r5, #1
 8002fa4:	431f      	orrs	r7, r3
 8002fa6:	0b14      	lsrs	r4, r2, #12
 8002fa8:	e5c2      	b.n	8002b30 <__aeabi_dsub+0x328>
 8002faa:	000e      	movs	r6, r1
 8002fac:	2001      	movs	r0, #1
 8002fae:	e65f      	b.n	8002c70 <__aeabi_dsub+0x468>
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00d      	beq.n	8002fd0 <__aeabi_dsub+0x7c8>
 8002fb4:	464b      	mov	r3, r9
 8002fb6:	1b5b      	subs	r3, r3, r5
 8002fb8:	469c      	mov	ip, r3
 8002fba:	2d00      	cmp	r5, #0
 8002fbc:	d100      	bne.n	8002fc0 <__aeabi_dsub+0x7b8>
 8002fbe:	e548      	b.n	8002a52 <__aeabi_dsub+0x24a>
 8002fc0:	2701      	movs	r7, #1
 8002fc2:	2b38      	cmp	r3, #56	@ 0x38
 8002fc4:	dd00      	ble.n	8002fc8 <__aeabi_dsub+0x7c0>
 8002fc6:	e566      	b.n	8002a96 <__aeabi_dsub+0x28e>
 8002fc8:	2380      	movs	r3, #128	@ 0x80
 8002fca:	041b      	lsls	r3, r3, #16
 8002fcc:	431c      	orrs	r4, r3
 8002fce:	e550      	b.n	8002a72 <__aeabi_dsub+0x26a>
 8002fd0:	1c6b      	adds	r3, r5, #1
 8002fd2:	4d11      	ldr	r5, [pc, #68]	@ (8003018 <__aeabi_dsub+0x810>)
 8002fd4:	422b      	tst	r3, r5
 8002fd6:	d000      	beq.n	8002fda <__aeabi_dsub+0x7d2>
 8002fd8:	e673      	b.n	8002cc2 <__aeabi_dsub+0x4ba>
 8002fda:	4659      	mov	r1, fp
 8002fdc:	0023      	movs	r3, r4
 8002fde:	4311      	orrs	r1, r2
 8002fe0:	468a      	mov	sl, r1
 8002fe2:	4303      	orrs	r3, r0
 8002fe4:	e600      	b.n	8002be8 <__aeabi_dsub+0x3e0>
 8002fe6:	0767      	lsls	r7, r4, #29
 8002fe8:	08c0      	lsrs	r0, r0, #3
 8002fea:	2300      	movs	r3, #0
 8002fec:	4307      	orrs	r7, r0
 8002fee:	08e5      	lsrs	r5, r4, #3
 8002ff0:	e662      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002ff2:	0764      	lsls	r4, r4, #29
 8002ff4:	08ff      	lsrs	r7, r7, #3
 8002ff6:	4327      	orrs	r7, r4
 8002ff8:	0905      	lsrs	r5, r0, #4
 8002ffa:	e65d      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 8002ffc:	08d2      	lsrs	r2, r2, #3
 8002ffe:	0749      	lsls	r1, r1, #29
 8003000:	4311      	orrs	r1, r2
 8003002:	000f      	movs	r7, r1
 8003004:	2302      	movs	r3, #2
 8003006:	092d      	lsrs	r5, r5, #4
 8003008:	e656      	b.n	8002cb8 <__aeabi_dsub+0x4b0>
 800300a:	0007      	movs	r7, r0
 800300c:	e5a4      	b.n	8002b58 <__aeabi_dsub+0x350>
 800300e:	0038      	movs	r0, r7
 8003010:	e48f      	b.n	8002932 <__aeabi_dsub+0x12a>
 8003012:	46c0      	nop			@ (mov r8, r8)
 8003014:	ff7fffff 	.word	0xff7fffff
 8003018:	000007fe 	.word	0x000007fe

0800301c <__aeabi_dcmpun>:
 800301c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800301e:	46c6      	mov	lr, r8
 8003020:	031e      	lsls	r6, r3, #12
 8003022:	0b36      	lsrs	r6, r6, #12
 8003024:	46b0      	mov	r8, r6
 8003026:	4e0d      	ldr	r6, [pc, #52]	@ (800305c <__aeabi_dcmpun+0x40>)
 8003028:	030c      	lsls	r4, r1, #12
 800302a:	004d      	lsls	r5, r1, #1
 800302c:	005f      	lsls	r7, r3, #1
 800302e:	b500      	push	{lr}
 8003030:	0b24      	lsrs	r4, r4, #12
 8003032:	0d6d      	lsrs	r5, r5, #21
 8003034:	0d7f      	lsrs	r7, r7, #21
 8003036:	42b5      	cmp	r5, r6
 8003038:	d00b      	beq.n	8003052 <__aeabi_dcmpun+0x36>
 800303a:	4908      	ldr	r1, [pc, #32]	@ (800305c <__aeabi_dcmpun+0x40>)
 800303c:	2000      	movs	r0, #0
 800303e:	428f      	cmp	r7, r1
 8003040:	d104      	bne.n	800304c <__aeabi_dcmpun+0x30>
 8003042:	4646      	mov	r6, r8
 8003044:	4316      	orrs	r6, r2
 8003046:	0030      	movs	r0, r6
 8003048:	1e43      	subs	r3, r0, #1
 800304a:	4198      	sbcs	r0, r3
 800304c:	bc80      	pop	{r7}
 800304e:	46b8      	mov	r8, r7
 8003050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003052:	4304      	orrs	r4, r0
 8003054:	2001      	movs	r0, #1
 8003056:	2c00      	cmp	r4, #0
 8003058:	d1f8      	bne.n	800304c <__aeabi_dcmpun+0x30>
 800305a:	e7ee      	b.n	800303a <__aeabi_dcmpun+0x1e>
 800305c:	000007ff 	.word	0x000007ff

08003060 <__aeabi_d2iz>:
 8003060:	000b      	movs	r3, r1
 8003062:	0002      	movs	r2, r0
 8003064:	b570      	push	{r4, r5, r6, lr}
 8003066:	4d16      	ldr	r5, [pc, #88]	@ (80030c0 <__aeabi_d2iz+0x60>)
 8003068:	030c      	lsls	r4, r1, #12
 800306a:	b082      	sub	sp, #8
 800306c:	0049      	lsls	r1, r1, #1
 800306e:	2000      	movs	r0, #0
 8003070:	9200      	str	r2, [sp, #0]
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	0b24      	lsrs	r4, r4, #12
 8003076:	0d49      	lsrs	r1, r1, #21
 8003078:	0fde      	lsrs	r6, r3, #31
 800307a:	42a9      	cmp	r1, r5
 800307c:	dd04      	ble.n	8003088 <__aeabi_d2iz+0x28>
 800307e:	4811      	ldr	r0, [pc, #68]	@ (80030c4 <__aeabi_d2iz+0x64>)
 8003080:	4281      	cmp	r1, r0
 8003082:	dd03      	ble.n	800308c <__aeabi_d2iz+0x2c>
 8003084:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <__aeabi_d2iz+0x68>)
 8003086:	18f0      	adds	r0, r6, r3
 8003088:	b002      	add	sp, #8
 800308a:	bd70      	pop	{r4, r5, r6, pc}
 800308c:	2080      	movs	r0, #128	@ 0x80
 800308e:	0340      	lsls	r0, r0, #13
 8003090:	4320      	orrs	r0, r4
 8003092:	4c0e      	ldr	r4, [pc, #56]	@ (80030cc <__aeabi_d2iz+0x6c>)
 8003094:	1a64      	subs	r4, r4, r1
 8003096:	2c1f      	cmp	r4, #31
 8003098:	dd08      	ble.n	80030ac <__aeabi_d2iz+0x4c>
 800309a:	4b0d      	ldr	r3, [pc, #52]	@ (80030d0 <__aeabi_d2iz+0x70>)
 800309c:	1a5b      	subs	r3, r3, r1
 800309e:	40d8      	lsrs	r0, r3
 80030a0:	0003      	movs	r3, r0
 80030a2:	4258      	negs	r0, r3
 80030a4:	2e00      	cmp	r6, #0
 80030a6:	d1ef      	bne.n	8003088 <__aeabi_d2iz+0x28>
 80030a8:	0018      	movs	r0, r3
 80030aa:	e7ed      	b.n	8003088 <__aeabi_d2iz+0x28>
 80030ac:	4b09      	ldr	r3, [pc, #36]	@ (80030d4 <__aeabi_d2iz+0x74>)
 80030ae:	9a00      	ldr	r2, [sp, #0]
 80030b0:	469c      	mov	ip, r3
 80030b2:	0003      	movs	r3, r0
 80030b4:	4461      	add	r1, ip
 80030b6:	408b      	lsls	r3, r1
 80030b8:	40e2      	lsrs	r2, r4
 80030ba:	4313      	orrs	r3, r2
 80030bc:	e7f1      	b.n	80030a2 <__aeabi_d2iz+0x42>
 80030be:	46c0      	nop			@ (mov r8, r8)
 80030c0:	000003fe 	.word	0x000003fe
 80030c4:	0000041d 	.word	0x0000041d
 80030c8:	7fffffff 	.word	0x7fffffff
 80030cc:	00000433 	.word	0x00000433
 80030d0:	00000413 	.word	0x00000413
 80030d4:	fffffbed 	.word	0xfffffbed

080030d8 <__aeabi_i2d>:
 80030d8:	b570      	push	{r4, r5, r6, lr}
 80030da:	2800      	cmp	r0, #0
 80030dc:	d016      	beq.n	800310c <__aeabi_i2d+0x34>
 80030de:	17c3      	asrs	r3, r0, #31
 80030e0:	18c5      	adds	r5, r0, r3
 80030e2:	405d      	eors	r5, r3
 80030e4:	0fc4      	lsrs	r4, r0, #31
 80030e6:	0028      	movs	r0, r5
 80030e8:	f000 f8ca 	bl	8003280 <__clzsi2>
 80030ec:	4b10      	ldr	r3, [pc, #64]	@ (8003130 <__aeabi_i2d+0x58>)
 80030ee:	1a1b      	subs	r3, r3, r0
 80030f0:	055b      	lsls	r3, r3, #21
 80030f2:	0d5b      	lsrs	r3, r3, #21
 80030f4:	280a      	cmp	r0, #10
 80030f6:	dc14      	bgt.n	8003122 <__aeabi_i2d+0x4a>
 80030f8:	0002      	movs	r2, r0
 80030fa:	002e      	movs	r6, r5
 80030fc:	3215      	adds	r2, #21
 80030fe:	4096      	lsls	r6, r2
 8003100:	220b      	movs	r2, #11
 8003102:	1a12      	subs	r2, r2, r0
 8003104:	40d5      	lsrs	r5, r2
 8003106:	032d      	lsls	r5, r5, #12
 8003108:	0b2d      	lsrs	r5, r5, #12
 800310a:	e003      	b.n	8003114 <__aeabi_i2d+0x3c>
 800310c:	2400      	movs	r4, #0
 800310e:	2300      	movs	r3, #0
 8003110:	2500      	movs	r5, #0
 8003112:	2600      	movs	r6, #0
 8003114:	051b      	lsls	r3, r3, #20
 8003116:	432b      	orrs	r3, r5
 8003118:	07e4      	lsls	r4, r4, #31
 800311a:	4323      	orrs	r3, r4
 800311c:	0030      	movs	r0, r6
 800311e:	0019      	movs	r1, r3
 8003120:	bd70      	pop	{r4, r5, r6, pc}
 8003122:	380b      	subs	r0, #11
 8003124:	4085      	lsls	r5, r0
 8003126:	032d      	lsls	r5, r5, #12
 8003128:	2600      	movs	r6, #0
 800312a:	0b2d      	lsrs	r5, r5, #12
 800312c:	e7f2      	b.n	8003114 <__aeabi_i2d+0x3c>
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	0000041e 	.word	0x0000041e

08003134 <__aeabi_ui2d>:
 8003134:	b510      	push	{r4, lr}
 8003136:	1e04      	subs	r4, r0, #0
 8003138:	d010      	beq.n	800315c <__aeabi_ui2d+0x28>
 800313a:	f000 f8a1 	bl	8003280 <__clzsi2>
 800313e:	4b0e      	ldr	r3, [pc, #56]	@ (8003178 <__aeabi_ui2d+0x44>)
 8003140:	1a1b      	subs	r3, r3, r0
 8003142:	055b      	lsls	r3, r3, #21
 8003144:	0d5b      	lsrs	r3, r3, #21
 8003146:	280a      	cmp	r0, #10
 8003148:	dc0f      	bgt.n	800316a <__aeabi_ui2d+0x36>
 800314a:	220b      	movs	r2, #11
 800314c:	0021      	movs	r1, r4
 800314e:	1a12      	subs	r2, r2, r0
 8003150:	40d1      	lsrs	r1, r2
 8003152:	3015      	adds	r0, #21
 8003154:	030a      	lsls	r2, r1, #12
 8003156:	4084      	lsls	r4, r0
 8003158:	0b12      	lsrs	r2, r2, #12
 800315a:	e001      	b.n	8003160 <__aeabi_ui2d+0x2c>
 800315c:	2300      	movs	r3, #0
 800315e:	2200      	movs	r2, #0
 8003160:	051b      	lsls	r3, r3, #20
 8003162:	4313      	orrs	r3, r2
 8003164:	0020      	movs	r0, r4
 8003166:	0019      	movs	r1, r3
 8003168:	bd10      	pop	{r4, pc}
 800316a:	0022      	movs	r2, r4
 800316c:	380b      	subs	r0, #11
 800316e:	4082      	lsls	r2, r0
 8003170:	0312      	lsls	r2, r2, #12
 8003172:	2400      	movs	r4, #0
 8003174:	0b12      	lsrs	r2, r2, #12
 8003176:	e7f3      	b.n	8003160 <__aeabi_ui2d+0x2c>
 8003178:	0000041e 	.word	0x0000041e

0800317c <__aeabi_d2f>:
 800317c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800317e:	004b      	lsls	r3, r1, #1
 8003180:	030f      	lsls	r7, r1, #12
 8003182:	0d5b      	lsrs	r3, r3, #21
 8003184:	4c3a      	ldr	r4, [pc, #232]	@ (8003270 <__aeabi_d2f+0xf4>)
 8003186:	0f45      	lsrs	r5, r0, #29
 8003188:	b083      	sub	sp, #12
 800318a:	0a7f      	lsrs	r7, r7, #9
 800318c:	1c5e      	adds	r6, r3, #1
 800318e:	432f      	orrs	r7, r5
 8003190:	9000      	str	r0, [sp, #0]
 8003192:	9101      	str	r1, [sp, #4]
 8003194:	0fca      	lsrs	r2, r1, #31
 8003196:	00c5      	lsls	r5, r0, #3
 8003198:	4226      	tst	r6, r4
 800319a:	d00b      	beq.n	80031b4 <__aeabi_d2f+0x38>
 800319c:	4935      	ldr	r1, [pc, #212]	@ (8003274 <__aeabi_d2f+0xf8>)
 800319e:	185c      	adds	r4, r3, r1
 80031a0:	2cfe      	cmp	r4, #254	@ 0xfe
 80031a2:	dd13      	ble.n	80031cc <__aeabi_d2f+0x50>
 80031a4:	20ff      	movs	r0, #255	@ 0xff
 80031a6:	2300      	movs	r3, #0
 80031a8:	05c0      	lsls	r0, r0, #23
 80031aa:	4318      	orrs	r0, r3
 80031ac:	07d2      	lsls	r2, r2, #31
 80031ae:	4310      	orrs	r0, r2
 80031b0:	b003      	add	sp, #12
 80031b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031b4:	433d      	orrs	r5, r7
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <__aeabi_d2f+0x42>
 80031ba:	2000      	movs	r0, #0
 80031bc:	e7f4      	b.n	80031a8 <__aeabi_d2f+0x2c>
 80031be:	2d00      	cmp	r5, #0
 80031c0:	d0f0      	beq.n	80031a4 <__aeabi_d2f+0x28>
 80031c2:	2380      	movs	r3, #128	@ 0x80
 80031c4:	03db      	lsls	r3, r3, #15
 80031c6:	20ff      	movs	r0, #255	@ 0xff
 80031c8:	433b      	orrs	r3, r7
 80031ca:	e7ed      	b.n	80031a8 <__aeabi_d2f+0x2c>
 80031cc:	2c00      	cmp	r4, #0
 80031ce:	dd0c      	ble.n	80031ea <__aeabi_d2f+0x6e>
 80031d0:	9b00      	ldr	r3, [sp, #0]
 80031d2:	00ff      	lsls	r7, r7, #3
 80031d4:	019b      	lsls	r3, r3, #6
 80031d6:	1e58      	subs	r0, r3, #1
 80031d8:	4183      	sbcs	r3, r0
 80031da:	0f69      	lsrs	r1, r5, #29
 80031dc:	433b      	orrs	r3, r7
 80031de:	430b      	orrs	r3, r1
 80031e0:	0759      	lsls	r1, r3, #29
 80031e2:	d127      	bne.n	8003234 <__aeabi_d2f+0xb8>
 80031e4:	08db      	lsrs	r3, r3, #3
 80031e6:	b2e0      	uxtb	r0, r4
 80031e8:	e7de      	b.n	80031a8 <__aeabi_d2f+0x2c>
 80031ea:	0021      	movs	r1, r4
 80031ec:	3117      	adds	r1, #23
 80031ee:	db31      	blt.n	8003254 <__aeabi_d2f+0xd8>
 80031f0:	2180      	movs	r1, #128	@ 0x80
 80031f2:	201e      	movs	r0, #30
 80031f4:	0409      	lsls	r1, r1, #16
 80031f6:	4339      	orrs	r1, r7
 80031f8:	1b00      	subs	r0, r0, r4
 80031fa:	281f      	cmp	r0, #31
 80031fc:	dd2d      	ble.n	800325a <__aeabi_d2f+0xde>
 80031fe:	2602      	movs	r6, #2
 8003200:	4276      	negs	r6, r6
 8003202:	1b34      	subs	r4, r6, r4
 8003204:	000e      	movs	r6, r1
 8003206:	40e6      	lsrs	r6, r4
 8003208:	0034      	movs	r4, r6
 800320a:	2820      	cmp	r0, #32
 800320c:	d004      	beq.n	8003218 <__aeabi_d2f+0x9c>
 800320e:	481a      	ldr	r0, [pc, #104]	@ (8003278 <__aeabi_d2f+0xfc>)
 8003210:	4684      	mov	ip, r0
 8003212:	4463      	add	r3, ip
 8003214:	4099      	lsls	r1, r3
 8003216:	430d      	orrs	r5, r1
 8003218:	002b      	movs	r3, r5
 800321a:	1e59      	subs	r1, r3, #1
 800321c:	418b      	sbcs	r3, r1
 800321e:	4323      	orrs	r3, r4
 8003220:	0759      	lsls	r1, r3, #29
 8003222:	d003      	beq.n	800322c <__aeabi_d2f+0xb0>
 8003224:	210f      	movs	r1, #15
 8003226:	4019      	ands	r1, r3
 8003228:	2904      	cmp	r1, #4
 800322a:	d10b      	bne.n	8003244 <__aeabi_d2f+0xc8>
 800322c:	019b      	lsls	r3, r3, #6
 800322e:	2000      	movs	r0, #0
 8003230:	0a5b      	lsrs	r3, r3, #9
 8003232:	e7b9      	b.n	80031a8 <__aeabi_d2f+0x2c>
 8003234:	210f      	movs	r1, #15
 8003236:	4019      	ands	r1, r3
 8003238:	2904      	cmp	r1, #4
 800323a:	d104      	bne.n	8003246 <__aeabi_d2f+0xca>
 800323c:	019b      	lsls	r3, r3, #6
 800323e:	0a5b      	lsrs	r3, r3, #9
 8003240:	b2e0      	uxtb	r0, r4
 8003242:	e7b1      	b.n	80031a8 <__aeabi_d2f+0x2c>
 8003244:	2400      	movs	r4, #0
 8003246:	3304      	adds	r3, #4
 8003248:	0159      	lsls	r1, r3, #5
 800324a:	d5f7      	bpl.n	800323c <__aeabi_d2f+0xc0>
 800324c:	3401      	adds	r4, #1
 800324e:	2300      	movs	r3, #0
 8003250:	b2e0      	uxtb	r0, r4
 8003252:	e7a9      	b.n	80031a8 <__aeabi_d2f+0x2c>
 8003254:	2000      	movs	r0, #0
 8003256:	2300      	movs	r3, #0
 8003258:	e7a6      	b.n	80031a8 <__aeabi_d2f+0x2c>
 800325a:	4c08      	ldr	r4, [pc, #32]	@ (800327c <__aeabi_d2f+0x100>)
 800325c:	191c      	adds	r4, r3, r4
 800325e:	002b      	movs	r3, r5
 8003260:	40a5      	lsls	r5, r4
 8003262:	40c3      	lsrs	r3, r0
 8003264:	40a1      	lsls	r1, r4
 8003266:	1e68      	subs	r0, r5, #1
 8003268:	4185      	sbcs	r5, r0
 800326a:	4329      	orrs	r1, r5
 800326c:	430b      	orrs	r3, r1
 800326e:	e7d7      	b.n	8003220 <__aeabi_d2f+0xa4>
 8003270:	000007fe 	.word	0x000007fe
 8003274:	fffffc80 	.word	0xfffffc80
 8003278:	fffffca2 	.word	0xfffffca2
 800327c:	fffffc82 	.word	0xfffffc82

08003280 <__clzsi2>:
 8003280:	211c      	movs	r1, #28
 8003282:	2301      	movs	r3, #1
 8003284:	041b      	lsls	r3, r3, #16
 8003286:	4298      	cmp	r0, r3
 8003288:	d301      	bcc.n	800328e <__clzsi2+0xe>
 800328a:	0c00      	lsrs	r0, r0, #16
 800328c:	3910      	subs	r1, #16
 800328e:	0a1b      	lsrs	r3, r3, #8
 8003290:	4298      	cmp	r0, r3
 8003292:	d301      	bcc.n	8003298 <__clzsi2+0x18>
 8003294:	0a00      	lsrs	r0, r0, #8
 8003296:	3908      	subs	r1, #8
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	4298      	cmp	r0, r3
 800329c:	d301      	bcc.n	80032a2 <__clzsi2+0x22>
 800329e:	0900      	lsrs	r0, r0, #4
 80032a0:	3904      	subs	r1, #4
 80032a2:	a202      	add	r2, pc, #8	@ (adr r2, 80032ac <__clzsi2+0x2c>)
 80032a4:	5c10      	ldrb	r0, [r2, r0]
 80032a6:	1840      	adds	r0, r0, r1
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			@ (mov r8, r8)
 80032ac:	02020304 	.word	0x02020304
 80032b0:	01010101 	.word	0x01010101
	...

080032bc <__clzdi2>:
 80032bc:	b510      	push	{r4, lr}
 80032be:	2900      	cmp	r1, #0
 80032c0:	d103      	bne.n	80032ca <__clzdi2+0xe>
 80032c2:	f7ff ffdd 	bl	8003280 <__clzsi2>
 80032c6:	3020      	adds	r0, #32
 80032c8:	e002      	b.n	80032d0 <__clzdi2+0x14>
 80032ca:	0008      	movs	r0, r1
 80032cc:	f7ff ffd8 	bl	8003280 <__clzsi2>
 80032d0:	bd10      	pop	{r4, pc}
 80032d2:	46c0      	nop			@ (mov r8, r8)

080032d4 <__divdi3>:
 80032d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032d6:	464f      	mov	r7, r9
 80032d8:	4646      	mov	r6, r8
 80032da:	46d6      	mov	lr, sl
 80032dc:	b5c0      	push	{r6, r7, lr}
 80032de:	0006      	movs	r6, r0
 80032e0:	000f      	movs	r7, r1
 80032e2:	0010      	movs	r0, r2
 80032e4:	0019      	movs	r1, r3
 80032e6:	b082      	sub	sp, #8
 80032e8:	2f00      	cmp	r7, #0
 80032ea:	db5d      	blt.n	80033a8 <__divdi3+0xd4>
 80032ec:	0034      	movs	r4, r6
 80032ee:	003d      	movs	r5, r7
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	db0b      	blt.n	800330c <__divdi3+0x38>
 80032f4:	0016      	movs	r6, r2
 80032f6:	001f      	movs	r7, r3
 80032f8:	42ab      	cmp	r3, r5
 80032fa:	d917      	bls.n	800332c <__divdi3+0x58>
 80032fc:	2000      	movs	r0, #0
 80032fe:	2100      	movs	r1, #0
 8003300:	b002      	add	sp, #8
 8003302:	bce0      	pop	{r5, r6, r7}
 8003304:	46ba      	mov	sl, r7
 8003306:	46b1      	mov	r9, r6
 8003308:	46a8      	mov	r8, r5
 800330a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800330c:	2700      	movs	r7, #0
 800330e:	4246      	negs	r6, r0
 8003310:	418f      	sbcs	r7, r1
 8003312:	42af      	cmp	r7, r5
 8003314:	d8f2      	bhi.n	80032fc <__divdi3+0x28>
 8003316:	d100      	bne.n	800331a <__divdi3+0x46>
 8003318:	e0a0      	b.n	800345c <__divdi3+0x188>
 800331a:	2301      	movs	r3, #1
 800331c:	425b      	negs	r3, r3
 800331e:	4699      	mov	r9, r3
 8003320:	e009      	b.n	8003336 <__divdi3+0x62>
 8003322:	2700      	movs	r7, #0
 8003324:	4246      	negs	r6, r0
 8003326:	418f      	sbcs	r7, r1
 8003328:	42af      	cmp	r7, r5
 800332a:	d8e7      	bhi.n	80032fc <__divdi3+0x28>
 800332c:	42af      	cmp	r7, r5
 800332e:	d100      	bne.n	8003332 <__divdi3+0x5e>
 8003330:	e090      	b.n	8003454 <__divdi3+0x180>
 8003332:	2300      	movs	r3, #0
 8003334:	4699      	mov	r9, r3
 8003336:	0039      	movs	r1, r7
 8003338:	0030      	movs	r0, r6
 800333a:	f7ff ffbf 	bl	80032bc <__clzdi2>
 800333e:	4680      	mov	r8, r0
 8003340:	0029      	movs	r1, r5
 8003342:	0020      	movs	r0, r4
 8003344:	f7ff ffba 	bl	80032bc <__clzdi2>
 8003348:	4643      	mov	r3, r8
 800334a:	1a1b      	subs	r3, r3, r0
 800334c:	4698      	mov	r8, r3
 800334e:	3b20      	subs	r3, #32
 8003350:	d475      	bmi.n	800343e <__divdi3+0x16a>
 8003352:	0031      	movs	r1, r6
 8003354:	4099      	lsls	r1, r3
 8003356:	469a      	mov	sl, r3
 8003358:	000b      	movs	r3, r1
 800335a:	0031      	movs	r1, r6
 800335c:	4640      	mov	r0, r8
 800335e:	4081      	lsls	r1, r0
 8003360:	000a      	movs	r2, r1
 8003362:	42ab      	cmp	r3, r5
 8003364:	d82e      	bhi.n	80033c4 <__divdi3+0xf0>
 8003366:	d02b      	beq.n	80033c0 <__divdi3+0xec>
 8003368:	4651      	mov	r1, sl
 800336a:	1aa4      	subs	r4, r4, r2
 800336c:	419d      	sbcs	r5, r3
 800336e:	2900      	cmp	r1, #0
 8003370:	da00      	bge.n	8003374 <__divdi3+0xa0>
 8003372:	e090      	b.n	8003496 <__divdi3+0x1c2>
 8003374:	2100      	movs	r1, #0
 8003376:	2000      	movs	r0, #0
 8003378:	2601      	movs	r6, #1
 800337a:	9000      	str	r0, [sp, #0]
 800337c:	9101      	str	r1, [sp, #4]
 800337e:	4651      	mov	r1, sl
 8003380:	408e      	lsls	r6, r1
 8003382:	9601      	str	r6, [sp, #4]
 8003384:	4641      	mov	r1, r8
 8003386:	2601      	movs	r6, #1
 8003388:	408e      	lsls	r6, r1
 800338a:	4641      	mov	r1, r8
 800338c:	9600      	str	r6, [sp, #0]
 800338e:	2900      	cmp	r1, #0
 8003390:	d11f      	bne.n	80033d2 <__divdi3+0xfe>
 8003392:	9800      	ldr	r0, [sp, #0]
 8003394:	9901      	ldr	r1, [sp, #4]
 8003396:	464b      	mov	r3, r9
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0b1      	beq.n	8003300 <__divdi3+0x2c>
 800339c:	0003      	movs	r3, r0
 800339e:	000c      	movs	r4, r1
 80033a0:	2100      	movs	r1, #0
 80033a2:	4258      	negs	r0, r3
 80033a4:	41a1      	sbcs	r1, r4
 80033a6:	e7ab      	b.n	8003300 <__divdi3+0x2c>
 80033a8:	2500      	movs	r5, #0
 80033aa:	4274      	negs	r4, r6
 80033ac:	41bd      	sbcs	r5, r7
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	dbb7      	blt.n	8003322 <__divdi3+0x4e>
 80033b2:	0016      	movs	r6, r2
 80033b4:	001f      	movs	r7, r3
 80033b6:	42ab      	cmp	r3, r5
 80033b8:	d8a0      	bhi.n	80032fc <__divdi3+0x28>
 80033ba:	42af      	cmp	r7, r5
 80033bc:	d1ad      	bne.n	800331a <__divdi3+0x46>
 80033be:	e04d      	b.n	800345c <__divdi3+0x188>
 80033c0:	42a1      	cmp	r1, r4
 80033c2:	d9d1      	bls.n	8003368 <__divdi3+0x94>
 80033c4:	2100      	movs	r1, #0
 80033c6:	2000      	movs	r0, #0
 80033c8:	9000      	str	r0, [sp, #0]
 80033ca:	9101      	str	r1, [sp, #4]
 80033cc:	4641      	mov	r1, r8
 80033ce:	2900      	cmp	r1, #0
 80033d0:	d0df      	beq.n	8003392 <__divdi3+0xbe>
 80033d2:	07d9      	lsls	r1, r3, #31
 80033d4:	0856      	lsrs	r6, r2, #1
 80033d6:	085f      	lsrs	r7, r3, #1
 80033d8:	430e      	orrs	r6, r1
 80033da:	4643      	mov	r3, r8
 80033dc:	e00e      	b.n	80033fc <__divdi3+0x128>
 80033de:	42af      	cmp	r7, r5
 80033e0:	d101      	bne.n	80033e6 <__divdi3+0x112>
 80033e2:	42a6      	cmp	r6, r4
 80033e4:	d80c      	bhi.n	8003400 <__divdi3+0x12c>
 80033e6:	1ba4      	subs	r4, r4, r6
 80033e8:	41bd      	sbcs	r5, r7
 80033ea:	2101      	movs	r1, #1
 80033ec:	1924      	adds	r4, r4, r4
 80033ee:	416d      	adcs	r5, r5
 80033f0:	2200      	movs	r2, #0
 80033f2:	3b01      	subs	r3, #1
 80033f4:	1864      	adds	r4, r4, r1
 80033f6:	4155      	adcs	r5, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d006      	beq.n	800340a <__divdi3+0x136>
 80033fc:	42af      	cmp	r7, r5
 80033fe:	d9ee      	bls.n	80033de <__divdi3+0x10a>
 8003400:	3b01      	subs	r3, #1
 8003402:	1924      	adds	r4, r4, r4
 8003404:	416d      	adcs	r5, r5
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f8      	bne.n	80033fc <__divdi3+0x128>
 800340a:	9a00      	ldr	r2, [sp, #0]
 800340c:	9b01      	ldr	r3, [sp, #4]
 800340e:	4651      	mov	r1, sl
 8003410:	1912      	adds	r2, r2, r4
 8003412:	416b      	adcs	r3, r5
 8003414:	2900      	cmp	r1, #0
 8003416:	db25      	blt.n	8003464 <__divdi3+0x190>
 8003418:	002e      	movs	r6, r5
 800341a:	002c      	movs	r4, r5
 800341c:	40ce      	lsrs	r6, r1
 800341e:	4641      	mov	r1, r8
 8003420:	40cc      	lsrs	r4, r1
 8003422:	4651      	mov	r1, sl
 8003424:	2900      	cmp	r1, #0
 8003426:	db2d      	blt.n	8003484 <__divdi3+0x1b0>
 8003428:	0034      	movs	r4, r6
 800342a:	408c      	lsls	r4, r1
 800342c:	0021      	movs	r1, r4
 800342e:	4644      	mov	r4, r8
 8003430:	40a6      	lsls	r6, r4
 8003432:	0030      	movs	r0, r6
 8003434:	1a12      	subs	r2, r2, r0
 8003436:	418b      	sbcs	r3, r1
 8003438:	9200      	str	r2, [sp, #0]
 800343a:	9301      	str	r3, [sp, #4]
 800343c:	e7a9      	b.n	8003392 <__divdi3+0xbe>
 800343e:	4642      	mov	r2, r8
 8003440:	0038      	movs	r0, r7
 8003442:	469a      	mov	sl, r3
 8003444:	2320      	movs	r3, #32
 8003446:	0031      	movs	r1, r6
 8003448:	4090      	lsls	r0, r2
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	40d9      	lsrs	r1, r3
 800344e:	0003      	movs	r3, r0
 8003450:	430b      	orrs	r3, r1
 8003452:	e782      	b.n	800335a <__divdi3+0x86>
 8003454:	42a6      	cmp	r6, r4
 8003456:	d900      	bls.n	800345a <__divdi3+0x186>
 8003458:	e750      	b.n	80032fc <__divdi3+0x28>
 800345a:	e76a      	b.n	8003332 <__divdi3+0x5e>
 800345c:	42a6      	cmp	r6, r4
 800345e:	d800      	bhi.n	8003462 <__divdi3+0x18e>
 8003460:	e75b      	b.n	800331a <__divdi3+0x46>
 8003462:	e74b      	b.n	80032fc <__divdi3+0x28>
 8003464:	4640      	mov	r0, r8
 8003466:	2120      	movs	r1, #32
 8003468:	1a09      	subs	r1, r1, r0
 800346a:	0028      	movs	r0, r5
 800346c:	4088      	lsls	r0, r1
 800346e:	0026      	movs	r6, r4
 8003470:	0001      	movs	r1, r0
 8003472:	4640      	mov	r0, r8
 8003474:	40c6      	lsrs	r6, r0
 8003476:	002c      	movs	r4, r5
 8003478:	430e      	orrs	r6, r1
 800347a:	4641      	mov	r1, r8
 800347c:	40cc      	lsrs	r4, r1
 800347e:	4651      	mov	r1, sl
 8003480:	2900      	cmp	r1, #0
 8003482:	dad1      	bge.n	8003428 <__divdi3+0x154>
 8003484:	4640      	mov	r0, r8
 8003486:	2120      	movs	r1, #32
 8003488:	0035      	movs	r5, r6
 800348a:	4084      	lsls	r4, r0
 800348c:	1a09      	subs	r1, r1, r0
 800348e:	40cd      	lsrs	r5, r1
 8003490:	0021      	movs	r1, r4
 8003492:	4329      	orrs	r1, r5
 8003494:	e7cb      	b.n	800342e <__divdi3+0x15a>
 8003496:	4641      	mov	r1, r8
 8003498:	2620      	movs	r6, #32
 800349a:	2701      	movs	r7, #1
 800349c:	1a76      	subs	r6, r6, r1
 800349e:	2000      	movs	r0, #0
 80034a0:	2100      	movs	r1, #0
 80034a2:	40f7      	lsrs	r7, r6
 80034a4:	9000      	str	r0, [sp, #0]
 80034a6:	9101      	str	r1, [sp, #4]
 80034a8:	9701      	str	r7, [sp, #4]
 80034aa:	e76b      	b.n	8003384 <__divdi3+0xb0>

080034ac <StartTask02>:
        osDelay(30000);
  }
}

void StartTask02(void *argument)
{
 80034ac:	b5f0      	push	{r4, r5, r6, r7, lr}
      // Convert to integers to save RAM
      int temp = (int)(received_data.temperatura * 10);
      int umid = (int)(received_data.umiditate * 10);
      int pres = (int)(received_data.presiune * 10);

      int len = snprintf(buf, sizeof(buf),
 80034ae:	240a      	movs	r4, #10
{
 80034b0:	b089      	sub	sp, #36	@ 0x24
    if (osMessageQueueGet(DataQueueHandle, &received_data, NULL, osWaitForever) == osOK)
 80034b2:	2501      	movs	r5, #1
 80034b4:	426d      	negs	r5, r5
 80034b6:	4f26      	ldr	r7, [pc, #152]	@ (8003550 <StartTask02+0xa4>)
 80034b8:	4826      	ldr	r0, [pc, #152]	@ (8003554 <StartTask02+0xa8>)
 80034ba:	002b      	movs	r3, r5
 80034bc:	2200      	movs	r2, #0
 80034be:	0039      	movs	r1, r7
 80034c0:	6800      	ldr	r0, [r0, #0]
 80034c2:	f002 fe8b 	bl	80061dc <osMessageQueueGet>
 80034c6:	2800      	cmp	r0, #0
 80034c8:	d1f5      	bne.n	80034b6 <StartTask02+0xa>
      int temp = (int)(received_data.temperatura * 10);
 80034ca:	6838      	ldr	r0, [r7, #0]
 80034cc:	4922      	ldr	r1, [pc, #136]	@ (8003558 <StartTask02+0xac>)
 80034ce:	f7fd fa91 	bl	80009f4 <__aeabi_fmul>
 80034d2:	f7fd fe4d 	bl	8001170 <__aeabi_f2iz>
      int umid = (int)(received_data.umiditate * 10);
 80034d6:	4920      	ldr	r1, [pc, #128]	@ (8003558 <StartTask02+0xac>)
      int temp = (int)(received_data.temperatura * 10);
 80034d8:	0005      	movs	r5, r0
      int umid = (int)(received_data.umiditate * 10);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fd fa8a 	bl	80009f4 <__aeabi_fmul>
 80034e0:	f7fd fe46 	bl	8001170 <__aeabi_f2iz>
      int pres = (int)(received_data.presiune * 10);
 80034e4:	491c      	ldr	r1, [pc, #112]	@ (8003558 <StartTask02+0xac>)
      int umid = (int)(received_data.umiditate * 10);
 80034e6:	0006      	movs	r6, r0
      int pres = (int)(received_data.presiune * 10);
 80034e8:	68b8      	ldr	r0, [r7, #8]
 80034ea:	f7fd fa83 	bl	80009f4 <__aeabi_fmul>
 80034ee:	f7fd fe3f 	bl	8001170 <__aeabi_f2iz>
      int len = snprintf(buf, sizeof(buf),
 80034f2:	0021      	movs	r1, r4
      int pres = (int)(received_data.presiune * 10);
 80034f4:	0007      	movs	r7, r0
      int len = snprintf(buf, sizeof(buf),
 80034f6:	0028      	movs	r0, r5
 80034f8:	f7fc feac 	bl	8000254 <__divsi3>
 80034fc:	0021      	movs	r1, r4
 80034fe:	9007      	str	r0, [sp, #28]
 8003500:	0038      	movs	r0, r7
 8003502:	f7fc ff8d 	bl	8000420 <__aeabi_idivmod>
 8003506:	0038      	movs	r0, r7
 8003508:	9104      	str	r1, [sp, #16]
 800350a:	0021      	movs	r1, r4
 800350c:	f7fc fea2 	bl	8000254 <__divsi3>
 8003510:	0021      	movs	r1, r4
 8003512:	9003      	str	r0, [sp, #12]
 8003514:	0030      	movs	r0, r6
 8003516:	f7fc ff83 	bl	8000420 <__aeabi_idivmod>
 800351a:	0030      	movs	r0, r6
 800351c:	9102      	str	r1, [sp, #8]
 800351e:	0021      	movs	r1, r4
 8003520:	f7fc fe98 	bl	8000254 <__divsi3>
 8003524:	0021      	movs	r1, r4
 8003526:	9001      	str	r0, [sp, #4]
 8003528:	0028      	movs	r0, r5
 800352a:	f7fc ff79 	bl	8000420 <__aeabi_idivmod>
 800352e:	4d0b      	ldr	r5, [pc, #44]	@ (800355c <StartTask02+0xb0>)
 8003530:	9b07      	ldr	r3, [sp, #28]
 8003532:	9100      	str	r1, [sp, #0]
 8003534:	0028      	movs	r0, r5
 8003536:	2164      	movs	r1, #100	@ 0x64
 8003538:	4a09      	ldr	r2, [pc, #36]	@ (8003560 <StartTask02+0xb4>)
 800353a:	f004 fe43 	bl	80081c4 <sniprintf>
                        "T:%d.%d C|U:%d.%d%%|P:%d.%d hPa\r\n",
                        temp/10, temp%10,
                        umid/10, umid%10,
                        pres/10, pres%10);

      HAL_UART_Transmit(&huart1, (uint8_t*)buf, len, 1000);
 800353e:	23fa      	movs	r3, #250	@ 0xfa
 8003540:	b282      	uxth	r2, r0
 8003542:	0029      	movs	r1, r5
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4807      	ldr	r0, [pc, #28]	@ (8003564 <StartTask02+0xb8>)
 8003548:	f002 fc28 	bl	8005d9c <HAL_UART_Transmit>
 800354c:	e7b1      	b.n	80034b2 <StartTask02+0x6>
 800354e:	46c0      	nop			@ (mov r8, r8)
 8003550:	20000258 	.word	0x20000258
 8003554:	2000028c 	.word	0x2000028c
 8003558:	41200000 	.word	0x41200000
 800355c:	200001f4 	.word	0x200001f4
 8003560:	0800a654 	.word	0x0800a654
 8003564:	20000320 	.word	0x20000320

08003568 <BMP280_ReadCalibration>:
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0x88, 1, calib, 24, 1000);
 8003568:	23fa      	movs	r3, #250	@ 0xfa
void BMP280_ReadCalibration(void) {
 800356a:	b510      	push	{r4, lr}
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0x88, 1, calib, 24, 1000);
 800356c:	009b      	lsls	r3, r3, #2
void BMP280_ReadCalibration(void) {
 800356e:	b08a      	sub	sp, #40	@ 0x28
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0x88, 1, calib, 24, 1000);
 8003570:	9302      	str	r3, [sp, #8]
 8003572:	2318      	movs	r3, #24
 8003574:	ac04      	add	r4, sp, #16
 8003576:	9301      	str	r3, [sp, #4]
 8003578:	2288      	movs	r2, #136	@ 0x88
 800357a:	21ee      	movs	r1, #238	@ 0xee
 800357c:	9400      	str	r4, [sp, #0]
 800357e:	3b17      	subs	r3, #23
 8003580:	480e      	ldr	r0, [pc, #56]	@ (80035bc <BMP280_ReadCalibration+0x54>)
 8003582:	f001 fa61 	bl	8004a48 <HAL_I2C_Mem_Read>
    bmp280_calib.dig_T1 = (calib[1] << 8) | calib[0];
 8003586:	4b0e      	ldr	r3, [pc, #56]	@ (80035c0 <BMP280_ReadCalibration+0x58>)
 8003588:	8822      	ldrh	r2, [r4, #0]
 800358a:	801a      	strh	r2, [r3, #0]
    bmp280_calib.dig_T2 = (calib[3] << 8) | calib[2];
 800358c:	8862      	ldrh	r2, [r4, #2]
 800358e:	805a      	strh	r2, [r3, #2]
    bmp280_calib.dig_T3 = (calib[5] << 8) | calib[4];
 8003590:	88a2      	ldrh	r2, [r4, #4]
 8003592:	809a      	strh	r2, [r3, #4]
    bmp280_calib.dig_P1 = (calib[7] << 8) | calib[6];
 8003594:	88e2      	ldrh	r2, [r4, #6]
 8003596:	80da      	strh	r2, [r3, #6]
    bmp280_calib.dig_P2 = (calib[9] << 8) | calib[8];
 8003598:	8922      	ldrh	r2, [r4, #8]
 800359a:	811a      	strh	r2, [r3, #8]
    bmp280_calib.dig_P3 = (calib[11] << 8) | calib[10];
 800359c:	8962      	ldrh	r2, [r4, #10]
 800359e:	815a      	strh	r2, [r3, #10]
    bmp280_calib.dig_P4 = (calib[13] << 8) | calib[12];
 80035a0:	89a2      	ldrh	r2, [r4, #12]
 80035a2:	819a      	strh	r2, [r3, #12]
    bmp280_calib.dig_P5 = (calib[15] << 8) | calib[14];
 80035a4:	89e2      	ldrh	r2, [r4, #14]
 80035a6:	81da      	strh	r2, [r3, #14]
    bmp280_calib.dig_P6 = (calib[17] << 8) | calib[16];
 80035a8:	8a22      	ldrh	r2, [r4, #16]
 80035aa:	821a      	strh	r2, [r3, #16]
    bmp280_calib.dig_P7 = (calib[19] << 8) | calib[18];
 80035ac:	8a62      	ldrh	r2, [r4, #18]
 80035ae:	825a      	strh	r2, [r3, #18]
    bmp280_calib.dig_P8 = (calib[21] << 8) | calib[20];
 80035b0:	8aa2      	ldrh	r2, [r4, #20]
 80035b2:	829a      	strh	r2, [r3, #20]
    bmp280_calib.dig_P9 = (calib[23] << 8) | calib[22];
 80035b4:	8ae2      	ldrh	r2, [r4, #22]
 80035b6:	82da      	strh	r2, [r3, #22]
}
 80035b8:	b00a      	add	sp, #40	@ 0x28
 80035ba:	bd10      	pop	{r4, pc}
 80035bc:	200003e8 	.word	0x200003e8
 80035c0:	20000274 	.word	0x20000274

080035c4 <BMP280_Init>:
uint8_t BMP280_Init(void) {
 80035c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035c6:	b087      	sub	sp, #28
    uint8_t ctrl_meas = 0x27;  // Normal mode, temp x1, press x1
 80035c8:	466a      	mov	r2, sp
 80035ca:	2327      	movs	r3, #39	@ 0x27
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, BMP280_ID_REG, 1, &chip_id, 1, 1000) != HAL_OK) {
 80035cc:	26fa      	movs	r6, #250	@ 0xfa
 80035ce:	2401      	movs	r4, #1
 80035d0:	4d20      	ldr	r5, [pc, #128]	@ (8003654 <BMP280_Init+0x90>)
    uint8_t ctrl_meas = 0x27;  // Normal mode, temp x1, press x1
 80035d2:	7553      	strb	r3, [r2, #21]
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, BMP280_ID_REG, 1, &chip_id, 1, 1000) != HAL_OK) {
 80035d4:	00b6      	lsls	r6, r6, #2
    uint8_t config = 0xA0;     // Standby 1000ms, filter off
 80035d6:	3379      	adds	r3, #121	@ 0x79
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, BMP280_ID_REG, 1, &chip_id, 1, 1000) != HAL_OK) {
 80035d8:	af05      	add	r7, sp, #20
    uint8_t config = 0xA0;     // Standby 1000ms, filter off
 80035da:	7593      	strb	r3, [r2, #22]
    if (HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, BMP280_ID_REG, 1, &chip_id, 1, 1000) != HAL_OK) {
 80035dc:	21ee      	movs	r1, #238	@ 0xee
 80035de:	0023      	movs	r3, r4
 80035e0:	22d0      	movs	r2, #208	@ 0xd0
 80035e2:	0028      	movs	r0, r5
 80035e4:	9602      	str	r6, [sp, #8]
 80035e6:	9401      	str	r4, [sp, #4]
 80035e8:	9700      	str	r7, [sp, #0]
 80035ea:	f001 fa2d 	bl	8004a48 <HAL_I2C_Mem_Read>
 80035ee:	2800      	cmp	r0, #0
 80035f0:	d12d      	bne.n	800364e <BMP280_Init+0x8a>
    if (chip_id != 0x58) {  // BMP280 ID
 80035f2:	783b      	ldrb	r3, [r7, #0]
 80035f4:	2b58      	cmp	r3, #88	@ 0x58
 80035f6:	d128      	bne.n	800364a <BMP280_Init+0x86>
    uint8_t reset_cmd = 0xB6;
 80035f8:	22b6      	movs	r2, #182	@ 0xb6
 80035fa:	3b41      	subs	r3, #65	@ 0x41
 80035fc:	446b      	add	r3, sp
 80035fe:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, BMP280_RESET_REG, 1, &reset_cmd, 1, 1000);
 8003600:	21ee      	movs	r1, #238	@ 0xee
 8003602:	322a      	adds	r2, #42	@ 0x2a
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	0028      	movs	r0, r5
 8003608:	0023      	movs	r3, r4
 800360a:	9602      	str	r6, [sp, #8]
 800360c:	9401      	str	r4, [sp, #4]
 800360e:	f001 f941 	bl	8004894 <HAL_I2C_Mem_Write>
    HAL_Delay(10);
 8003612:	200a      	movs	r0, #10
 8003614:	f000 fd0c 	bl	8004030 <HAL_Delay>
    HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, BMP280_CONFIG, 1, &config, 1, 1000);
 8003618:	2316      	movs	r3, #22
 800361a:	446b      	add	r3, sp
 800361c:	22f5      	movs	r2, #245	@ 0xf5
 800361e:	21ee      	movs	r1, #238	@ 0xee
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	0028      	movs	r0, r5
 8003624:	0023      	movs	r3, r4
 8003626:	9602      	str	r6, [sp, #8]
 8003628:	9401      	str	r4, [sp, #4]
 800362a:	f001 f933 	bl	8004894 <HAL_I2C_Mem_Write>
    HAL_I2C_Mem_Write(&hi2c1, BMP280_ADDR, BMP280_CTRL_MEAS, 1, &ctrl_meas, 1, 1000);
 800362e:	2315      	movs	r3, #21
 8003630:	446b      	add	r3, sp
 8003632:	22f4      	movs	r2, #244	@ 0xf4
 8003634:	21ee      	movs	r1, #238	@ 0xee
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	0028      	movs	r0, r5
 800363a:	0023      	movs	r3, r4
 800363c:	9602      	str	r6, [sp, #8]
 800363e:	9401      	str	r4, [sp, #4]
 8003640:	f001 f928 	bl	8004894 <HAL_I2C_Mem_Write>
    BMP280_ReadCalibration();
 8003644:	f7ff ff90 	bl	8003568 <BMP280_ReadCalibration>
    return 1;
 8003648:	0020      	movs	r0, r4
}
 800364a:	b007      	add	sp, #28
 800364c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return 0;
 800364e:	2000      	movs	r0, #0
 8003650:	e7fb      	b.n	800364a <BMP280_Init+0x86>
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	200003e8 	.word	0x200003e8

08003658 <BMP280_ReadPressure>:
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0xF7, 1, data, 3, 1000);
 8003658:	23fa      	movs	r3, #250	@ 0xfa
float BMP280_ReadPressure(void) {
 800365a:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0xF7, 1, data, 3, 1000);
 800365c:	009b      	lsls	r3, r3, #2
float BMP280_ReadPressure(void) {
 800365e:	b093      	sub	sp, #76	@ 0x4c
    HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDR, 0xF7, 1, data, 3, 1000);
 8003660:	9302      	str	r3, [sp, #8]
 8003662:	2303      	movs	r3, #3
 8003664:	ac11      	add	r4, sp, #68	@ 0x44
 8003666:	22f7      	movs	r2, #247	@ 0xf7
 8003668:	21ee      	movs	r1, #238	@ 0xee
 800366a:	9301      	str	r3, [sp, #4]
 800366c:	9400      	str	r4, [sp, #0]
 800366e:	3b02      	subs	r3, #2
 8003670:	4861      	ldr	r0, [pc, #388]	@ (80037f8 <BMP280_ReadPressure+0x1a0>)
 8003672:	f001 f9e9 	bl	8004a48 <HAL_I2C_Mem_Read>
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8003676:	7823      	ldrb	r3, [r4, #0]
    var1 = ((int64_t)t_fine) - 128000;
 8003678:	2701      	movs	r7, #1
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 800367a:	930c      	str	r3, [sp, #48]	@ 0x30
 800367c:	7863      	ldrb	r3, [r4, #1]
    var1 = ((int64_t)t_fine) - 128000;
 800367e:	4e5f      	ldr	r6, [pc, #380]	@ (80037fc <BMP280_ReadPressure+0x1a4>)
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8003680:	930d      	str	r3, [sp, #52]	@ 0x34
 8003682:	78a3      	ldrb	r3, [r4, #2]
    var1 = ((int64_t)t_fine) - 128000;
 8003684:	427f      	negs	r7, r7
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8003686:	930e      	str	r3, [sp, #56]	@ 0x38
    var1 = ((int64_t)t_fine) - 128000;
 8003688:	4b5d      	ldr	r3, [pc, #372]	@ (8003800 <BMP280_ReadPressure+0x1a8>)
 800368a:	6819      	ldr	r1, [r3, #0]
 800368c:	000a      	movs	r2, r1
 800368e:	17cb      	asrs	r3, r1, #31
 8003690:	18b6      	adds	r6, r6, r2
 8003692:	415f      	adcs	r7, r3
    var2 = var1 * var1 * (int64_t)bmp280_calib.dig_P6;
 8003694:	0032      	movs	r2, r6
 8003696:	003b      	movs	r3, r7
 8003698:	0030      	movs	r0, r6
 800369a:	0039      	movs	r1, r7
 800369c:	f7fc ff48 	bl	8000530 <__aeabi_lmul>
 80036a0:	4b58      	ldr	r3, [pc, #352]	@ (8003804 <BMP280_ReadPressure+0x1ac>)
 80036a2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80036a4:	9305      	str	r3, [sp, #20]
 80036a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80036a8:	2210      	movs	r2, #16
 80036aa:	5e9b      	ldrsh	r3, [r3, r2]
 80036ac:	9306      	str	r3, [sp, #24]
    var2 = var2 + ((var1 * (int64_t)bmp280_calib.dig_P5) << 17);
 80036ae:	9b05      	ldr	r3, [sp, #20]
 80036b0:	220e      	movs	r2, #14
 80036b2:	5e9b      	ldrsh	r3, [r3, r2]
 80036b4:	9307      	str	r3, [sp, #28]
    var2 = var2 + (((int64_t)bmp280_calib.dig_P4) << 35);
 80036b6:	9b05      	ldr	r3, [sp, #20]
 80036b8:	220c      	movs	r2, #12
 80036ba:	5e9b      	ldrsh	r3, [r3, r2]
           ((var1 * (int64_t)bmp280_calib.dig_P2) << 12);
 80036bc:	0032      	movs	r2, r6
    var2 = var2 + (((int64_t)bmp280_calib.dig_P4) << 35);
 80036be:	930f      	str	r3, [sp, #60]	@ 0x3c
           ((var1 * (int64_t)bmp280_calib.dig_P2) << 12);
 80036c0:	9b05      	ldr	r3, [sp, #20]
 80036c2:	2008      	movs	r0, #8
 80036c4:	5e18      	ldrsh	r0, [r3, r0]
 80036c6:	003b      	movs	r3, r7
 80036c8:	17c1      	asrs	r1, r0, #31
 80036ca:	f7fc ff31 	bl	8000530 <__aeabi_lmul>
 80036ce:	0d03      	lsrs	r3, r0, #20
 80036d0:	030d      	lsls	r5, r1, #12
 80036d2:	431d      	orrs	r5, r3
    var1 = ((var1 * var1 * (int64_t)bmp280_calib.dig_P3) >> 8) +
 80036d4:	9b05      	ldr	r3, [sp, #20]
           ((var1 * (int64_t)bmp280_calib.dig_P2) << 12);
 80036d6:	0304      	lsls	r4, r0, #12
    var1 = ((var1 * var1 * (int64_t)bmp280_calib.dig_P3) >> 8) +
 80036d8:	200a      	movs	r0, #10
 80036da:	5e18      	ldrsh	r0, [r3, r0]
 80036dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80036e0:	17c1      	asrs	r1, r0, #31
 80036e2:	f7fc ff25 	bl	8000530 <__aeabi_lmul>
 80036e6:	060b      	lsls	r3, r1, #24
 80036e8:	0a02      	lsrs	r2, r0, #8
 80036ea:	431a      	orrs	r2, r3
 80036ec:	120b      	asrs	r3, r1, #8
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280_calib.dig_P1) >> 33;
 80036ee:	2180      	movs	r1, #128	@ 0x80
    var1 = ((var1 * var1 * (int64_t)bmp280_calib.dig_P3) >> 8) +
 80036f0:	1912      	adds	r2, r2, r4
 80036f2:	416b      	adcs	r3, r5
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280_calib.dig_P1) >> 33;
 80036f4:	2000      	movs	r0, #0
 80036f6:	0209      	lsls	r1, r1, #8
 80036f8:	1880      	adds	r0, r0, r2
 80036fa:	4159      	adcs	r1, r3
 80036fc:	9b05      	ldr	r3, [sp, #20]
 80036fe:	88da      	ldrh	r2, [r3, #6]
 8003700:	2300      	movs	r3, #0
 8003702:	f7fc ff15 	bl	8000530 <__aeabi_lmul>
 8003706:	104b      	asrs	r3, r1, #1
 8003708:	9308      	str	r3, [sp, #32]
 800370a:	17cb      	asrs	r3, r1, #31
 800370c:	9309      	str	r3, [sp, #36]	@ 0x24
    if (var1 == 0) {
 800370e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003710:	9b08      	ldr	r3, [sp, #32]
        return 0;
 8003712:	2000      	movs	r0, #0
    if (var1 == 0) {
 8003714:	4313      	orrs	r3, r2
 8003716:	d06d      	beq.n	80037f4 <BMP280_ReadPressure+0x19c>
    var2 = var1 * var1 * (int64_t)bmp280_calib.dig_P6;
 8003718:	9b06      	ldr	r3, [sp, #24]
 800371a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800371c:	17d9      	asrs	r1, r3, #31
 800371e:	9806      	ldr	r0, [sp, #24]
 8003720:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003722:	f7fc ff05 	bl	8000530 <__aeabi_lmul>
    var2 = var2 + ((var1 * (int64_t)bmp280_calib.dig_P5) << 17);
 8003726:	9b07      	ldr	r3, [sp, #28]
    var2 = var1 * var1 * (int64_t)bmp280_calib.dig_P6;
 8003728:	0004      	movs	r4, r0
 800372a:	000d      	movs	r5, r1
    var2 = var2 + ((var1 * (int64_t)bmp280_calib.dig_P5) << 17);
 800372c:	0032      	movs	r2, r6
 800372e:	17d9      	asrs	r1, r3, #31
 8003730:	9807      	ldr	r0, [sp, #28]
 8003732:	003b      	movs	r3, r7
 8003734:	f7fc fefc 	bl	8000530 <__aeabi_lmul>
 8003738:	0bc7      	lsrs	r7, r0, #15
 800373a:	044b      	lsls	r3, r1, #17
 800373c:	433b      	orrs	r3, r7
 800373e:	0442      	lsls	r2, r0, #17
 8003740:	1912      	adds	r2, r2, r4
 8003742:	416b      	adcs	r3, r5
    p = 1048576 - adc_P;
 8003744:	2480      	movs	r4, #128	@ 0x80
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8003746:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003748:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800374a:	0109      	lsls	r1, r1, #4
 800374c:	0900      	lsrs	r0, r0, #4
 800374e:	4301      	orrs	r1, r0
 8003750:	980c      	ldr	r0, [sp, #48]	@ 0x30
    p = 1048576 - adc_P;
 8003752:	0364      	lsls	r4, r4, #13
    adc_P = (data[0] << 12) | (data[1] << 4) | (data[2] >> 4);
 8003754:	0300      	lsls	r0, r0, #12
 8003756:	4301      	orrs	r1, r0
    p = 1048576 - adc_P;
 8003758:	1a64      	subs	r4, r4, r1
 800375a:	17e7      	asrs	r7, r4, #31
    p = (((p << 31) - var2) * 3125) / var1;
 800375c:	0865      	lsrs	r5, r4, #1
 800375e:	07e0      	lsls	r0, r4, #31
    var2 = var2 + (((int64_t)bmp280_calib.dig_P4) << 35);
 8003760:	2400      	movs	r4, #0
 8003762:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
    p = (((p << 31) - var2) * 3125) / var1;
 8003764:	07f9      	lsls	r1, r7, #31
 8003766:	4329      	orrs	r1, r5
    var2 = var2 + (((int64_t)bmp280_calib.dig_P4) << 35);
 8003768:	00f5      	lsls	r5, r6, #3
 800376a:	18a4      	adds	r4, r4, r2
 800376c:	415d      	adcs	r5, r3
    p = (((p << 31) - var2) * 3125) / var1;
 800376e:	2300      	movs	r3, #0
 8003770:	1b00      	subs	r0, r0, r4
 8003772:	41a9      	sbcs	r1, r5
 8003774:	4a24      	ldr	r2, [pc, #144]	@ (8003808 <BMP280_ReadPressure+0x1b0>)
 8003776:	f7fc fedb 	bl	8000530 <__aeabi_lmul>
 800377a:	9a08      	ldr	r2, [sp, #32]
 800377c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800377e:	f7fc fe93 	bl	80004a8 <__aeabi_ldivmod>
    var1 = (((int64_t)bmp280_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8003782:	04cb      	lsls	r3, r1, #19
 8003784:	0b44      	lsrs	r4, r0, #13
 8003786:	431c      	orrs	r4, r3
 8003788:	9b05      	ldr	r3, [sp, #20]
    p = (((p << 31) - var2) * 3125) / var1;
 800378a:	0006      	movs	r6, r0
    var1 = (((int64_t)bmp280_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800378c:	2016      	movs	r0, #22
 800378e:	5e18      	ldrsh	r0, [r3, r0]
 8003790:	134d      	asrs	r5, r1, #13
    p = (((p << 31) - var2) * 3125) / var1;
 8003792:	000f      	movs	r7, r1
    var1 = (((int64_t)bmp280_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8003794:	0022      	movs	r2, r4
 8003796:	002b      	movs	r3, r5
 8003798:	17c1      	asrs	r1, r0, #31
 800379a:	f7fc fec9 	bl	8000530 <__aeabi_lmul>
 800379e:	0022      	movs	r2, r4
 80037a0:	002b      	movs	r3, r5
 80037a2:	f7fc fec5 	bl	8000530 <__aeabi_lmul>
 80037a6:	01cb      	lsls	r3, r1, #7
 80037a8:	0e44      	lsrs	r4, r0, #25
 80037aa:	431c      	orrs	r4, r3
    var2 = (((int64_t)bmp280_calib.dig_P8) * p) >> 19;
 80037ac:	9b05      	ldr	r3, [sp, #20]
 80037ae:	0032      	movs	r2, r6
 80037b0:	2014      	movs	r0, #20
 80037b2:	5e18      	ldrsh	r0, [r3, r0]
    var1 = (((int64_t)bmp280_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80037b4:	164d      	asrs	r5, r1, #25
    var2 = (((int64_t)bmp280_calib.dig_P8) * p) >> 19;
 80037b6:	003b      	movs	r3, r7
 80037b8:	17c1      	asrs	r1, r0, #31
 80037ba:	f7fc feb9 	bl	8000530 <__aeabi_lmul>
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280_calib.dig_P7) << 4);
 80037be:	19a4      	adds	r4, r4, r6
 80037c0:	417d      	adcs	r5, r7
    var2 = (((int64_t)bmp280_calib.dig_P8) * p) >> 19;
 80037c2:	0cc2      	lsrs	r2, r0, #19
 80037c4:	034e      	lsls	r6, r1, #13
 80037c6:	4332      	orrs	r2, r6
 80037c8:	14cb      	asrs	r3, r1, #19
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280_calib.dig_P7) << 4);
 80037ca:	1912      	adds	r2, r2, r4
 80037cc:	416b      	adcs	r3, r5
 80037ce:	0619      	lsls	r1, r3, #24
 80037d0:	121d      	asrs	r5, r3, #8
 80037d2:	9b05      	ldr	r3, [sp, #20]
 80037d4:	0a14      	lsrs	r4, r2, #8
 80037d6:	2212      	movs	r2, #18
 80037d8:	5e9b      	ldrsh	r3, [r3, r2]
 80037da:	430c      	orrs	r4, r1
 80037dc:	17de      	asrs	r6, r3, #31
 80037de:	0f1a      	lsrs	r2, r3, #28
 80037e0:	0131      	lsls	r1, r6, #4
 80037e2:	4311      	orrs	r1, r2
 80037e4:	0118      	lsls	r0, r3, #4
 80037e6:	1900      	adds	r0, r0, r4
 80037e8:	4169      	adcs	r1, r5
    return (float)p / 25600.0f;  // Return in hPa
 80037ea:	f7fc fecf 	bl	800058c <__aeabi_l2f>
 80037ee:	4907      	ldr	r1, [pc, #28]	@ (800380c <BMP280_ReadPressure+0x1b4>)
 80037f0:	f7fc ffea 	bl	80007c8 <__aeabi_fdiv>
}
 80037f4:	b013      	add	sp, #76	@ 0x4c
 80037f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037f8:	200003e8 	.word	0x200003e8
 80037fc:	fffe0c00 	.word	0xfffe0c00
 8003800:	20000270 	.word	0x20000270
 8003804:	20000274 	.word	0x20000274
 8003808:	00000c35 	.word	0x00000c35
 800380c:	46c80000 	.word	0x46c80000

08003810 <AHT20_Init>:
uint8_t AHT20_Init(void) {
 8003810:	b530      	push	{r4, r5, lr}
 8003812:	b085      	sub	sp, #20
    uint8_t init_cmd[3] = {AHT20_CMD_INIT, 0x08, 0x00};
 8003814:	2203      	movs	r2, #3
 8003816:	4914      	ldr	r1, [pc, #80]	@ (8003868 <AHT20_Init+0x58>)
 8003818:	a803      	add	r0, sp, #12
 800381a:	f004 fde7 	bl	80083ec <memcpy>
    HAL_Delay(40);  // Wait for sensor power-up
 800381e:	2028      	movs	r0, #40	@ 0x28
 8003820:	f000 fc06 	bl	8004030 <HAL_Delay>
    HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, &reset, 1, 1000);
 8003824:	25fa      	movs	r5, #250	@ 0xfa
    uint8_t reset = AHT20_CMD_SOFTRESET;
 8003826:	220b      	movs	r2, #11
 8003828:	23ba      	movs	r3, #186	@ 0xba
    HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, &reset, 1, 1000);
 800382a:	4c10      	ldr	r4, [pc, #64]	@ (800386c <AHT20_Init+0x5c>)
    uint8_t reset = AHT20_CMD_SOFTRESET;
 800382c:	446a      	add	r2, sp
    HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, &reset, 1, 1000);
 800382e:	00ad      	lsls	r5, r5, #2
    uint8_t reset = AHT20_CMD_SOFTRESET;
 8003830:	7013      	strb	r3, [r2, #0]
    HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, &reset, 1, 1000);
 8003832:	2170      	movs	r1, #112	@ 0x70
 8003834:	3bb9      	subs	r3, #185	@ 0xb9
 8003836:	0020      	movs	r0, r4
 8003838:	9500      	str	r5, [sp, #0]
 800383a:	f000 fef7 	bl	800462c <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 800383e:	2014      	movs	r0, #20
 8003840:	f000 fbf6 	bl	8004030 <HAL_Delay>
    if (HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, init_cmd, 3, 1000) != HAL_OK) {
 8003844:	2303      	movs	r3, #3
 8003846:	2170      	movs	r1, #112	@ 0x70
 8003848:	0020      	movs	r0, r4
 800384a:	9500      	str	r5, [sp, #0]
 800384c:	aa03      	add	r2, sp, #12
 800384e:	f000 feed 	bl	800462c <HAL_I2C_Master_Transmit>
        return 0;
 8003852:	2300      	movs	r3, #0
    if (HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, init_cmd, 3, 1000) != HAL_OK) {
 8003854:	4298      	cmp	r0, r3
 8003856:	d103      	bne.n	8003860 <AHT20_Init+0x50>
    HAL_Delay(10);
 8003858:	200a      	movs	r0, #10
 800385a:	f000 fbe9 	bl	8004030 <HAL_Delay>
    return 1;
 800385e:	2301      	movs	r3, #1
}
 8003860:	0018      	movs	r0, r3
 8003862:	b005      	add	sp, #20
 8003864:	bd30      	pop	{r4, r5, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)
 8003868:	0800a676 	.word	0x0800a676
 800386c:	200003e8 	.word	0x200003e8

08003870 <AHT20_Read>:
uint8_t AHT20_Read(float *temperature, float *humidity) {
 8003870:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, trigger_cmd, 3, 1000) != HAL_OK) {
 8003872:	27fa      	movs	r7, #250	@ 0xfa
uint8_t AHT20_Read(float *temperature, float *humidity) {
 8003874:	b089      	sub	sp, #36	@ 0x24
    uint8_t trigger_cmd[3] = {AHT20_CMD_TRIGGER, 0x33, 0x00};
 8003876:	2203      	movs	r2, #3
uint8_t AHT20_Read(float *temperature, float *humidity) {
 8003878:	9003      	str	r0, [sp, #12]
 800387a:	000d      	movs	r5, r1
    uint8_t trigger_cmd[3] = {AHT20_CMD_TRIGGER, 0x33, 0x00};
 800387c:	a805      	add	r0, sp, #20
 800387e:	4925      	ldr	r1, [pc, #148]	@ (8003914 <AHT20_Read+0xa4>)
 8003880:	f004 fdb4 	bl	80083ec <memcpy>
    if (HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDR, trigger_cmd, 3, 1000) != HAL_OK) {
 8003884:	4e24      	ldr	r6, [pc, #144]	@ (8003918 <AHT20_Read+0xa8>)
 8003886:	00bf      	lsls	r7, r7, #2
 8003888:	2303      	movs	r3, #3
 800388a:	2170      	movs	r1, #112	@ 0x70
 800388c:	0030      	movs	r0, r6
 800388e:	9700      	str	r7, [sp, #0]
 8003890:	aa05      	add	r2, sp, #20
 8003892:	f000 fecb 	bl	800462c <HAL_I2C_Master_Transmit>
 8003896:	2800      	cmp	r0, #0
 8003898:	d002      	beq.n	80038a0 <AHT20_Read+0x30>
        return 0;
 800389a:	2000      	movs	r0, #0
}
 800389c:	b009      	add	sp, #36	@ 0x24
 800389e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_Delay(80);  // Wait for measurement
 80038a0:	2050      	movs	r0, #80	@ 0x50
    if (HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDR, data, 6, 1000) != HAL_OK) {
 80038a2:	ac06      	add	r4, sp, #24
    HAL_Delay(80);  // Wait for measurement
 80038a4:	f000 fbc4 	bl	8004030 <HAL_Delay>
    if (HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDR, data, 6, 1000) != HAL_OK) {
 80038a8:	2306      	movs	r3, #6
 80038aa:	0022      	movs	r2, r4
 80038ac:	2170      	movs	r1, #112	@ 0x70
 80038ae:	0030      	movs	r0, r6
 80038b0:	9700      	str	r7, [sp, #0]
 80038b2:	f000 ff5f 	bl	8004774 <HAL_I2C_Master_Receive>
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d1ef      	bne.n	800389a <AHT20_Read+0x2a>
    if (data[0] & 0x80) {
 80038ba:	7823      	ldrb	r3, [r4, #0]
 80038bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80038be:	d8ec      	bhi.n	800389a <AHT20_Read+0x2a>
    uint32_t hum = ((uint32_t)data[1] << 12) | ((uint32_t)data[2] << 4) | (data[3] >> 4);
 80038c0:	7860      	ldrb	r0, [r4, #1]
 80038c2:	78a3      	ldrb	r3, [r4, #2]
 80038c4:	78e6      	ldrb	r6, [r4, #3]
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	0300      	lsls	r0, r0, #12
 80038ca:	4318      	orrs	r0, r3
 80038cc:	0933      	lsrs	r3, r6, #4
 80038ce:	4318      	orrs	r0, r3
    *humidity = (hum * 100.0f) / 1048576.0f;
 80038d0:	f7fd fc6e 	bl	80011b0 <__aeabi_ui2f>
 80038d4:	4911      	ldr	r1, [pc, #68]	@ (800391c <AHT20_Read+0xac>)
 80038d6:	f7fd f88d 	bl	80009f4 <__aeabi_fmul>
 80038da:	21d6      	movs	r1, #214	@ 0xd6
 80038dc:	0589      	lsls	r1, r1, #22
 80038de:	f7fd f889 	bl	80009f4 <__aeabi_fmul>
    uint32_t temp = (((uint32_t)data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 80038e2:	23f0      	movs	r3, #240	@ 0xf0
    *humidity = (hum * 100.0f) / 1048576.0f;
 80038e4:	6028      	str	r0, [r5, #0]
    uint32_t temp = (((uint32_t)data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 80038e6:	031b      	lsls	r3, r3, #12
 80038e8:	0430      	lsls	r0, r6, #16
 80038ea:	4018      	ands	r0, r3
 80038ec:	88a3      	ldrh	r3, [r4, #4]
 80038ee:	ba5b      	rev16	r3, r3
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	4318      	orrs	r0, r3
    *temperature = (temp * 200.0f / 1048576.0f) - 50.0f;
 80038f4:	f7fd fc5c 	bl	80011b0 <__aeabi_ui2f>
 80038f8:	4909      	ldr	r1, [pc, #36]	@ (8003920 <AHT20_Read+0xb0>)
 80038fa:	f7fd f87b 	bl	80009f4 <__aeabi_fmul>
 80038fe:	21d6      	movs	r1, #214	@ 0xd6
 8003900:	0589      	lsls	r1, r1, #22
 8003902:	f7fd f877 	bl	80009f4 <__aeabi_fmul>
 8003906:	4907      	ldr	r1, [pc, #28]	@ (8003924 <AHT20_Read+0xb4>)
 8003908:	f7fd f9ce 	bl	8000ca8 <__aeabi_fsub>
 800390c:	9b03      	ldr	r3, [sp, #12]
 800390e:	6018      	str	r0, [r3, #0]
    return 1;
 8003910:	2001      	movs	r0, #1
 8003912:	e7c3      	b.n	800389c <AHT20_Read+0x2c>
 8003914:	0800a679 	.word	0x0800a679
 8003918:	200003e8 	.word	0x200003e8
 800391c:	42c80000 	.word	0x42c80000
 8003920:	43480000 	.word	0x43480000
 8003924:	42480000 	.word	0x42480000

08003928 <StartDefaultTask>:
{
 8003928:	b537      	push	{r0, r1, r2, r4, r5, lr}
  osDelay(2000);
 800392a:	20fa      	movs	r0, #250	@ 0xfa
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800392c:	25a0      	movs	r5, #160	@ 0xa0
  osDelay(2000);
 800392e:	00c0      	lsls	r0, r0, #3
 8003930:	f002 fbbc 	bl	80060ac <osDelay>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003934:	05ed      	lsls	r5, r5, #23
    if (AHT20_Read(&temp_aht, &hum_aht)) {
 8003936:	4668      	mov	r0, sp
 8003938:	a901      	add	r1, sp, #4
 800393a:	f7ff ff99 	bl	8003870 <AHT20_Read>
 800393e:	4c0e      	ldr	r4, [pc, #56]	@ (8003978 <StartDefaultTask+0x50>)
 8003940:	2800      	cmp	r0, #0
 8003942:	d015      	beq.n	8003970 <StartDefaultTask+0x48>
      sensor_data.temperatura = temp_aht;
 8003944:	9b00      	ldr	r3, [sp, #0]
 8003946:	6023      	str	r3, [r4, #0]
      sensor_data.umiditate = hum_aht;
 8003948:	9b01      	ldr	r3, [sp, #4]
 800394a:	6063      	str	r3, [r4, #4]
    sensor_data.presiune = BMP280_ReadPressure();
 800394c:	f7ff fe84 	bl	8003658 <BMP280_ReadPressure>
 8003950:	60a0      	str	r0, [r4, #8]
    osMessageQueuePut(DataQueueHandle, &sensor_data, 0, 100);
 8003952:	480a      	ldr	r0, [pc, #40]	@ (800397c <StartDefaultTask+0x54>)
 8003954:	2364      	movs	r3, #100	@ 0x64
 8003956:	2200      	movs	r2, #0
 8003958:	0021      	movs	r1, r4
 800395a:	6800      	ldr	r0, [r0, #0]
 800395c:	f002 fc02 	bl	8006164 <osMessageQueuePut>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003960:	0028      	movs	r0, r5
 8003962:	2120      	movs	r1, #32
 8003964:	f000 fc7a 	bl	800425c <HAL_GPIO_TogglePin>
        osDelay(30000);
 8003968:	4805      	ldr	r0, [pc, #20]	@ (8003980 <StartDefaultTask+0x58>)
 800396a:	f002 fb9f 	bl	80060ac <osDelay>
    if (AHT20_Read(&temp_aht, &hum_aht)) {
 800396e:	e7e2      	b.n	8003936 <StartDefaultTask+0xe>
      sensor_data.temperatura = -999.0f;
 8003970:	4b04      	ldr	r3, [pc, #16]	@ (8003984 <StartDefaultTask+0x5c>)
 8003972:	6023      	str	r3, [r4, #0]
      sensor_data.umiditate = -999.0f;
 8003974:	e7e9      	b.n	800394a <StartDefaultTask+0x22>
 8003976:	46c0      	nop			@ (mov r8, r8)
 8003978:	20000264 	.word	0x20000264
 800397c:	2000028c 	.word	0x2000028c
 8003980:	00007530 	.word	0x00007530
 8003984:	c479c000 	.word	0xc479c000

08003988 <SystemClock_Config>:
{
 8003988:	b500      	push	{lr}
 800398a:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800398c:	2234      	movs	r2, #52	@ 0x34
 800398e:	2100      	movs	r1, #0
 8003990:	a80f      	add	r0, sp, #60	@ 0x3c
 8003992:	f004 fc99 	bl	80082c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003996:	2214      	movs	r2, #20
 8003998:	2100      	movs	r1, #0
 800399a:	4668      	mov	r0, sp
 800399c:	f004 fc94 	bl	80082c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039a0:	2224      	movs	r2, #36	@ 0x24
 80039a2:	2100      	movs	r1, #0
 80039a4:	a805      	add	r0, sp, #20
 80039a6:	f004 fc8f 	bl	80082c8 <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039aa:	491a      	ldr	r1, [pc, #104]	@ (8003a14 <SystemClock_Config+0x8c>)
 80039ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003a18 <SystemClock_Config+0x90>)
 80039ae:	680a      	ldr	r2, [r1, #0]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039b0:	a80e      	add	r0, sp, #56	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039b2:	401a      	ands	r2, r3
 80039b4:	2380      	movs	r3, #128	@ 0x80
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	4313      	orrs	r3, r2
 80039ba:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80039bc:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80039be:	22a0      	movs	r2, #160	@ 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80039c0:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80039c2:	3b0f      	subs	r3, #15
 80039c4:	9315      	str	r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80039c6:	2300      	movs	r3, #0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80039c8:	0212      	lsls	r2, r2, #8
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80039ca:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80039cc:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80039ce:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039d0:	f001 f9a4 	bl	8004d1c <HAL_RCC_OscConfig>
 80039d4:	1e01      	subs	r1, r0, #0
 80039d6:	d001      	beq.n	80039dc <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039d8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039da:	e7fe      	b.n	80039da <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039dc:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80039de:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039e0:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80039e2:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80039e4:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80039e6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039e8:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80039ea:	f001 fc19 	bl	8005220 <HAL_RCC_ClockConfig>
 80039ee:	2800      	cmp	r0, #0
 80039f0:	d001      	beq.n	80039f6 <SystemClock_Config+0x6e>
 80039f2:	b672      	cpsid	i
  while (1)
 80039f4:	e7fe      	b.n	80039f4 <SystemClock_Config+0x6c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80039f6:	230b      	movs	r3, #11
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80039f8:	9008      	str	r0, [sp, #32]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80039fa:	9009      	str	r0, [sp, #36]	@ 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80039fc:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039fe:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8003a00:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a02:	f001 fcfb 	bl	80053fc <HAL_RCCEx_PeriphCLKConfig>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d001      	beq.n	8003a0e <SystemClock_Config+0x86>
 8003a0a:	b672      	cpsid	i
  while (1)
 8003a0c:	e7fe      	b.n	8003a0c <SystemClock_Config+0x84>
}
 8003a0e:	b01d      	add	sp, #116	@ 0x74
 8003a10:	bd00      	pop	{pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	40007000 	.word	0x40007000
 8003a18:	ffffe7ff 	.word	0xffffe7ff

08003a1c <main>:
{
 8003a1c:	b570      	push	{r4, r5, r6, lr}
 8003a1e:	b090      	sub	sp, #64	@ 0x40
  HAL_Init();
 8003a20:	f000 fae0 	bl	8003fe4 <HAL_Init>
  SystemClock_Config();
 8003a24:	f7ff ffb0 	bl	8003988 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a28:	2214      	movs	r2, #20
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	a80b      	add	r0, sp, #44	@ 0x2c
 8003a2e:	f004 fc4b 	bl	80082c8 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a32:	2104      	movs	r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a34:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a36:	4b9e      	ldr	r3, [pc, #632]	@ (8003cb0 <main+0x294>)
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a38:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a3c:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a46:	400a      	ands	r2, r1
 8003a48:	9200      	str	r2, [sp, #0]
 8003a4a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a4e:	317c      	adds	r1, #124	@ 0x7c
 8003a50:	430a      	orrs	r2, r1
 8003a52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a56:	250c      	movs	r5, #12
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a58:	400a      	ands	r2, r1
 8003a5a:	9201      	str	r2, [sp, #4]
 8003a5c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a60:	397e      	subs	r1, #126	@ 0x7e
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a62:	4332      	orrs	r2, r6
 8003a64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a68:	4032      	ands	r2, r6
 8003a6a:	9202      	str	r2, [sp, #8]
 8003a6c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a70:	430a      	orrs	r2, r1
 8003a72:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a76:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a78:	400b      	ands	r3, r1
 8003a7a:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a7c:	311e      	adds	r1, #30
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a80:	f000 fbe6 	bl	8004250 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8003a84:	2380      	movs	r3, #128	@ 0x80
 8003a86:	019b      	lsls	r3, r3, #6
 8003a88:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a8a:	2384      	movs	r3, #132	@ 0x84
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a8c:	4889      	ldr	r0, [pc, #548]	@ (8003cb4 <main+0x298>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a8e:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a90:	a90b      	add	r1, sp, #44	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a92:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a94:	940d      	str	r4, [sp, #52]	@ 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003a96:	f000 fb21 	bl	80040dc <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003a9a:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LD2_Pin;
 8003a9c:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003a9e:	05c0      	lsls	r0, r0, #23
 8003aa0:	a90b      	add	r1, sp, #44	@ 0x2c
  GPIO_InitStruct.Pin = LD2_Pin;
 8003aa2:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aa4:	960c      	str	r6, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa8:	940e      	str	r4, [sp, #56]	@ 0x38
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003aaa:	f000 fb17 	bl	80040dc <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8003aae:	4882      	ldr	r0, [pc, #520]	@ (8003cb8 <main+0x29c>)
 8003ab0:	4b82      	ldr	r3, [pc, #520]	@ (8003cbc <main+0x2a0>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ab2:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 8003ab4:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8003ab6:	23e1      	movs	r3, #225	@ 0xe1
 8003ab8:	025b      	lsls	r3, r3, #9
 8003aba:	6043      	str	r3, [r0, #4]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003abc:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003abe:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ac0:	6145      	str	r5, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ac2:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ac4:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ac6:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ac8:	6244      	str	r4, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003aca:	f002 fa2d 	bl	8005f28 <HAL_UART_Init>
 8003ace:	42a0      	cmp	r0, r4
 8003ad0:	d001      	beq.n	8003ad6 <main+0xba>
 8003ad2:	b672      	cpsid	i
  while (1)
 8003ad4:	e7fe      	b.n	8003ad4 <main+0xb8>
  hi2c1.Instance = I2C1;
 8003ad6:	4c7a      	ldr	r4, [pc, #488]	@ (8003cc0 <main+0x2a4>)
 8003ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8003cc4 <main+0x2a8>)
  hi2c1.Init.OwnAddress1 = 0;
 8003ada:	60a0      	str	r0, [r4, #8]
  hi2c1.Instance = I2C1;
 8003adc:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00000608;
 8003ade:	23c1      	movs	r3, #193	@ 0xc1
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ae0:	6120      	str	r0, [r4, #16]
  hi2c1.Init.Timing = 0x00000608;
 8003ae2:	00db      	lsls	r3, r3, #3
  hi2c1.Init.OwnAddress2 = 0;
 8003ae4:	6160      	str	r0, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003ae6:	61a0      	str	r0, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ae8:	61e0      	str	r0, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003aea:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003aec:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00000608;
 8003aee:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003af0:	60e6      	str	r6, [r4, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003af2:	f000 fd3d 	bl	8004570 <HAL_I2C_Init>
 8003af6:	1e01      	subs	r1, r0, #0
 8003af8:	d001      	beq.n	8003afe <main+0xe2>
 8003afa:	b672      	cpsid	i
  while (1)
 8003afc:	e7fe      	b.n	8003afc <main+0xe0>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003afe:	0020      	movs	r0, r4
 8003b00:	f001 f880 	bl	8004c04 <HAL_I2CEx_ConfigAnalogFilter>
 8003b04:	1e01      	subs	r1, r0, #0
 8003b06:	d001      	beq.n	8003b0c <main+0xf0>
 8003b08:	b672      	cpsid	i
  while (1)
 8003b0a:	e7fe      	b.n	8003b0a <main+0xee>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003b0c:	0020      	movs	r0, r4
 8003b0e:	f001 f89f 	bl	8004c50 <HAL_I2CEx_ConfigDigitalFilter>
 8003b12:	1e06      	subs	r6, r0, #0
 8003b14:	d001      	beq.n	8003b1a <main+0xfe>
 8003b16:	b672      	cpsid	i
  while (1)
 8003b18:	e7fe      	b.n	8003b18 <main+0xfc>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b1a:	0001      	movs	r1, r0
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	a806      	add	r0, sp, #24
 8003b20:	f004 fbd2 	bl	80082c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b24:	2208      	movs	r2, #8
 8003b26:	0031      	movs	r1, r6
 8003b28:	a804      	add	r0, sp, #16
 8003b2a:	f004 fbcd 	bl	80082c8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b2e:	2210      	movs	r2, #16
 8003b30:	0031      	movs	r1, r6
 8003b32:	a80b      	add	r0, sp, #44	@ 0x2c
 8003b34:	f004 fbc8 	bl	80082c8 <memset>
  htim2.Instance = TIM2;
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	4c63      	ldr	r4, [pc, #396]	@ (8003cc8 <main+0x2ac>)
 8003b3c:	05db      	lsls	r3, r3, #23
 8003b3e:	6023      	str	r3, [r4, #0]
  htim2.Init.Period = 65535;
 8003b40:	4b62      	ldr	r3, [pc, #392]	@ (8003ccc <main+0x2b0>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b42:	0020      	movs	r0, r4
  htim2.Init.Prescaler = 0;
 8003b44:	6066      	str	r6, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b46:	60a6      	str	r6, [r4, #8]
  htim2.Init.Period = 65535;
 8003b48:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b4a:	6126      	str	r6, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b4c:	6166      	str	r6, [r4, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003b4e:	f001 fda9 	bl	80056a4 <HAL_TIM_Base_Init>
 8003b52:	2800      	cmp	r0, #0
 8003b54:	d001      	beq.n	8003b5a <main+0x13e>
 8003b56:	b672      	cpsid	i
  while (1)
 8003b58:	e7fe      	b.n	8003b58 <main+0x13c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b5a:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b5c:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b5e:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b60:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b62:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003b64:	f001 fe76 	bl	8005854 <HAL_TIM_ConfigClockSource>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d001      	beq.n	8003b70 <main+0x154>
 8003b6c:	b672      	cpsid	i
  while (1)
 8003b6e:	e7fe      	b.n	8003b6e <main+0x152>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b70:	0020      	movs	r0, r4
 8003b72:	f001 fdbc 	bl	80056ee <HAL_TIM_PWM_Init>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d001      	beq.n	8003b7e <main+0x162>
 8003b7a:	b672      	cpsid	i
  while (1)
 8003b7c:	e7fe      	b.n	8003b7c <main+0x160>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b7e:	9004      	str	r0, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b80:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b82:	a904      	add	r1, sp, #16
 8003b84:	0020      	movs	r0, r4
 8003b86:	f001 ff07 	bl	8005998 <HAL_TIMEx_MasterConfigSynchronization>
 8003b8a:	1e02      	subs	r2, r0, #0
 8003b8c:	d001      	beq.n	8003b92 <main+0x176>
 8003b8e:	b672      	cpsid	i
  while (1)
 8003b90:	e7fe      	b.n	8003b90 <main+0x174>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b92:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8003b94:	900c      	str	r0, [sp, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b96:	900d      	str	r0, [sp, #52]	@ 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b98:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b9a:	a90b      	add	r1, sp, #44	@ 0x2c
 8003b9c:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b9e:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ba0:	f001 fdca 	bl	8005738 <HAL_TIM_PWM_ConfigChannel>
 8003ba4:	1e06      	subs	r6, r0, #0
 8003ba6:	d001      	beq.n	8003bac <main+0x190>
 8003ba8:	b672      	cpsid	i
  while (1)
 8003baa:	e7fe      	b.n	8003baa <main+0x18e>
  HAL_TIM_MspPostInit(&htim2);
 8003bac:	0020      	movs	r0, r4
 8003bae:	f000 f8fd 	bl	8003dac <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 8003bb2:	4c47      	ldr	r4, [pc, #284]	@ (8003cd0 <main+0x2b4>)
 8003bb4:	4b47      	ldr	r3, [pc, #284]	@ (8003cd4 <main+0x2b8>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bb6:	0020      	movs	r0, r4
  huart1.Instance = USART1;
 8003bb8:	6023      	str	r3, [r4, #0]
  huart1.Init.BaudRate = 9600;
 8003bba:	2396      	movs	r3, #150	@ 0x96
 8003bbc:	019b      	lsls	r3, r3, #6
 8003bbe:	6063      	str	r3, [r4, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003bc0:	60a6      	str	r6, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003bc2:	60e6      	str	r6, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003bc4:	6126      	str	r6, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bc6:	6165      	str	r5, [r4, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bc8:	61a6      	str	r6, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bca:	61e6      	str	r6, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bcc:	6226      	str	r6, [r4, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bce:	6266      	str	r6, [r4, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bd0:	f002 f9aa 	bl	8005f28 <HAL_UART_Init>
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	d001      	beq.n	8003bdc <main+0x1c0>
 8003bd8:	b672      	cpsid	i
  while (1)
 8003bda:	e7fe      	b.n	8003bda <main+0x1be>
  HAL_Delay(2000);
 8003bdc:	20fa      	movs	r0, #250	@ 0xfa
 8003bde:	00c0      	lsls	r0, r0, #3
 8003be0:	f000 fa26 	bl	8004030 <HAL_Delay>
  char msg[] = "Sistem pornit!\r\n";
 8003be4:	2211      	movs	r2, #17
 8003be6:	493c      	ldr	r1, [pc, #240]	@ (8003cd8 <main+0x2bc>)
 8003be8:	a806      	add	r0, sp, #24
 8003bea:	f004 fbff 	bl	80083ec <memcpy>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8003bee:	a806      	add	r0, sp, #24
 8003bf0:	f7fc fa8a 	bl	8000108 <strlen>
 8003bf4:	23fa      	movs	r3, #250	@ 0xfa
 8003bf6:	b282      	uxth	r2, r0
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	a906      	add	r1, sp, #24
 8003bfc:	0020      	movs	r0, r4
 8003bfe:	f002 f8cd 	bl	8005d9c <HAL_UART_Transmit>
  if (BMP280_Init()) {
 8003c02:	f7ff fcdf 	bl	80035c4 <BMP280_Init>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d04b      	beq.n	8003ca2 <main+0x286>
      char bmp_ok[] = "BMP280 OK\r\n";
 8003c0a:	220c      	movs	r2, #12
 8003c0c:	4933      	ldr	r1, [pc, #204]	@ (8003cdc <main+0x2c0>)
      char bmp_err[] = "BMP280 EROARE!\r\n";
 8003c0e:	a80b      	add	r0, sp, #44	@ 0x2c
 8003c10:	f004 fbec 	bl	80083ec <memcpy>
      HAL_UART_Transmit(&huart1, (uint8_t*)bmp_err, strlen(bmp_err), 1000);
 8003c14:	a80b      	add	r0, sp, #44	@ 0x2c
 8003c16:	f7fc fa77 	bl	8000108 <strlen>
 8003c1a:	23fa      	movs	r3, #250	@ 0xfa
 8003c1c:	b282      	uxth	r2, r0
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	a90b      	add	r1, sp, #44	@ 0x2c
 8003c22:	0020      	movs	r0, r4
 8003c24:	f002 f8ba 	bl	8005d9c <HAL_UART_Transmit>
  if (AHT20_Init()) {
 8003c28:	f7ff fdf2 	bl	8003810 <AHT20_Init>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d03b      	beq.n	8003ca8 <main+0x28c>
      char aht_ok[] = "AHT20 OK\r\n";
 8003c30:	220b      	movs	r2, #11
 8003c32:	492b      	ldr	r1, [pc, #172]	@ (8003ce0 <main+0x2c4>)
      char aht_err[] = "AHT20 EROARE!\r\n";
 8003c34:	a80b      	add	r0, sp, #44	@ 0x2c
 8003c36:	f004 fbd9 	bl	80083ec <memcpy>
      HAL_UART_Transmit(&huart1, (uint8_t*)aht_err, strlen(aht_err), 1000);
 8003c3a:	a80b      	add	r0, sp, #44	@ 0x2c
 8003c3c:	f7fc fa64 	bl	8000108 <strlen>
 8003c40:	23fa      	movs	r3, #250	@ 0xfa
 8003c42:	b282      	uxth	r2, r0
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	a90b      	add	r1, sp, #44	@ 0x2c
 8003c48:	0020      	movs	r0, r4
 8003c4a:	f002 f8a7 	bl	8005d9c <HAL_UART_Transmit>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8003c4e:	20a0      	movs	r0, #160	@ 0xa0
 8003c50:	2201      	movs	r2, #1
 8003c52:	2120      	movs	r1, #32
 8003c54:	05c0      	lsls	r0, r0, #23
 8003c56:	f000 fafb 	bl	8004250 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8003c5a:	20fa      	movs	r0, #250	@ 0xfa
 8003c5c:	0040      	lsls	r0, r0, #1
 8003c5e:	f000 f9e7 	bl	8004030 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003c62:	20a0      	movs	r0, #160	@ 0xa0
 8003c64:	2200      	movs	r2, #0
 8003c66:	2120      	movs	r1, #32
 8003c68:	05c0      	lsls	r0, r0, #23
 8003c6a:	f000 faf1 	bl	8004250 <HAL_GPIO_WritePin>
  osKernelInitialize();
 8003c6e:	f002 f98d 	bl	8005f8c <osKernelInitialize>
  DataQueueHandle = osMessageQueueNew(5, sizeof(SensorData_t), &DataQueue_attributes);
 8003c72:	210c      	movs	r1, #12
 8003c74:	4a1b      	ldr	r2, [pc, #108]	@ (8003ce4 <main+0x2c8>)
 8003c76:	2005      	movs	r0, #5
 8003c78:	f002 fa30 	bl	80060dc <osMessageQueueNew>
 8003c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ce8 <main+0x2cc>)
  Task_SenzorHandle = osThreadNew(StartDefaultTask, NULL, &Task_Senzor_attributes);
 8003c7e:	2100      	movs	r1, #0
  DataQueueHandle = osMessageQueueNew(5, sizeof(SensorData_t), &DataQueue_attributes);
 8003c80:	6018      	str	r0, [r3, #0]
  Task_SenzorHandle = osThreadNew(StartDefaultTask, NULL, &Task_Senzor_attributes);
 8003c82:	4a1a      	ldr	r2, [pc, #104]	@ (8003cec <main+0x2d0>)
 8003c84:	481a      	ldr	r0, [pc, #104]	@ (8003cf0 <main+0x2d4>)
 8003c86:	f002 f9b9 	bl	8005ffc <osThreadNew>
 8003c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003cf4 <main+0x2d8>)
  Task_ComunicatiHandle = osThreadNew(StartTask02, NULL, &Task_Comunicati_attributes);
 8003c8c:	2100      	movs	r1, #0
  Task_SenzorHandle = osThreadNew(StartDefaultTask, NULL, &Task_Senzor_attributes);
 8003c8e:	6018      	str	r0, [r3, #0]
  Task_ComunicatiHandle = osThreadNew(StartTask02, NULL, &Task_Comunicati_attributes);
 8003c90:	4a19      	ldr	r2, [pc, #100]	@ (8003cf8 <main+0x2dc>)
 8003c92:	481a      	ldr	r0, [pc, #104]	@ (8003cfc <main+0x2e0>)
 8003c94:	f002 f9b2 	bl	8005ffc <osThreadNew>
 8003c98:	4b19      	ldr	r3, [pc, #100]	@ (8003d00 <main+0x2e4>)
 8003c9a:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003c9c:	f002 f990 	bl	8005fc0 <osKernelStart>
  while (1)
 8003ca0:	e7fe      	b.n	8003ca0 <main+0x284>
      char bmp_err[] = "BMP280 EROARE!\r\n";
 8003ca2:	2211      	movs	r2, #17
 8003ca4:	4917      	ldr	r1, [pc, #92]	@ (8003d04 <main+0x2e8>)
 8003ca6:	e7b2      	b.n	8003c0e <main+0x1f2>
      char aht_err[] = "AHT20 EROARE!\r\n";
 8003ca8:	2210      	movs	r2, #16
 8003caa:	4917      	ldr	r1, [pc, #92]	@ (8003d08 <main+0x2ec>)
 8003cac:	e7c2      	b.n	8003c34 <main+0x218>
 8003cae:	46c0      	nop			@ (mov r8, r8)
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	50000800 	.word	0x50000800
 8003cb8:	20000298 	.word	0x20000298
 8003cbc:	40004400 	.word	0x40004400
 8003cc0:	200003e8 	.word	0x200003e8
 8003cc4:	40005400 	.word	0x40005400
 8003cc8:	200003a8 	.word	0x200003a8
 8003ccc:	0000ffff 	.word	0x0000ffff
 8003cd0:	20000320 	.word	0x20000320
 8003cd4:	40013800 	.word	0x40013800
 8003cd8:	0800a67c 	.word	0x0800a67c
 8003cdc:	0800a68d 	.word	0x0800a68d
 8003ce0:	0800a699 	.word	0x0800a699
 8003ce4:	0800a870 	.word	0x0800a870
 8003ce8:	2000028c 	.word	0x2000028c
 8003cec:	0800a8ac 	.word	0x0800a8ac
 8003cf0:	08003929 	.word	0x08003929
 8003cf4:	20000294 	.word	0x20000294
 8003cf8:	0800a888 	.word	0x0800a888
 8003cfc:	080034ad 	.word	0x080034ad
 8003d00:	20000290 	.word	0x20000290
 8003d04:	0800a6a4 	.word	0x0800a6a4
 8003d08:	0800a6b5 	.word	0x0800a6b5

08003d0c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	4b08      	ldr	r3, [pc, #32]	@ (8003d30 <HAL_MspInit+0x24>)
{
 8003d10:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003d14:	2002      	movs	r0, #2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d16:	430a      	orrs	r2, r1
 8003d18:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d1a:	2280      	movs	r2, #128	@ 0x80
 8003d1c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003d1e:	0552      	lsls	r2, r2, #21
 8003d20:	430a      	orrs	r2, r1
 8003d22:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003d24:	2103      	movs	r1, #3
 8003d26:	2200      	movs	r2, #0
 8003d28:	4240      	negs	r0, r0
 8003d2a:	f000 f993 	bl	8004054 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d2e:	bd10      	pop	{r4, pc}
 8003d30:	40021000 	.word	0x40021000

08003d34 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d34:	b510      	push	{r4, lr}
 8003d36:	0004      	movs	r4, r0
 8003d38:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d3a:	2214      	movs	r2, #20
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	a801      	add	r0, sp, #4
 8003d40:	f004 fac2 	bl	80082c8 <memset>
  if(hi2c->Instance==I2C1)
 8003d44:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <HAL_I2C_MspInit+0x50>)
 8003d46:	6822      	ldr	r2, [r4, #0]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d119      	bne.n	8003d80 <HAL_I2C_MspInit+0x4c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	4c0e      	ldr	r4, [pc, #56]	@ (8003d88 <HAL_I2C_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d50:	480e      	ldr	r0, [pc, #56]	@ (8003d8c <HAL_I2C_MspInit+0x58>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d52:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d54:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d56:	4313      	orrs	r3, r2
 8003d58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d5a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d62:	23c0      	movs	r3, #192	@ 0xc0
 8003d64:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d66:	3bae      	subs	r3, #174	@ 0xae
 8003d68:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d6a:	3b0f      	subs	r3, #15
 8003d6c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003d6e:	3b02      	subs	r3, #2
 8003d70:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d72:	f000 f9b3 	bl	80040dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d76:	2380      	movs	r3, #128	@ 0x80
 8003d78:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003d7a:	039b      	lsls	r3, r3, #14
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	63a3      	str	r3, [r4, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003d80:	b006      	add	sp, #24
 8003d82:	bd10      	pop	{r4, pc}
 8003d84:	40005400 	.word	0x40005400
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	50000400 	.word	0x50000400

08003d90 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8003d90:	2380      	movs	r3, #128	@ 0x80
 8003d92:	6802      	ldr	r2, [r0, #0]
 8003d94:	05db      	lsls	r3, r3, #23
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d104      	bne.n	8003da4 <HAL_TIM_Base_MspInit+0x14>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	4a02      	ldr	r2, [pc, #8]	@ (8003da8 <HAL_TIM_Base_MspInit+0x18>)
 8003d9e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003da4:	4770      	bx	lr
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	40021000 	.word	0x40021000

08003dac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003dac:	b510      	push	{r4, lr}
 8003dae:	0004      	movs	r4, r0
 8003db0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db2:	2214      	movs	r2, #20
 8003db4:	2100      	movs	r1, #0
 8003db6:	a801      	add	r0, sp, #4
 8003db8:	f004 fa86 	bl	80082c8 <memset>
  if(htim->Instance==TIM2)
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	6822      	ldr	r2, [r4, #0]
 8003dc0:	05db      	lsls	r3, r3, #23
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d111      	bne.n	8003dea <HAL_TIM_MspPostInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dc6:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dca:	4a09      	ldr	r2, [pc, #36]	@ (8003df0 <HAL_TIM_MspPostInit+0x44>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dcc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003dd0:	4319      	orrs	r1, r3
 8003dd2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003dd4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd6:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd8:	401a      	ands	r2, r3
 8003dda:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003ddc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dde:	18db      	adds	r3, r3, r3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003de0:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003de2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003de4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de6:	f000 f979 	bl	80040dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003dea:	b006      	add	sp, #24
 8003dec:	bd10      	pop	{r4, pc}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	40021000 	.word	0x40021000

08003df4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003df4:	b510      	push	{r4, lr}
 8003df6:	0004      	movs	r4, r0
 8003df8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dfa:	2214      	movs	r2, #20
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	a803      	add	r0, sp, #12
 8003e00:	f004 fa62 	bl	80082c8 <memset>
  if(huart->Instance==USART1)
 8003e04:	6823      	ldr	r3, [r4, #0]
 8003e06:	4a1b      	ldr	r2, [pc, #108]	@ (8003e74 <HAL_UART_MspInit+0x80>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d11d      	bne.n	8003e48 <HAL_UART_MspInit+0x54>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <HAL_UART_MspInit+0x84>)
 8003e10:	01d2      	lsls	r2, r2, #7
 8003e12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e14:	430a      	orrs	r2, r1

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e16:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e18:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e22:	400b      	ands	r3, r1
 8003e24:	9301      	str	r3, [sp, #4]
 8003e26:	9b01      	ldr	r3, [sp, #4]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003e28:	23c0      	movs	r3, #192	@ 0xc0
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e2e:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e30:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e32:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e34:	185b      	adds	r3, r3, r1
 8003e36:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e38:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003e3a:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e3c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003e3e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e40:	f000 f94c 	bl	80040dc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003e44:	b008      	add	sp, #32
 8003e46:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 8003e48:	4a0c      	ldr	r2, [pc, #48]	@ (8003e7c <HAL_UART_MspInit+0x88>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d1fa      	bne.n	8003e44 <HAL_UART_MspInit+0x50>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e4e:	2280      	movs	r2, #128	@ 0x80
 8003e50:	4b09      	ldr	r3, [pc, #36]	@ (8003e78 <HAL_UART_MspInit+0x84>)
 8003e52:	0292      	lsls	r2, r2, #10
 8003e54:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003e56:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e58:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e5a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e64:	400b      	ands	r3, r1
 8003e66:	9302      	str	r3, [sp, #8]
 8003e68:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6e:	3b0a      	subs	r3, #10
 8003e70:	e7de      	b.n	8003e30 <HAL_UART_MspInit+0x3c>
 8003e72:	46c0      	nop			@ (mov r8, r8)
 8003e74:	40013800 	.word	0x40013800
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40004400 	.word	0x40004400

08003e80 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e80:	e7fe      	b.n	8003e80 <NMI_Handler>

08003e82 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e82:	e7fe      	b.n	8003e82 <HardFault_Handler>

08003e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e86:	f000 f8c1 	bl	800400c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003e8a:	f003 f8dd 	bl	8007048 <xTaskGetSchedulerState>
 8003e8e:	2801      	cmp	r0, #1
 8003e90:	d001      	beq.n	8003e96 <SysTick_Handler+0x12>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003e92:	f003 fb97 	bl	80075c4 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e96:	bd10      	pop	{r4, pc}

08003e98 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003e98:	2001      	movs	r0, #1
 8003e9a:	4770      	bx	lr

08003e9c <_kill>:

int _kill(int pid, int sig)
{
 8003e9c:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e9e:	f004 fa6d 	bl	800837c <__errno>
 8003ea2:	2316      	movs	r3, #22
 8003ea4:	6003      	str	r3, [r0, #0]
  return -1;
 8003ea6:	2001      	movs	r0, #1
}
 8003ea8:	4240      	negs	r0, r0
 8003eaa:	bd10      	pop	{r4, pc}

08003eac <_exit>:

void _exit (int status)
{
 8003eac:	b510      	push	{r4, lr}
  errno = EINVAL;
 8003eae:	f004 fa65 	bl	800837c <__errno>
 8003eb2:	2316      	movs	r3, #22
 8003eb4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8003eb6:	e7fe      	b.n	8003eb6 <_exit+0xa>

08003eb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003eb8:	b570      	push	{r4, r5, r6, lr}
 8003eba:	000e      	movs	r6, r1
 8003ebc:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ebe:	2500      	movs	r5, #0
 8003ec0:	42a5      	cmp	r5, r4
 8003ec2:	db01      	blt.n	8003ec8 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8003ec4:	0020      	movs	r0, r4
 8003ec6:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8003ec8:	e000      	b.n	8003ecc <_read+0x14>
 8003eca:	bf00      	nop
 8003ecc:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ece:	3501      	adds	r5, #1
 8003ed0:	e7f6      	b.n	8003ec0 <_read+0x8>

08003ed2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ed2:	b570      	push	{r4, r5, r6, lr}
 8003ed4:	000e      	movs	r6, r1
 8003ed6:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ed8:	2500      	movs	r5, #0
 8003eda:	42a5      	cmp	r5, r4
 8003edc:	db01      	blt.n	8003ee2 <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8003ede:	0020      	movs	r0, r4
 8003ee0:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8003ee2:	5d70      	ldrb	r0, [r6, r5]
 8003ee4:	e000      	b.n	8003ee8 <_write+0x16>
 8003ee6:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ee8:	3501      	adds	r5, #1
 8003eea:	e7f6      	b.n	8003eda <_write+0x8>

08003eec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8003eec:	2001      	movs	r0, #1
}
 8003eee:	4240      	negs	r0, r0
 8003ef0:	4770      	bx	lr

08003ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8003ef2:	2380      	movs	r3, #128	@ 0x80
 8003ef4:	019b      	lsls	r3, r3, #6
  return 0;
}
 8003ef6:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8003ef8:	604b      	str	r3, [r1, #4]
}
 8003efa:	4770      	bx	lr

08003efc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003efc:	2001      	movs	r0, #1
 8003efe:	4770      	bx	lr

08003f00 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003f00:	2000      	movs	r0, #0
 8003f02:	4770      	bx	lr

08003f04 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f04:	490b      	ldr	r1, [pc, #44]	@ (8003f34 <_sbrk+0x30>)
 8003f06:	4a0c      	ldr	r2, [pc, #48]	@ (8003f38 <_sbrk+0x34>)
{
 8003f08:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f0a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f0c:	490b      	ldr	r1, [pc, #44]	@ (8003f3c <_sbrk+0x38>)
{
 8003f0e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8003f10:	6808      	ldr	r0, [r1, #0]
 8003f12:	2800      	cmp	r0, #0
 8003f14:	d101      	bne.n	8003f1a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8003f16:	480a      	ldr	r0, [pc, #40]	@ (8003f40 <_sbrk+0x3c>)
 8003f18:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f1a:	6808      	ldr	r0, [r1, #0]
 8003f1c:	18c3      	adds	r3, r0, r3
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d906      	bls.n	8003f30 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8003f22:	f004 fa2b 	bl	800837c <__errno>
 8003f26:	230c      	movs	r3, #12
 8003f28:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003f2a:	2001      	movs	r0, #1
 8003f2c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003f2e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8003f30:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8003f32:	e7fc      	b.n	8003f2e <_sbrk+0x2a>
 8003f34:	00000180 	.word	0x00000180
 8003f38:	20002000 	.word	0x20002000
 8003f3c:	2000043c 	.word	0x2000043c
 8003f40:	20001cd0 	.word	0x20001cd0

08003f44 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f44:	4770      	bx	lr
	...

08003f48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003f48:	480d      	ldr	r0, [pc, #52]	@ (8003f80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f4a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f4c:	f7ff fffa 	bl	8003f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f50:	480c      	ldr	r0, [pc, #48]	@ (8003f84 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f52:	490d      	ldr	r1, [pc, #52]	@ (8003f88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f54:	4a0d      	ldr	r2, [pc, #52]	@ (8003f8c <LoopForever+0xe>)
  movs r3, #0
 8003f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f58:	e002      	b.n	8003f60 <LoopCopyDataInit>

08003f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f5e:	3304      	adds	r3, #4

08003f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f64:	d3f9      	bcc.n	8003f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f66:	4a0a      	ldr	r2, [pc, #40]	@ (8003f90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f68:	4c0a      	ldr	r4, [pc, #40]	@ (8003f94 <LoopForever+0x16>)
  movs r3, #0
 8003f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f6c:	e001      	b.n	8003f72 <LoopFillZerobss>

08003f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f70:	3204      	adds	r2, #4

08003f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f74:	d3fb      	bcc.n	8003f6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f76:	f004 fa07 	bl	8008388 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f7a:	f7ff fd4f 	bl	8003a1c <main>

08003f7e <LoopForever>:

LoopForever:
    b LoopForever
 8003f7e:	e7fe      	b.n	8003f7e <LoopForever>
  ldr   r0, =_estack
 8003f80:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003f84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f88:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003f8c:	0800ab04 	.word	0x0800ab04
  ldr r2, =_sbss
 8003f90:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003f94:	20001ccc 	.word	0x20001ccc

08003f98 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f98:	e7fe      	b.n	8003f98 <ADC1_COMP_IRQHandler>
	...

08003f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f9c:	b570      	push	{r4, r5, r6, lr}
 8003f9e:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fa0:	20fa      	movs	r0, #250	@ 0xfa
 8003fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd8 <HAL_InitTick+0x3c>)
 8003fa4:	0080      	lsls	r0, r0, #2
 8003fa6:	7819      	ldrb	r1, [r3, #0]
 8003fa8:	f7fc f8ca 	bl	8000140 <__udivsi3>
 8003fac:	4c0b      	ldr	r4, [pc, #44]	@ (8003fdc <HAL_InitTick+0x40>)
 8003fae:	0001      	movs	r1, r0
 8003fb0:	6820      	ldr	r0, [r4, #0]
 8003fb2:	f7fc f8c5 	bl	8000140 <__udivsi3>
 8003fb6:	f000 f877 	bl	80040a8 <HAL_SYSTICK_Config>
 8003fba:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8003fbc:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fbe:	2c00      	cmp	r4, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fc2:	2d03      	cmp	r5, #3
 8003fc4:	d807      	bhi.n	8003fd6 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fc6:	3802      	subs	r0, #2
 8003fc8:	0022      	movs	r2, r4
 8003fca:	0029      	movs	r1, r5
 8003fcc:	f000 f842 	bl	8004054 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fd0:	0020      	movs	r0, r4
 8003fd2:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <HAL_InitTick+0x44>)
 8003fd4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003fd6:	bd70      	pop	{r4, r5, r6, pc}
 8003fd8:	20000004 	.word	0x20000004
 8003fdc:	20000000 	.word	0x20000000
 8003fe0:	20000008 	.word	0x20000008

08003fe4 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003fe4:	2340      	movs	r3, #64	@ 0x40
 8003fe6:	4a08      	ldr	r2, [pc, #32]	@ (8004008 <HAL_Init+0x24>)
{
 8003fe8:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003fea:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fec:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ff2:	f7ff ffd3 	bl	8003f9c <HAL_InitTick>
 8003ff6:	1e04      	subs	r4, r0, #0
 8003ff8:	d103      	bne.n	8004002 <HAL_Init+0x1e>
    HAL_MspInit();
 8003ffa:	f7ff fe87 	bl	8003d0c <HAL_MspInit>
}
 8003ffe:	0020      	movs	r0, r4
 8004000:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8004002:	2401      	movs	r4, #1
 8004004:	e7fb      	b.n	8003ffe <HAL_Init+0x1a>
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	40022000 	.word	0x40022000

0800400c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800400c:	4a03      	ldr	r2, [pc, #12]	@ (800401c <HAL_IncTick+0x10>)
 800400e:	4b04      	ldr	r3, [pc, #16]	@ (8004020 <HAL_IncTick+0x14>)
 8004010:	6811      	ldr	r1, [r2, #0]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	185b      	adds	r3, r3, r1
 8004016:	6013      	str	r3, [r2, #0]
}
 8004018:	4770      	bx	lr
 800401a:	46c0      	nop			@ (mov r8, r8)
 800401c:	20000440 	.word	0x20000440
 8004020:	20000004 	.word	0x20000004

08004024 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004024:	4b01      	ldr	r3, [pc, #4]	@ (800402c <HAL_GetTick+0x8>)
 8004026:	6818      	ldr	r0, [r3, #0]
}
 8004028:	4770      	bx	lr
 800402a:	46c0      	nop			@ (mov r8, r8)
 800402c:	20000440 	.word	0x20000440

08004030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004030:	b570      	push	{r4, r5, r6, lr}
 8004032:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004034:	f7ff fff6 	bl	8004024 <HAL_GetTick>
 8004038:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800403a:	1c63      	adds	r3, r4, #1
 800403c:	d002      	beq.n	8004044 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800403e:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <HAL_Delay+0x20>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004044:	f7ff ffee 	bl	8004024 <HAL_GetTick>
 8004048:	1b40      	subs	r0, r0, r5
 800404a:	42a0      	cmp	r0, r4
 800404c:	d3fa      	bcc.n	8004044 <HAL_Delay+0x14>
  {
  }
}
 800404e:	bd70      	pop	{r4, r5, r6, pc}
 8004050:	20000004 	.word	0x20000004

08004054 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004054:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004056:	24ff      	movs	r4, #255	@ 0xff
 8004058:	2203      	movs	r2, #3
 800405a:	000b      	movs	r3, r1
 800405c:	0021      	movs	r1, r4
 800405e:	4002      	ands	r2, r0
 8004060:	00d2      	lsls	r2, r2, #3
 8004062:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004064:	019b      	lsls	r3, r3, #6
 8004066:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004068:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800406a:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 800406c:	2800      	cmp	r0, #0
 800406e:	db0a      	blt.n	8004086 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004070:	24c0      	movs	r4, #192	@ 0xc0
 8004072:	4a0b      	ldr	r2, [pc, #44]	@ (80040a0 <HAL_NVIC_SetPriority+0x4c>)
 8004074:	0880      	lsrs	r0, r0, #2
 8004076:	0080      	lsls	r0, r0, #2
 8004078:	1880      	adds	r0, r0, r2
 800407a:	00a4      	lsls	r4, r4, #2
 800407c:	5902      	ldr	r2, [r0, r4]
 800407e:	400a      	ands	r2, r1
 8004080:	4313      	orrs	r3, r2
 8004082:	5103      	str	r3, [r0, r4]
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004084:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004086:	220f      	movs	r2, #15
 8004088:	4010      	ands	r0, r2
 800408a:	3808      	subs	r0, #8
 800408c:	4a05      	ldr	r2, [pc, #20]	@ (80040a4 <HAL_NVIC_SetPriority+0x50>)
 800408e:	0880      	lsrs	r0, r0, #2
 8004090:	0080      	lsls	r0, r0, #2
 8004092:	1880      	adds	r0, r0, r2
 8004094:	69c2      	ldr	r2, [r0, #28]
 8004096:	4011      	ands	r1, r2
 8004098:	4319      	orrs	r1, r3
 800409a:	61c1      	str	r1, [r0, #28]
 800409c:	e7f2      	b.n	8004084 <HAL_NVIC_SetPriority+0x30>
 800409e:	46c0      	nop			@ (mov r8, r8)
 80040a0:	e000e100 	.word	0xe000e100
 80040a4:	e000ed00 	.word	0xe000ed00

080040a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040a8:	2280      	movs	r2, #128	@ 0x80
 80040aa:	1e43      	subs	r3, r0, #1
 80040ac:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80040ae:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d20d      	bcs.n	80040d0 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040b4:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040b6:	4a07      	ldr	r2, [pc, #28]	@ (80040d4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040b8:	4807      	ldr	r0, [pc, #28]	@ (80040d8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ba:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040bc:	6a03      	ldr	r3, [r0, #32]
 80040be:	0609      	lsls	r1, r1, #24
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	0a1b      	lsrs	r3, r3, #8
 80040c4:	430b      	orrs	r3, r1
 80040c6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040c8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ca:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040cc:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ce:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80040d0:	4770      	bx	lr
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	e000e010 	.word	0xe000e010
 80040d8:	e000ed00 	.word	0xe000ed00

080040dc <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 80040dc:	2300      	movs	r3, #0
{
 80040de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040e0:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80040e2:	680a      	ldr	r2, [r1, #0]
 80040e4:	0014      	movs	r4, r2
 80040e6:	40dc      	lsrs	r4, r3
 80040e8:	d101      	bne.n	80040ee <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 80040ea:	b005      	add	sp, #20
 80040ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80040ee:	2501      	movs	r5, #1
 80040f0:	0014      	movs	r4, r2
 80040f2:	409d      	lsls	r5, r3
 80040f4:	402c      	ands	r4, r5
 80040f6:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 80040f8:	422a      	tst	r2, r5
 80040fa:	d100      	bne.n	80040fe <HAL_GPIO_Init+0x22>
 80040fc:	e098      	b.n	8004230 <HAL_GPIO_Init+0x154>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80040fe:	684a      	ldr	r2, [r1, #4]
 8004100:	005f      	lsls	r7, r3, #1
 8004102:	4694      	mov	ip, r2
 8004104:	2203      	movs	r2, #3
 8004106:	4664      	mov	r4, ip
 8004108:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800410a:	2403      	movs	r4, #3
 800410c:	40bc      	lsls	r4, r7
 800410e:	43e4      	mvns	r4, r4
 8004110:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004112:	1e54      	subs	r4, r2, #1
 8004114:	2c01      	cmp	r4, #1
 8004116:	d82e      	bhi.n	8004176 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8004118:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800411a:	9c01      	ldr	r4, [sp, #4]
 800411c:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800411e:	68cc      	ldr	r4, [r1, #12]
 8004120:	40bc      	lsls	r4, r7
 8004122:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8004124:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8004126:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004128:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800412a:	43ac      	bics	r4, r5
 800412c:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800412e:	4664      	mov	r4, ip
 8004130:	0924      	lsrs	r4, r4, #4
 8004132:	4034      	ands	r4, r6
 8004134:	409c      	lsls	r4, r3
 8004136:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004138:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800413a:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800413c:	9c01      	ldr	r4, [sp, #4]
 800413e:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004140:	688c      	ldr	r4, [r1, #8]
 8004142:	40bc      	lsls	r4, r7
 8004144:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004146:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004148:	2a02      	cmp	r2, #2
 800414a:	d116      	bne.n	800417a <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800414c:	2507      	movs	r5, #7
 800414e:	260f      	movs	r6, #15
 8004150:	401d      	ands	r5, r3
 8004152:	00ad      	lsls	r5, r5, #2
 8004154:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 8004156:	08dc      	lsrs	r4, r3, #3
 8004158:	00a4      	lsls	r4, r4, #2
 800415a:	1904      	adds	r4, r0, r4
 800415c:	9402      	str	r4, [sp, #8]
 800415e:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004160:	9603      	str	r6, [sp, #12]
 8004162:	0026      	movs	r6, r4
 8004164:	9c03      	ldr	r4, [sp, #12]
 8004166:	43a6      	bics	r6, r4
 8004168:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800416a:	690e      	ldr	r6, [r1, #16]
 800416c:	40ae      	lsls	r6, r5
 800416e:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8004170:	9c02      	ldr	r4, [sp, #8]
 8004172:	6226      	str	r6, [r4, #32]
 8004174:	e001      	b.n	800417a <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004176:	2a03      	cmp	r2, #3
 8004178:	d1df      	bne.n	800413a <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800417a:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 800417c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800417e:	9d01      	ldr	r5, [sp, #4]
 8004180:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004182:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004184:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8004186:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004188:	4662      	mov	r2, ip
 800418a:	02a4      	lsls	r4, r4, #10
 800418c:	4222      	tst	r2, r4
 800418e:	d04f      	beq.n	8004230 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004190:	2501      	movs	r5, #1
 8004192:	4c28      	ldr	r4, [pc, #160]	@ (8004234 <HAL_GPIO_Init+0x158>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004194:	27a0      	movs	r7, #160	@ 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004196:	6b62      	ldr	r2, [r4, #52]	@ 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004198:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800419a:	432a      	orrs	r2, r5
 800419c:	6362      	str	r2, [r4, #52]	@ 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 800419e:	4a26      	ldr	r2, [pc, #152]	@ (8004238 <HAL_GPIO_Init+0x15c>)
 80041a0:	089c      	lsrs	r4, r3, #2
 80041a2:	00a4      	lsls	r4, r4, #2
 80041a4:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80041a6:	220f      	movs	r2, #15
 80041a8:	3502      	adds	r5, #2
 80041aa:	401d      	ands	r5, r3
 80041ac:	00ad      	lsls	r5, r5, #2
 80041ae:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 80041b0:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80041b2:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80041b4:	2200      	movs	r2, #0
 80041b6:	42b8      	cmp	r0, r7
 80041b8:	d010      	beq.n	80041dc <HAL_GPIO_Init+0x100>
 80041ba:	4f20      	ldr	r7, [pc, #128]	@ (800423c <HAL_GPIO_Init+0x160>)
 80041bc:	3201      	adds	r2, #1
 80041be:	42b8      	cmp	r0, r7
 80041c0:	d00c      	beq.n	80041dc <HAL_GPIO_Init+0x100>
 80041c2:	4f1f      	ldr	r7, [pc, #124]	@ (8004240 <HAL_GPIO_Init+0x164>)
 80041c4:	3201      	adds	r2, #1
 80041c6:	42b8      	cmp	r0, r7
 80041c8:	d008      	beq.n	80041dc <HAL_GPIO_Init+0x100>
 80041ca:	4f1e      	ldr	r7, [pc, #120]	@ (8004244 <HAL_GPIO_Init+0x168>)
 80041cc:	3201      	adds	r2, #1
 80041ce:	42b8      	cmp	r0, r7
 80041d0:	d004      	beq.n	80041dc <HAL_GPIO_Init+0x100>
 80041d2:	4a1d      	ldr	r2, [pc, #116]	@ (8004248 <HAL_GPIO_Init+0x16c>)
 80041d4:	1882      	adds	r2, r0, r2
 80041d6:	1e57      	subs	r7, r2, #1
 80041d8:	41ba      	sbcs	r2, r7
 80041da:	3205      	adds	r2, #5
 80041dc:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041de:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80041e0:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041e2:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80041e4:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_GPIO_Init+0x170>)
        temp &= ~((uint32_t)iocurrent);
 80041e6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80041e8:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80041ea:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 80041ec:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80041ee:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041f0:	02ff      	lsls	r7, r7, #11
 80041f2:	d401      	bmi.n	80041f8 <HAL_GPIO_Init+0x11c>
        temp &= ~((uint32_t)iocurrent);
 80041f4:	0035      	movs	r5, r6
 80041f6:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041f8:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80041fa:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80041fc:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 80041fe:	9d00      	ldr	r5, [sp, #0]
 8004200:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004202:	02bf      	lsls	r7, r7, #10
 8004204:	d401      	bmi.n	800420a <HAL_GPIO_Init+0x12e>
        temp &= ~((uint32_t)iocurrent);
 8004206:	0035      	movs	r5, r6
 8004208:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800420a:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 800420c:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800420e:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8004210:	9d00      	ldr	r5, [sp, #0]
 8004212:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004214:	03bf      	lsls	r7, r7, #14
 8004216:	d401      	bmi.n	800421c <HAL_GPIO_Init+0x140>
        temp &= ~((uint32_t)iocurrent);
 8004218:	0035      	movs	r5, r6
 800421a:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800421c:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800421e:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8004220:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8004222:	9e00      	ldr	r6, [sp, #0]
 8004224:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004226:	03ff      	lsls	r7, r7, #15
 8004228:	d401      	bmi.n	800422e <HAL_GPIO_Init+0x152>
        temp &= ~((uint32_t)iocurrent);
 800422a:	4025      	ands	r5, r4
 800422c:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800422e:	6016      	str	r6, [r2, #0]
    position++;
 8004230:	3301      	adds	r3, #1
 8004232:	e756      	b.n	80040e2 <HAL_GPIO_Init+0x6>
 8004234:	40021000 	.word	0x40021000
 8004238:	40010000 	.word	0x40010000
 800423c:	50000400 	.word	0x50000400
 8004240:	50000800 	.word	0x50000800
 8004244:	50000c00 	.word	0x50000c00
 8004248:	afffe400 	.word	0xafffe400
 800424c:	40010400 	.word	0x40010400

08004250 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004250:	2a00      	cmp	r2, #0
 8004252:	d001      	beq.n	8004258 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004254:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004256:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8004258:	6281      	str	r1, [r0, #40]	@ 0x28
}
 800425a:	e7fc      	b.n	8004256 <HAL_GPIO_WritePin+0x6>

0800425c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800425c:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800425e:	0013      	movs	r3, r2
 8004260:	400b      	ands	r3, r1
 8004262:	041b      	lsls	r3, r3, #16
 8004264:	4391      	bics	r1, r2
 8004266:	430b      	orrs	r3, r1
 8004268:	6183      	str	r3, [r0, #24]
}
 800426a:	4770      	bx	lr

0800426c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800426c:	6803      	ldr	r3, [r0, #0]
 800426e:	699a      	ldr	r2, [r3, #24]
 8004270:	0792      	lsls	r2, r2, #30
 8004272:	d501      	bpl.n	8004278 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004274:	2200      	movs	r2, #0
 8004276:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004278:	2201      	movs	r2, #1
 800427a:	6999      	ldr	r1, [r3, #24]
 800427c:	4211      	tst	r1, r2
 800427e:	d102      	bne.n	8004286 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004280:	6999      	ldr	r1, [r3, #24]
 8004282:	430a      	orrs	r2, r1
 8004284:	619a      	str	r2, [r3, #24]
  }
}
 8004286:	4770      	bx	lr

08004288 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004288:	b530      	push	{r4, r5, lr}
 800428a:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800428c:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800428e:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004290:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004292:	0589      	lsls	r1, r1, #22
 8004294:	431a      	orrs	r2, r3
 8004296:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8004298:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <I2C_TransferConfig+0x28>)
 800429a:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800429c:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 800429e:	0d64      	lsrs	r4, r4, #21
 80042a0:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042a2:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80042a4:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042a6:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80042a8:	432a      	orrs	r2, r5
 80042aa:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80042ac:	bd30      	pop	{r4, r5, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	03ff63ff 	.word	0x03ff63ff

080042b4 <I2C_IsErrorOccurred>:
{
 80042b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042b6:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80042b8:	6802      	ldr	r2, [r0, #0]
{
 80042ba:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80042bc:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042be:	2310      	movs	r3, #16
 80042c0:	000f      	movs	r7, r1
{
 80042c2:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042c4:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 80042c6:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042c8:	4219      	tst	r1, r3
 80042ca:	d00d      	beq.n	80042e8 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 80042cc:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ce:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 80042d0:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042d2:	6823      	ldr	r3, [r4, #0]
 80042d4:	2120      	movs	r1, #32
 80042d6:	699a      	ldr	r2, [r3, #24]
 80042d8:	420a      	tst	r2, r1
 80042da:	d15f      	bne.n	800439c <I2C_IsErrorOccurred+0xe8>
 80042dc:	2f00      	cmp	r7, #0
 80042de:	d031      	beq.n	8004344 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 80042e0:	2704      	movs	r7, #4
    status = HAL_ERROR;
 80042e2:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 80042e4:	9b01      	ldr	r3, [sp, #4]
 80042e6:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042e8:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 80042ea:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042ec:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 80042ee:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042f0:	4213      	tst	r3, r2
 80042f2:	d002      	beq.n	80042fa <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 80042f4:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042f6:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80042f8:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042fa:	2280      	movs	r2, #128	@ 0x80
 80042fc:	00d2      	lsls	r2, r2, #3
 80042fe:	4213      	tst	r3, r2
 8004300:	d003      	beq.n	800430a <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8004302:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8004304:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8004306:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004308:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800430a:	2280      	movs	r2, #128	@ 0x80
 800430c:	0092      	lsls	r2, r2, #2
 800430e:	4213      	tst	r3, r2
 8004310:	d049      	beq.n	80043a6 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004312:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004314:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8004316:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8004318:	0020      	movs	r0, r4
 800431a:	f7ff ffa7 	bl	800426c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800431e:	686b      	ldr	r3, [r5, #4]
 8004320:	4a22      	ldr	r2, [pc, #136]	@ (80043ac <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8004322:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8004324:	4013      	ands	r3, r2
 8004326:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8004328:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800432a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800432c:	433b      	orrs	r3, r7
 800432e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004330:	0023      	movs	r3, r4
 8004332:	3341      	adds	r3, #65	@ 0x41
 8004334:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004336:	0022      	movs	r2, r4
 8004338:	2300      	movs	r3, #0
 800433a:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 800433c:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800433e:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004340:	7023      	strb	r3, [r4, #0]
 8004342:	e032      	b.n	80043aa <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8004344:	1c72      	adds	r2, r6, #1
 8004346:	d0c5      	beq.n	80042d4 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004348:	f7ff fe6c 	bl	8004024 <HAL_GetTick>
 800434c:	1b40      	subs	r0, r0, r5
 800434e:	42b0      	cmp	r0, r6
 8004350:	d801      	bhi.n	8004356 <I2C_IsErrorOccurred+0xa2>
 8004352:	2e00      	cmp	r6, #0
 8004354:	d1bd      	bne.n	80042d2 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8004356:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004358:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 800435a:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800435c:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800435e:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004360:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8004362:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004364:	0412      	lsls	r2, r2, #16
 8004366:	d50b      	bpl.n	8004380 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004368:	2280      	movs	r2, #128	@ 0x80
 800436a:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800436c:	4210      	tst	r0, r2
 800436e:	d107      	bne.n	8004380 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8004370:	2920      	cmp	r1, #32
 8004372:	d005      	beq.n	8004380 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004374:	6859      	ldr	r1, [r3, #4]
 8004376:	430a      	orrs	r2, r1
 8004378:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800437a:	f7ff fe53 	bl	8004024 <HAL_GetTick>
 800437e:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004380:	2220      	movs	r2, #32
 8004382:	6823      	ldr	r3, [r4, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	4213      	tst	r3, r2
 8004388:	d1a3      	bne.n	80042d2 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800438a:	f7ff fe4b 	bl	8004024 <HAL_GetTick>
 800438e:	1b40      	subs	r0, r0, r5
 8004390:	2819      	cmp	r0, #25
 8004392:	d9f5      	bls.n	8004380 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004394:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8004396:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004398:	9301      	str	r3, [sp, #4]
 800439a:	e79a      	b.n	80042d2 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 800439c:	2f00      	cmp	r7, #0
 800439e:	d19f      	bne.n	80042e0 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043a0:	2220      	movs	r2, #32
 80043a2:	61da      	str	r2, [r3, #28]
 80043a4:	e79c      	b.n	80042e0 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 80043a6:	2800      	cmp	r0, #0
 80043a8:	d1b6      	bne.n	8004318 <I2C_IsErrorOccurred+0x64>
}
 80043aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043ac:	fe00e800 	.word	0xfe00e800

080043b0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b2:	0004      	movs	r4, r0
 80043b4:	000d      	movs	r5, r1
 80043b6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b8:	2702      	movs	r7, #2
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	423b      	tst	r3, r7
 80043c0:	d001      	beq.n	80043c6 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80043c2:	2000      	movs	r0, #0
 80043c4:	e021      	b.n	800440a <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043c6:	0032      	movs	r2, r6
 80043c8:	0029      	movs	r1, r5
 80043ca:	0020      	movs	r0, r4
 80043cc:	f7ff ff72 	bl	80042b4 <I2C_IsErrorOccurred>
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d119      	bne.n	8004408 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 80043d4:	1c6b      	adds	r3, r5, #1
 80043d6:	d0f0      	beq.n	80043ba <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d8:	f7ff fe24 	bl	8004024 <HAL_GetTick>
 80043dc:	1b80      	subs	r0, r0, r6
 80043de:	42a8      	cmp	r0, r5
 80043e0:	d801      	bhi.n	80043e6 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 80043e2:	2d00      	cmp	r5, #0
 80043e4:	d1e9      	bne.n	80043ba <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	6999      	ldr	r1, [r3, #24]
 80043ea:	2302      	movs	r3, #2
 80043ec:	000a      	movs	r2, r1
 80043ee:	401a      	ands	r2, r3
 80043f0:	4219      	tst	r1, r3
 80043f2:	d1e2      	bne.n	80043ba <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043f4:	2120      	movs	r1, #32
 80043f6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80043fc:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 80043fe:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8004400:	3341      	adds	r3, #65	@ 0x41
 8004402:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004404:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8004406:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8004408:	2001      	movs	r0, #1
}
 800440a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800440c <I2C_WaitOnFlagUntilTimeout>:
{
 800440c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800440e:	0004      	movs	r4, r0
 8004410:	000d      	movs	r5, r1
 8004412:	0017      	movs	r7, r2
 8004414:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004416:	6823      	ldr	r3, [r4, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	402b      	ands	r3, r5
 800441c:	1b5b      	subs	r3, r3, r5
 800441e:	425a      	negs	r2, r3
 8004420:	4153      	adcs	r3, r2
 8004422:	42bb      	cmp	r3, r7
 8004424:	d001      	beq.n	800442a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8004426:	2000      	movs	r0, #0
 8004428:	e026      	b.n	8004478 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800442a:	0031      	movs	r1, r6
 800442c:	0020      	movs	r0, r4
 800442e:	9a06      	ldr	r2, [sp, #24]
 8004430:	f7ff ff40 	bl	80042b4 <I2C_IsErrorOccurred>
 8004434:	2800      	cmp	r0, #0
 8004436:	d11e      	bne.n	8004476 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8004438:	1c73      	adds	r3, r6, #1
 800443a:	d0ec      	beq.n	8004416 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443c:	f7ff fdf2 	bl	8004024 <HAL_GetTick>
 8004440:	9b06      	ldr	r3, [sp, #24]
 8004442:	1ac0      	subs	r0, r0, r3
 8004444:	42b0      	cmp	r0, r6
 8004446:	d801      	bhi.n	800444c <I2C_WaitOnFlagUntilTimeout+0x40>
 8004448:	2e00      	cmp	r6, #0
 800444a:	d1e4      	bne.n	8004416 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	402b      	ands	r3, r5
 8004452:	1b5b      	subs	r3, r3, r5
 8004454:	425a      	negs	r2, r3
 8004456:	4153      	adcs	r3, r2
 8004458:	42bb      	cmp	r3, r7
 800445a:	d1dc      	bne.n	8004416 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800445c:	2220      	movs	r2, #32
 800445e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004460:	4313      	orrs	r3, r2
 8004462:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004464:	0023      	movs	r3, r4
 8004466:	3341      	adds	r3, #65	@ 0x41
 8004468:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800446a:	0022      	movs	r2, r4
 800446c:	2300      	movs	r3, #0
 800446e:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8004470:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004472:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8004474:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8004476:	2001      	movs	r0, #1
}
 8004478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800447a <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800447a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447c:	0004      	movs	r4, r0
 800447e:	000e      	movs	r6, r1
 8004480:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004482:	2520      	movs	r5, #32
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	422b      	tst	r3, r5
 800448a:	d001      	beq.n	8004490 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 800448c:	2000      	movs	r0, #0
 800448e:	e01d      	b.n	80044cc <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004490:	003a      	movs	r2, r7
 8004492:	0031      	movs	r1, r6
 8004494:	0020      	movs	r0, r4
 8004496:	f7ff ff0d 	bl	80042b4 <I2C_IsErrorOccurred>
 800449a:	2800      	cmp	r0, #0
 800449c:	d115      	bne.n	80044ca <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800449e:	f7ff fdc1 	bl	8004024 <HAL_GetTick>
 80044a2:	1bc0      	subs	r0, r0, r7
 80044a4:	42b0      	cmp	r0, r6
 80044a6:	d801      	bhi.n	80044ac <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 80044a8:	2e00      	cmp	r6, #0
 80044aa:	d1eb      	bne.n	8004484 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	001a      	movs	r2, r3
 80044b2:	402a      	ands	r2, r5
 80044b4:	422b      	tst	r3, r5
 80044b6:	d1e5      	bne.n	8004484 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044b8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80044ba:	432b      	orrs	r3, r5
 80044bc:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80044be:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 80044c0:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 80044c2:	3341      	adds	r3, #65	@ 0x41
 80044c4:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c6:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 80044c8:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80044ca:	2001      	movs	r0, #1
}
 80044cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80044d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044d2:	0005      	movs	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 80044d4:	2400      	movs	r4, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80044d6:	2704      	movs	r7, #4
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80044d8:	2620      	movs	r6, #32
{
 80044da:	9100      	str	r1, [sp, #0]
 80044dc:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80044de:	682b      	ldr	r3, [r5, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	423b      	tst	r3, r7
 80044e4:	d101      	bne.n	80044ea <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 80044e6:	2c00      	cmp	r4, #0
 80044e8:	d001      	beq.n	80044ee <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 80044ea:	0020      	movs	r0, r4
 80044ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ee:	9a01      	ldr	r2, [sp, #4]
 80044f0:	0028      	movs	r0, r5
 80044f2:	9900      	ldr	r1, [sp, #0]
 80044f4:	f7ff fede 	bl	80042b4 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80044f8:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044fa:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80044fc:	699a      	ldr	r2, [r3, #24]
 80044fe:	4232      	tst	r2, r6
 8004500:	d10f      	bne.n	8004522 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004502:	1e63      	subs	r3, r4, #1
 8004504:	419c      	sbcs	r4, r3
 8004506:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004508:	f7ff fd8c 	bl	8004024 <HAL_GetTick>
 800450c:	9b01      	ldr	r3, [sp, #4]
 800450e:	1ac0      	subs	r0, r0, r3
 8004510:	9b00      	ldr	r3, [sp, #0]
 8004512:	4298      	cmp	r0, r3
 8004514:	d801      	bhi.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e1      	bne.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
 800451a:	2c00      	cmp	r4, #0
 800451c:	d019      	beq.n	8004552 <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
{
 800451e:	2401      	movs	r4, #1
 8004520:	e7dd      	b.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004522:	2800      	cmp	r0, #0
 8004524:	d111      	bne.n	800454a <I2C_WaitOnRXNEFlagUntilTimeout+0x7a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004526:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004528:	2210      	movs	r2, #16
 800452a:	6999      	ldr	r1, [r3, #24]
 800452c:	4211      	tst	r1, r2
 800452e:	d00e      	beq.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004530:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004532:	646f      	str	r7, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004534:	61de      	str	r6, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	490c      	ldr	r1, [pc, #48]	@ (800456c <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 800453a:	400a      	ands	r2, r1
 800453c:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800453e:	002b      	movs	r3, r5
 8004540:	3341      	adds	r3, #65	@ 0x41
 8004542:	701e      	strb	r6, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004544:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8004546:	3b01      	subs	r3, #1
 8004548:	7018      	strb	r0, [r3, #0]
{
 800454a:	2401      	movs	r4, #1
 800454c:	e7dc      	b.n	8004508 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800454e:	6468      	str	r0, [r5, #68]	@ 0x44
 8004550:	e7da      	b.n	8004508 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004552:	682b      	ldr	r3, [r5, #0]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	423b      	tst	r3, r7
 8004558:	d1c1      	bne.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800455a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800455c:	4333      	orrs	r3, r6
 800455e:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004560:	002b      	movs	r3, r5
 8004562:	3341      	adds	r3, #65	@ 0x41
 8004564:	701e      	strb	r6, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8004566:	3b01      	subs	r3, #1
 8004568:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 800456a:	e7d8      	b.n	800451e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 800456c:	fe00e800 	.word	0xfe00e800

08004570 <HAL_I2C_Init>:
{
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004574:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8004576:	2c00      	cmp	r4, #0
 8004578:	d04e      	beq.n	8004618 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800457a:	0025      	movs	r5, r4
 800457c:	3541      	adds	r5, #65	@ 0x41
 800457e:	782b      	ldrb	r3, [r5, #0]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d105      	bne.n	8004592 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8004586:	0023      	movs	r3, r4
 8004588:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800458a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800458c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 800458e:	f7ff fbd1 	bl	8003d34 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004592:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8004594:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004596:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8004598:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800459a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800459c:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800459e:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 80045a0:	438a      	bics	r2, r1
 80045a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045a4:	491d      	ldr	r1, [pc, #116]	@ (800461c <HAL_I2C_Init+0xac>)
 80045a6:	6862      	ldr	r2, [r4, #4]
 80045a8:	400a      	ands	r2, r1
 80045aa:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	491c      	ldr	r1, [pc, #112]	@ (8004620 <HAL_I2C_Init+0xb0>)
 80045b0:	400a      	ands	r2, r1
 80045b2:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045b4:	2801      	cmp	r0, #1
 80045b6:	d107      	bne.n	80045c8 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045b8:	2280      	movs	r2, #128	@ 0x80
 80045ba:	0212      	lsls	r2, r2, #8
 80045bc:	4332      	orrs	r2, r6
 80045be:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	4818      	ldr	r0, [pc, #96]	@ (8004624 <HAL_I2C_Init+0xb4>)
 80045c4:	4002      	ands	r2, r0
 80045c6:	e009      	b.n	80045dc <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045c8:	2284      	movs	r2, #132	@ 0x84
 80045ca:	0212      	lsls	r2, r2, #8
 80045cc:	4332      	orrs	r2, r6
 80045ce:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045d0:	2802      	cmp	r0, #2
 80045d2:	d1f5      	bne.n	80045c0 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045d4:	2280      	movs	r2, #128	@ 0x80
 80045d6:	6858      	ldr	r0, [r3, #4]
 80045d8:	0112      	lsls	r2, r2, #4
 80045da:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80045dc:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80045de:	6858      	ldr	r0, [r3, #4]
 80045e0:	4a11      	ldr	r2, [pc, #68]	@ (8004628 <HAL_I2C_Init+0xb8>)
 80045e2:	4302      	orrs	r2, r0
 80045e4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045e6:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e8:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ea:	400a      	ands	r2, r1
 80045ec:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045ee:	6961      	ldr	r1, [r4, #20]
 80045f0:	6922      	ldr	r2, [r4, #16]
 80045f2:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045f4:	69a1      	ldr	r1, [r4, #24]
 80045f6:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045f8:	430a      	orrs	r2, r1
 80045fa:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045fc:	6a21      	ldr	r1, [r4, #32]
 80045fe:	69e2      	ldr	r2, [r4, #28]
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004604:	2201      	movs	r2, #1
 8004606:	6819      	ldr	r1, [r3, #0]
 8004608:	430a      	orrs	r2, r1
 800460a:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800460c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800460e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004610:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004612:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004614:	3442      	adds	r4, #66	@ 0x42
 8004616:	7020      	strb	r0, [r4, #0]
}
 8004618:	bd70      	pop	{r4, r5, r6, pc}
 800461a:	46c0      	nop			@ (mov r8, r8)
 800461c:	f0ffffff 	.word	0xf0ffffff
 8004620:	ffff7fff 	.word	0xffff7fff
 8004624:	fffff7ff 	.word	0xfffff7ff
 8004628:	02008000 	.word	0x02008000

0800462c <HAL_I2C_Master_Transmit>:
{
 800462c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800462e:	0006      	movs	r6, r0
{
 8004630:	b085      	sub	sp, #20
 8004632:	9202      	str	r2, [sp, #8]
 8004634:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004636:	3641      	adds	r6, #65	@ 0x41
 8004638:	7833      	ldrb	r3, [r6, #0]
{
 800463a:	0004      	movs	r4, r0
 800463c:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 800463e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004640:	2b20      	cmp	r3, #32
 8004642:	d114      	bne.n	800466e <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8004644:	0023      	movs	r3, r4
 8004646:	3340      	adds	r3, #64	@ 0x40
 8004648:	781a      	ldrb	r2, [r3, #0]
 800464a:	2a01      	cmp	r2, #1
 800464c:	d00f      	beq.n	800466e <HAL_I2C_Master_Transmit+0x42>
 800464e:	2201      	movs	r2, #1
 8004650:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004652:	f7ff fce7 	bl	8004024 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004656:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8004658:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800465a:	9000      	str	r0, [sp, #0]
 800465c:	2319      	movs	r3, #25
 800465e:	2201      	movs	r2, #1
 8004660:	0020      	movs	r0, r4
 8004662:	0209      	lsls	r1, r1, #8
 8004664:	f7ff fed2 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004668:	2800      	cmp	r0, #0
 800466a:	d002      	beq.n	8004672 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 800466c:	2001      	movs	r0, #1
}
 800466e:	b005      	add	sp, #20
 8004670:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004672:	2321      	movs	r3, #33	@ 0x21
 8004674:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004676:	0023      	movs	r3, r4
 8004678:	2210      	movs	r2, #16
 800467a:	3342      	adds	r3, #66	@ 0x42
 800467c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 800467e:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004680:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8004682:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004684:	9b03      	ldr	r3, [sp, #12]
 8004686:	4939      	ldr	r1, [pc, #228]	@ (800476c <HAL_I2C_Master_Transmit+0x140>)
 8004688:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800468a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800468c:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800468e:	2bff      	cmp	r3, #255	@ 0xff
 8004690:	d930      	bls.n	80046f4 <HAL_I2C_Master_Transmit+0xc8>
      xfermode = I2C_RELOAD_MODE;
 8004692:	2380      	movs	r3, #128	@ 0x80
 8004694:	32ef      	adds	r2, #239	@ 0xef
 8004696:	8522      	strh	r2, [r4, #40]	@ 0x28
 8004698:	045b      	lsls	r3, r3, #17
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800469a:	9e02      	ldr	r6, [sp, #8]
 800469c:	6820      	ldr	r0, [r4, #0]
 800469e:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 80046a0:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046a2:	6286      	str	r6, [r0, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80046a4:	9802      	ldr	r0, [sp, #8]
      hi2c->XferSize--;
 80046a6:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 80046a8:	3001      	adds	r0, #1
 80046aa:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80046ac:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80046ae:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80046b0:	3801      	subs	r0, #1
 80046b2:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80046b4:	3201      	adds	r2, #1
      hi2c->XferCount--;
 80046b6:	8560      	strh	r0, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80046b8:	b2d2      	uxtb	r2, r2
 80046ba:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80046bc:	0039      	movs	r1, r7
 80046be:	0020      	movs	r0, r4
 80046c0:	f7ff fde2 	bl	8004288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80046c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046c6:	002a      	movs	r2, r5
 80046c8:	0020      	movs	r0, r4
 80046ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d11d      	bne.n	800470c <HAL_I2C_Master_Transmit+0xe0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046d0:	f7ff fed3 	bl	800447a <I2C_WaitOnSTOPFlagUntilTimeout>
 80046d4:	2800      	cmp	r0, #0
 80046d6:	d1c9      	bne.n	800466c <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d8:	2120      	movs	r1, #32
 80046da:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80046dc:	4d24      	ldr	r5, [pc, #144]	@ (8004770 <HAL_I2C_Master_Transmit+0x144>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046de:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	402a      	ands	r2, r5
 80046e4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80046e8:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80046ea:	3341      	adds	r3, #65	@ 0x41
 80046ec:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046ee:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 80046f0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80046f2:	e7bc      	b.n	800466e <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 80046f4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80046f6:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 80046f8:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 80046fa:	2a00      	cmp	r2, #0
 80046fc:	d002      	beq.n	8004704 <HAL_I2C_Master_Transmit+0xd8>
 80046fe:	2380      	movs	r3, #128	@ 0x80
 8004700:	049b      	lsls	r3, r3, #18
 8004702:	e7ca      	b.n	800469a <HAL_I2C_Master_Transmit+0x6e>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004704:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004706:	2380      	movs	r3, #128	@ 0x80
 8004708:	049b      	lsls	r3, r3, #18
 800470a:	e7d7      	b.n	80046bc <HAL_I2C_Master_Transmit+0x90>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800470c:	f7ff fe50 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004710:	2800      	cmp	r0, #0
 8004712:	d1ab      	bne.n	800466c <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004714:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004716:	6822      	ldr	r2, [r4, #0]
 8004718:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800471a:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800471c:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800471e:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004720:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004722:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8004724:	3b01      	subs	r3, #1
 8004726:	b29b      	uxth	r3, r3
 8004728:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800472a:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800472c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800472e:	b292      	uxth	r2, r2
 8004730:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0c6      	beq.n	80046c4 <HAL_I2C_Master_Transmit+0x98>
 8004736:	2a00      	cmp	r2, #0
 8004738:	d1c4      	bne.n	80046c4 <HAL_I2C_Master_Transmit+0x98>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800473a:	2180      	movs	r1, #128	@ 0x80
 800473c:	0020      	movs	r0, r4
 800473e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004740:	9500      	str	r5, [sp, #0]
 8004742:	f7ff fe63 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004746:	2800      	cmp	r0, #0
 8004748:	d000      	beq.n	800474c <HAL_I2C_Master_Transmit+0x120>
 800474a:	e78f      	b.n	800466c <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800474c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800474e:	2bff      	cmp	r3, #255	@ 0xff
 8004750:	d905      	bls.n	800475e <HAL_I2C_Master_Transmit+0x132>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004752:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004754:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004756:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004758:	045b      	lsls	r3, r3, #17
 800475a:	9000      	str	r0, [sp, #0]
 800475c:	e7ae      	b.n	80046bc <HAL_I2C_Master_Transmit+0x90>
          hi2c->XferSize = hi2c->XferCount;
 800475e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004760:	b292      	uxth	r2, r2
 8004762:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	9000      	str	r0, [sp, #0]
 8004768:	e7cd      	b.n	8004706 <HAL_I2C_Master_Transmit+0xda>
 800476a:	46c0      	nop			@ (mov r8, r8)
 800476c:	80002000 	.word	0x80002000
 8004770:	fe00e800 	.word	0xfe00e800

08004774 <HAL_I2C_Master_Receive>:
{
 8004774:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004776:	0007      	movs	r7, r0
{
 8004778:	b087      	sub	sp, #28
 800477a:	9103      	str	r1, [sp, #12]
 800477c:	9204      	str	r2, [sp, #16]
 800477e:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004780:	3741      	adds	r7, #65	@ 0x41
 8004782:	783b      	ldrb	r3, [r7, #0]
{
 8004784:	0004      	movs	r4, r0
    __HAL_LOCK(hi2c);
 8004786:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004788:	2b20      	cmp	r3, #32
 800478a:	d114      	bne.n	80047b6 <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 800478c:	0023      	movs	r3, r4
 800478e:	3340      	adds	r3, #64	@ 0x40
 8004790:	781a      	ldrb	r2, [r3, #0]
 8004792:	2a01      	cmp	r2, #1
 8004794:	d00f      	beq.n	80047b6 <HAL_I2C_Master_Receive+0x42>
 8004796:	2601      	movs	r6, #1
 8004798:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800479a:	f7ff fc43 	bl	8004024 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800479e:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 80047a0:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80047a2:	9000      	str	r0, [sp, #0]
 80047a4:	2319      	movs	r3, #25
 80047a6:	0032      	movs	r2, r6
 80047a8:	0020      	movs	r0, r4
 80047aa:	0209      	lsls	r1, r1, #8
 80047ac:	f7ff fe2e 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 80047b0:	2800      	cmp	r0, #0
 80047b2:	d002      	beq.n	80047ba <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 80047b4:	2001      	movs	r0, #1
}
 80047b6:	b007      	add	sp, #28
 80047b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047ba:	2322      	movs	r3, #34	@ 0x22
 80047bc:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80047be:	0027      	movs	r7, r4
 80047c0:	3b12      	subs	r3, #18
 80047c2:	3742      	adds	r7, #66	@ 0x42
 80047c4:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 80047c6:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047c8:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80047ca:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80047cc:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80047ce:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 80047d0:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047d2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80047d4:	4b2d      	ldr	r3, [pc, #180]	@ (800488c <HAL_I2C_Master_Receive+0x118>)
 80047d6:	2aff      	cmp	r2, #255	@ 0xff
 80047d8:	d920      	bls.n	800481c <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = 1U;
 80047da:	8526      	strh	r6, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	2380      	movs	r3, #128	@ 0x80
 80047e0:	0032      	movs	r2, r6
 80047e2:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047e4:	0020      	movs	r0, r4
 80047e6:	9903      	ldr	r1, [sp, #12]
 80047e8:	f7ff fd4e 	bl	8004288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047ec:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047ee:	002a      	movs	r2, r5
 80047f0:	0020      	movs	r0, r4
 80047f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
    while (hi2c->XferCount > 0U)
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d119      	bne.n	800482c <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047f8:	f7ff fe3f 	bl	800447a <I2C_WaitOnSTOPFlagUntilTimeout>
 80047fc:	2800      	cmp	r0, #0
 80047fe:	d1d9      	bne.n	80047b4 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004800:	2120      	movs	r1, #32
 8004802:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004804:	4d22      	ldr	r5, [pc, #136]	@ (8004890 <HAL_I2C_Master_Receive+0x11c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004806:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	402a      	ands	r2, r5
 800480c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800480e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8004810:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8004812:	3341      	adds	r3, #65	@ 0x41
 8004814:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004816:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8004818:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800481a:	e7cc      	b.n	80047b6 <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 800481c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800481e:	b292      	uxth	r2, r2
 8004820:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004822:	b2d2      	uxtb	r2, r2
 8004824:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004826:	2380      	movs	r3, #128	@ 0x80
 8004828:	049b      	lsls	r3, r3, #18
 800482a:	e7db      	b.n	80047e4 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800482c:	f7ff fe50 	bl	80044d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004830:	2800      	cmp	r0, #0
 8004832:	d1bf      	bne.n	80047b4 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004838:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800483a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800483c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800483e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8004840:	3301      	adds	r3, #1
 8004842:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004844:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004846:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8004848:	3b01      	subs	r3, #1
 800484a:	b29b      	uxth	r3, r3
 800484c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800484e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004850:	b292      	uxth	r2, r2
 8004852:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0c9      	beq.n	80047ec <HAL_I2C_Master_Receive+0x78>
 8004858:	2a00      	cmp	r2, #0
 800485a:	d1c7      	bne.n	80047ec <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800485c:	2180      	movs	r1, #128	@ 0x80
 800485e:	0020      	movs	r0, r4
 8004860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004862:	9500      	str	r5, [sp, #0]
 8004864:	f7ff fdd2 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004868:	2800      	cmp	r0, #0
 800486a:	d1a3      	bne.n	80047b4 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800486c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800486e:	2bff      	cmp	r3, #255	@ 0xff
 8004870:	d905      	bls.n	800487e <HAL_I2C_Master_Receive+0x10a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004872:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004874:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004876:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004878:	045b      	lsls	r3, r3, #17
 800487a:	9000      	str	r0, [sp, #0]
 800487c:	e7b2      	b.n	80047e4 <HAL_I2C_Master_Receive+0x70>
          hi2c->XferSize = hi2c->XferCount;
 800487e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004880:	b292      	uxth	r2, r2
 8004882:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004884:	b2d2      	uxtb	r2, r2
 8004886:	9000      	str	r0, [sp, #0]
 8004888:	e7cd      	b.n	8004826 <HAL_I2C_Master_Receive+0xb2>
 800488a:	46c0      	nop			@ (mov r8, r8)
 800488c:	80002400 	.word	0x80002400
 8004890:	fe00e800 	.word	0xfe00e800

08004894 <HAL_I2C_Mem_Write>:
{
 8004894:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004896:	0007      	movs	r7, r0
{
 8004898:	b087      	sub	sp, #28
 800489a:	9303      	str	r3, [sp, #12]
 800489c:	ab0c      	add	r3, sp, #48	@ 0x30
 800489e:	9202      	str	r2, [sp, #8]
 80048a0:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a2:	3741      	adds	r7, #65	@ 0x41
{
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	9204      	str	r2, [sp, #16]
 80048a8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048aa:	783b      	ldrb	r3, [r7, #0]
{
 80048ac:	0004      	movs	r4, r0
 80048ae:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 80048b0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80048b2:	2b20      	cmp	r3, #32
 80048b4:	d108      	bne.n	80048c8 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 80048b6:	2a00      	cmp	r2, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_I2C_Mem_Write+0x2c>
 80048ba:	9b05      	ldr	r3, [sp, #20]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d105      	bne.n	80048cc <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048c0:	2380      	movs	r3, #128	@ 0x80
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80048c6:	2001      	movs	r0, #1
}
 80048c8:	b007      	add	sp, #28
 80048ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80048cc:	0023      	movs	r3, r4
 80048ce:	3340      	adds	r3, #64	@ 0x40
 80048d0:	781a      	ldrb	r2, [r3, #0]
 80048d2:	2002      	movs	r0, #2
 80048d4:	2a01      	cmp	r2, #1
 80048d6:	d0f7      	beq.n	80048c8 <HAL_I2C_Mem_Write+0x34>
 80048d8:	2201      	movs	r2, #1
 80048da:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80048dc:	f7ff fba2 	bl	8004024 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048e0:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 80048e2:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048e4:	9000      	str	r0, [sp, #0]
 80048e6:	2319      	movs	r3, #25
 80048e8:	2201      	movs	r2, #1
 80048ea:	0020      	movs	r0, r4
 80048ec:	0209      	lsls	r1, r1, #8
 80048ee:	f7ff fd8d 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 80048f2:	2800      	cmp	r0, #0
 80048f4:	d1e7      	bne.n	80048c6 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80048f6:	2321      	movs	r3, #33	@ 0x21
 80048f8:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048fa:	0027      	movs	r7, r4
 80048fc:	331f      	adds	r3, #31
 80048fe:	3742      	adds	r7, #66	@ 0x42
 8004900:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8004902:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004904:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8004906:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004908:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 800490a:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 800490c:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800490e:	466b      	mov	r3, sp
 8004910:	7b1a      	ldrb	r2, [r3, #12]
 8004912:	4b4b      	ldr	r3, [pc, #300]	@ (8004a40 <HAL_I2C_Mem_Write+0x1ac>)
 8004914:	0031      	movs	r1, r6
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	2380      	movs	r3, #128	@ 0x80
 800491a:	0020      	movs	r0, r4
 800491c:	045b      	lsls	r3, r3, #17
 800491e:	f7ff fcb3 	bl	8004288 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004922:	002a      	movs	r2, r5
 8004924:	0020      	movs	r0, r4
 8004926:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004928:	f7ff fd42 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 800492c:	2800      	cmp	r0, #0
 800492e:	d129      	bne.n	8004984 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004930:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004932:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004934:	2a01      	cmp	r2, #1
 8004936:	d116      	bne.n	8004966 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004938:	466a      	mov	r2, sp
 800493a:	7a12      	ldrb	r2, [r2, #8]
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800493e:	2200      	movs	r2, #0
 8004940:	2180      	movs	r1, #128	@ 0x80
 8004942:	0020      	movs	r0, r4
 8004944:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004946:	9500      	str	r5, [sp, #0]
 8004948:	f7ff fd60 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 800494c:	2800      	cmp	r0, #0
 800494e:	d119      	bne.n	8004984 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004950:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004952:	2bff      	cmp	r3, #255	@ 0xff
 8004954:	d81a      	bhi.n	800498c <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004956:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8004958:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800495a:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 800495c:	b292      	uxth	r2, r2
 800495e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	9000      	str	r0, [sp, #0]
 8004964:	e017      	b.n	8004996 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004966:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004968:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800496a:	0a12      	lsrs	r2, r2, #8
 800496c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800496e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004970:	002a      	movs	r2, r5
 8004972:	f7ff fd1d 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004976:	2800      	cmp	r0, #0
 8004978:	d104      	bne.n	8004984 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800497a:	466b      	mov	r3, sp
 800497c:	6822      	ldr	r2, [r4, #0]
 800497e:	7a1b      	ldrb	r3, [r3, #8]
 8004980:	6293      	str	r3, [r2, #40]	@ 0x28
 8004982:	e7dc      	b.n	800493e <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8004984:	2300      	movs	r3, #0
 8004986:	3440      	adds	r4, #64	@ 0x40
 8004988:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800498a:	e79c      	b.n	80048c6 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800498c:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800498e:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004990:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004992:	045b      	lsls	r3, r3, #17
 8004994:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004996:	0031      	movs	r1, r6
 8004998:	0020      	movs	r0, r4
 800499a:	f7ff fc75 	bl	8004288 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800499e:	002a      	movs	r2, r5
 80049a0:	0020      	movs	r0, r4
 80049a2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80049a4:	f7ff fd04 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80049a8:	2800      	cmp	r0, #0
 80049aa:	d000      	beq.n	80049ae <HAL_I2C_Mem_Write+0x11a>
 80049ac:	e78b      	b.n	80048c6 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049ae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80049b4:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049b6:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80049b8:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80049ba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80049bc:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80049c4:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049c6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80049c8:	b292      	uxth	r2, r2
 80049ca:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d016      	beq.n	80049fe <HAL_I2C_Mem_Write+0x16a>
 80049d0:	2a00      	cmp	r2, #0
 80049d2:	d114      	bne.n	80049fe <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049d4:	2180      	movs	r1, #128	@ 0x80
 80049d6:	0020      	movs	r0, r4
 80049d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049da:	9500      	str	r5, [sp, #0]
 80049dc:	f7ff fd16 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d000      	beq.n	80049e6 <HAL_I2C_Mem_Write+0x152>
 80049e4:	e76f      	b.n	80048c6 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049e6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80049e8:	2bff      	cmp	r3, #255	@ 0xff
 80049ea:	d921      	bls.n	8004a30 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ec:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049ee:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049f0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049f2:	045b      	lsls	r3, r3, #17
 80049f4:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049f6:	0031      	movs	r1, r6
 80049f8:	0020      	movs	r0, r4
 80049fa:	f7ff fc45 	bl	8004288 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80049fe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1cc      	bne.n	800499e <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a04:	002a      	movs	r2, r5
 8004a06:	0020      	movs	r0, r4
 8004a08:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004a0a:	f7ff fd36 	bl	800447a <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a0e:	2800      	cmp	r0, #0
 8004a10:	d000      	beq.n	8004a14 <HAL_I2C_Mem_Write+0x180>
 8004a12:	e758      	b.n	80048c6 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a14:	2120      	movs	r1, #32
 8004a16:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004a18:	4d0a      	ldr	r5, [pc, #40]	@ (8004a44 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a1a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	402a      	ands	r2, r5
 8004a20:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a22:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8004a24:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8004a26:	3341      	adds	r3, #65	@ 0x41
 8004a28:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a2a:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8004a2c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004a2e:	e74b      	b.n	80048c8 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a30:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8004a32:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a34:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8004a36:	b292      	uxth	r2, r2
 8004a38:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	9000      	str	r0, [sp, #0]
 8004a3e:	e7da      	b.n	80049f6 <HAL_I2C_Mem_Write+0x162>
 8004a40:	80002000 	.word	0x80002000
 8004a44:	fe00e800 	.word	0xfe00e800

08004a48 <HAL_I2C_Mem_Read>:
{
 8004a48:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a4a:	0006      	movs	r6, r0
{
 8004a4c:	b087      	sub	sp, #28
 8004a4e:	9303      	str	r3, [sp, #12]
 8004a50:	ab0c      	add	r3, sp, #48	@ 0x30
 8004a52:	9202      	str	r2, [sp, #8]
 8004a54:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a56:	3641      	adds	r6, #65	@ 0x41
{
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	9204      	str	r2, [sp, #16]
 8004a5c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a5e:	7833      	ldrb	r3, [r6, #0]
{
 8004a60:	0004      	movs	r4, r0
 8004a62:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8004a64:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d108      	bne.n	8004a7c <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 8004a6a:	2a00      	cmp	r2, #0
 8004a6c:	d002      	beq.n	8004a74 <HAL_I2C_Mem_Read+0x2c>
 8004a6e:	9b05      	ldr	r3, [sp, #20]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d105      	bne.n	8004a80 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a74:	2380      	movs	r3, #128	@ 0x80
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8004a7a:	2001      	movs	r0, #1
}
 8004a7c:	b007      	add	sp, #28
 8004a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8004a80:	0023      	movs	r3, r4
 8004a82:	3340      	adds	r3, #64	@ 0x40
 8004a84:	781a      	ldrb	r2, [r3, #0]
 8004a86:	2002      	movs	r0, #2
 8004a88:	2a01      	cmp	r2, #1
 8004a8a:	d0f7      	beq.n	8004a7c <HAL_I2C_Mem_Read+0x34>
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004a90:	f7ff fac8 	bl	8004024 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a94:	2180      	movs	r1, #128	@ 0x80
 8004a96:	2319      	movs	r3, #25
 8004a98:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8004a9a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	0020      	movs	r0, r4
 8004aa0:	0209      	lsls	r1, r1, #8
 8004aa2:	f7ff fcb3 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004aa6:	1e03      	subs	r3, r0, #0
 8004aa8:	d1e7      	bne.n	8004a7a <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004aaa:	2222      	movs	r2, #34	@ 0x22
 8004aac:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004aae:	0026      	movs	r6, r4
 8004ab0:	321e      	adds	r2, #30
 8004ab2:	3642      	adds	r6, #66	@ 0x42
 8004ab4:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8004ab6:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ab8:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8004aba:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004abc:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004abe:	494e      	ldr	r1, [pc, #312]	@ (8004bf8 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 8004ac0:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ac2:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 8004ac4:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ac6:	7b12      	ldrb	r2, [r2, #12]
 8004ac8:	0020      	movs	r0, r4
 8004aca:	9100      	str	r1, [sp, #0]
 8004acc:	0039      	movs	r1, r7
 8004ace:	f7ff fbdb 	bl	8004288 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ad2:	002a      	movs	r2, r5
 8004ad4:	0020      	movs	r0, r4
 8004ad6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004ad8:	f7ff fc6a 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004adc:	2800      	cmp	r0, #0
 8004ade:	d12a      	bne.n	8004b36 <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ae0:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ae2:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ae4:	2a01      	cmp	r2, #1
 8004ae6:	d117      	bne.n	8004b18 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ae8:	466a      	mov	r2, sp
 8004aea:	7a12      	ldrb	r2, [r2, #8]
 8004aec:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004aee:	2200      	movs	r2, #0
 8004af0:	2140      	movs	r1, #64	@ 0x40
 8004af2:	0020      	movs	r0, r4
 8004af4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004af6:	9500      	str	r5, [sp, #0]
 8004af8:	f7ff fc88 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004afc:	2800      	cmp	r0, #0
 8004afe:	d11a      	bne.n	8004b36 <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b00:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004b02:	4b3e      	ldr	r3, [pc, #248]	@ (8004bfc <HAL_I2C_Mem_Read+0x1b4>)
 8004b04:	2aff      	cmp	r2, #255	@ 0xff
 8004b06:	d81a      	bhi.n	8004b3e <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 8004b08:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004b0a:	b292      	uxth	r2, r2
 8004b0c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	2380      	movs	r3, #128	@ 0x80
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	049b      	lsls	r3, r3, #18
 8004b16:	e017      	b.n	8004b48 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b18:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b1a:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b1c:	0a12      	lsrs	r2, r2, #8
 8004b1e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b20:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004b22:	002a      	movs	r2, r5
 8004b24:	f7ff fc44 	bl	80043b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b28:	2800      	cmp	r0, #0
 8004b2a:	d104      	bne.n	8004b36 <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b2c:	466b      	mov	r3, sp
 8004b2e:	6822      	ldr	r2, [r4, #0]
 8004b30:	7a1b      	ldrb	r3, [r3, #8]
 8004b32:	6293      	str	r3, [r2, #40]	@ 0x28
 8004b34:	e7db      	b.n	8004aee <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 8004b36:	2300      	movs	r3, #0
 8004b38:	3440      	adds	r4, #64	@ 0x40
 8004b3a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8004b3c:	e79d      	b.n	8004a7a <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = 1U;
 8004b3e:	2201      	movs	r2, #1
 8004b40:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	2380      	movs	r3, #128	@ 0x80
 8004b46:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b48:	0039      	movs	r1, r7
 8004b4a:	0020      	movs	r0, r4
 8004b4c:	f7ff fb9c 	bl	8004288 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004b50:	2200      	movs	r2, #0
 8004b52:	2104      	movs	r1, #4
 8004b54:	0020      	movs	r0, r4
 8004b56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b58:	9500      	str	r5, [sp, #0]
 8004b5a:	f7ff fc57 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d000      	beq.n	8004b64 <HAL_I2C_Mem_Read+0x11c>
 8004b62:	e78a      	b.n	8004a7a <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b68:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004b6a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004b6c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8004b6e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8004b70:	3301      	adds	r3, #1
 8004b72:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004b74:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b76:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b7e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b80:	b292      	uxth	r2, r2
 8004b82:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d016      	beq.n	8004bb6 <HAL_I2C_Mem_Read+0x16e>
 8004b88:	2a00      	cmp	r2, #0
 8004b8a:	d114      	bne.n	8004bb6 <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b8c:	2180      	movs	r1, #128	@ 0x80
 8004b8e:	0020      	movs	r0, r4
 8004b90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b92:	9500      	str	r5, [sp, #0]
 8004b94:	f7ff fc3a 	bl	800440c <I2C_WaitOnFlagUntilTimeout>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	d000      	beq.n	8004b9e <HAL_I2C_Mem_Read+0x156>
 8004b9c:	e76d      	b.n	8004a7a <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b9e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004ba0:	2bff      	cmp	r3, #255	@ 0xff
 8004ba2:	d921      	bls.n	8004be8 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = 1U;
 8004ba4:	2201      	movs	r2, #1
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ba6:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = 1U;
 8004ba8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004baa:	045b      	lsls	r3, r3, #17
 8004bac:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bae:	0039      	movs	r1, r7
 8004bb0:	0020      	movs	r0, r4
 8004bb2:	f7ff fb69 	bl	8004288 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8004bb6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1c9      	bne.n	8004b50 <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bbc:	002a      	movs	r2, r5
 8004bbe:	0020      	movs	r0, r4
 8004bc0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004bc2:	f7ff fc5a 	bl	800447a <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	d000      	beq.n	8004bcc <HAL_I2C_Mem_Read+0x184>
 8004bca:	e756      	b.n	8004a7a <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bcc:	2120      	movs	r1, #32
 8004bce:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8004c00 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bd2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	402a      	ands	r2, r5
 8004bd8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004bda:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8004bdc:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8004bde:	3341      	adds	r3, #65	@ 0x41
 8004be0:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004be2:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8004be4:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004be6:	e749      	b.n	8004a7c <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004be8:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8004bea:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bec:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8004bee:	b292      	uxth	r2, r2
 8004bf0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bf2:	b2d2      	uxtb	r2, r2
 8004bf4:	9000      	str	r0, [sp, #0]
 8004bf6:	e7da      	b.n	8004bae <HAL_I2C_Mem_Read+0x166>
 8004bf8:	80002000 	.word	0x80002000
 8004bfc:	80002400 	.word	0x80002400
 8004c00:	fe00e800 	.word	0xfe00e800

08004c04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c04:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c06:	0004      	movs	r4, r0
 8004c08:	3441      	adds	r4, #65	@ 0x41
 8004c0a:	7822      	ldrb	r2, [r4, #0]
{
 8004c0c:	0003      	movs	r3, r0
 8004c0e:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c10:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c12:	b2d6      	uxtb	r6, r2
 8004c14:	2a20      	cmp	r2, #32
 8004c16:	d118      	bne.n	8004c4a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8004c18:	001d      	movs	r5, r3
 8004c1a:	3540      	adds	r5, #64	@ 0x40
 8004c1c:	782a      	ldrb	r2, [r5, #0]
 8004c1e:	2a01      	cmp	r2, #1
 8004c20:	d013      	beq.n	8004c4a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c22:	2224      	movs	r2, #36	@ 0x24
 8004c24:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3a23      	subs	r2, #35	@ 0x23
 8004c2a:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c2c:	4807      	ldr	r0, [pc, #28]	@ (8004c4c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8004c2e:	4391      	bics	r1, r2
 8004c30:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c32:	6819      	ldr	r1, [r3, #0]
 8004c34:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c36:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c38:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c3a:	6819      	ldr	r1, [r3, #0]
 8004c3c:	4339      	orrs	r1, r7
 8004c3e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004c40:	6819      	ldr	r1, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004c46:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8004c48:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c4c:	ffffefff 	.word	0xffffefff

08004c50 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c50:	0002      	movs	r2, r0
{
 8004c52:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c54:	3241      	adds	r2, #65	@ 0x41
 8004c56:	7814      	ldrb	r4, [r2, #0]
{
 8004c58:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c5a:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c5c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c5e:	2c20      	cmp	r4, #32
 8004c60:	d117      	bne.n	8004c92 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8004c62:	001c      	movs	r4, r3
 8004c64:	3440      	adds	r4, #64	@ 0x40
 8004c66:	7826      	ldrb	r6, [r4, #0]
 8004c68:	2e01      	cmp	r6, #1
 8004c6a:	d012      	beq.n	8004c92 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c6c:	3022      	adds	r0, #34	@ 0x22
 8004c6e:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3823      	subs	r0, #35	@ 0x23
 8004c74:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c76:	4f07      	ldr	r7, [pc, #28]	@ (8004c94 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8004c78:	4386      	bics	r6, r0
 8004c7a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8004c7c:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c7e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8004c80:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8004c82:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c84:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c86:	6819      	ldr	r1, [r3, #0]
 8004c88:	4308      	orrs	r0, r1
 8004c8a:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004c8e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8004c90:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c94:	fffff0ff 	.word	0xfffff0ff

08004c98 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c98:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8004c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 8004c9c:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8004c9e:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	2a08      	cmp	r2, #8
 8004ca4:	d02c      	beq.n	8004d00 <HAL_RCC_GetSysClockFreq+0x68>
 8004ca6:	2a0c      	cmp	r2, #12
 8004ca8:	d00c      	beq.n	8004cc4 <HAL_RCC_GetSysClockFreq+0x2c>
 8004caa:	2a04      	cmp	r2, #4
 8004cac:	d120      	bne.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x58>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004cae:	6818      	ldr	r0, [r3, #0]
 8004cb0:	2310      	movs	r3, #16
 8004cb2:	4018      	ands	r0, r3
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004cb4:	4243      	negs	r3, r0
 8004cb6:	4158      	adcs	r0, r3
 8004cb8:	4b13      	ldr	r3, [pc, #76]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0x70>)
 8004cba:	4240      	negs	r0, r0
 8004cbc:	4018      	ands	r0, r3
 8004cbe:	4b13      	ldr	r3, [pc, #76]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x74>)
 8004cc0:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8004cc2:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004cc4:	4812      	ldr	r0, [pc, #72]	@ (8004d10 <HAL_RCC_GetSysClockFreq+0x78>)
 8004cc6:	028a      	lsls	r2, r1, #10
 8004cc8:	0f12      	lsrs	r2, r2, #28
 8004cca:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004ccc:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cce:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004cd0:	0f89      	lsrs	r1, r1, #30
 8004cd2:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cd4:	03c0      	lsls	r0, r0, #15
 8004cd6:	d504      	bpl.n	8004ce2 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004cd8:	480e      	ldr	r0, [pc, #56]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x7c>)
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004cda:	4350      	muls	r0, r2
 8004cdc:	f7fb fa30 	bl	8000140 <__udivsi3>
 8004ce0:	e7ef      	b.n	8004cc2 <HAL_RCC_GetSysClockFreq+0x2a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	06db      	lsls	r3, r3, #27
 8004ce6:	d501      	bpl.n	8004cec <HAL_RCC_GetSysClockFreq+0x54>
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004ce8:	4808      	ldr	r0, [pc, #32]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x74>)
 8004cea:	e7f6      	b.n	8004cda <HAL_RCC_GetSysClockFreq+0x42>
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004cec:	480a      	ldr	r0, [pc, #40]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x80>)
 8004cee:	e7f4      	b.n	8004cda <HAL_RCC_GetSysClockFreq+0x42>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004cf0:	2080      	movs	r0, #128	@ 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004cf2:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004cf4:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004cf6:	041b      	lsls	r3, r3, #16
 8004cf8:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	4098      	lsls	r0, r3
      break;
 8004cfe:	e7e0      	b.n	8004cc2 <HAL_RCC_GetSysClockFreq+0x2a>
  switch (tmpreg & RCC_CFGR_SWS)
 8004d00:	4804      	ldr	r0, [pc, #16]	@ (8004d14 <HAL_RCC_GetSysClockFreq+0x7c>)
 8004d02:	e7de      	b.n	8004cc2 <HAL_RCC_GetSysClockFreq+0x2a>
 8004d04:	40021000 	.word	0x40021000
 8004d08:	00b71b00 	.word	0x00b71b00
 8004d0c:	003d0900 	.word	0x003d0900
 8004d10:	0800a8d0 	.word	0x0800a8d0
 8004d14:	007a1200 	.word	0x007a1200
 8004d18:	00f42400 	.word	0x00f42400

08004d1c <HAL_RCC_OscConfig>:
{
 8004d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1e:	0005      	movs	r5, r0
 8004d20:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 8004d22:	2800      	cmp	r0, #0
 8004d24:	d059      	beq.n	8004dda <HAL_RCC_OscConfig+0xbe>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d26:	230c      	movs	r3, #12
 8004d28:	4cbe      	ldr	r4, [pc, #760]	@ (8005024 <HAL_RCC_OscConfig+0x308>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d2a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d2c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d2e:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d30:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d32:	2380      	movs	r3, #128	@ 0x80
 8004d34:	025b      	lsls	r3, r3, #9
 8004d36:	0019      	movs	r1, r3
 8004d38:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3a:	07d2      	lsls	r2, r2, #31
 8004d3c:	d441      	bmi.n	8004dc2 <HAL_RCC_OscConfig+0xa6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d3e:	682b      	ldr	r3, [r5, #0]
 8004d40:	079b      	lsls	r3, r3, #30
 8004d42:	d500      	bpl.n	8004d46 <HAL_RCC_OscConfig+0x2a>
 8004d44:	e08a      	b.n	8004e5c <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004d46:	682b      	ldr	r3, [r5, #0]
 8004d48:	06db      	lsls	r3, r3, #27
 8004d4a:	d528      	bpl.n	8004d9e <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d4c:	2e00      	cmp	r6, #0
 8004d4e:	d000      	beq.n	8004d52 <HAL_RCC_OscConfig+0x36>
 8004d50:	e0db      	b.n	8004f0a <HAL_RCC_OscConfig+0x1ee>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	059b      	lsls	r3, r3, #22
 8004d56:	d502      	bpl.n	8004d5e <HAL_RCC_OscConfig+0x42>
 8004d58:	69eb      	ldr	r3, [r5, #28]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d03d      	beq.n	8004dda <HAL_RCC_OscConfig+0xbe>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d5e:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d60:	6862      	ldr	r2, [r4, #4]
 8004d62:	49b1      	ldr	r1, [pc, #708]	@ (8005028 <HAL_RCC_OscConfig+0x30c>)
 8004d64:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8004d66:	400a      	ands	r2, r1
 8004d68:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d6a:	0b5b      	lsrs	r3, r3, #13
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	023f      	lsls	r7, r7, #8
 8004d70:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d72:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d74:	6861      	ldr	r1, [r4, #4]
 8004d76:	6a2a      	ldr	r2, [r5, #32]
 8004d78:	0209      	lsls	r1, r1, #8
 8004d7a:	0a09      	lsrs	r1, r1, #8
 8004d7c:	0612      	lsls	r2, r2, #24
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004d82:	68e1      	ldr	r1, [r4, #12]
 8004d84:	48a9      	ldr	r0, [pc, #676]	@ (800502c <HAL_RCC_OscConfig+0x310>)
 8004d86:	060b      	lsls	r3, r1, #24
 8004d88:	0f1b      	lsrs	r3, r3, #28
 8004d8a:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d8c:	4aa8      	ldr	r2, [pc, #672]	@ (8005030 <HAL_RCC_OscConfig+0x314>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004d8e:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 8004d90:	4ba8      	ldr	r3, [pc, #672]	@ (8005034 <HAL_RCC_OscConfig+0x318>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004d92:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	f7ff f901 	bl	8003f9c <HAL_InitTick>
        if(status != HAL_OK)
 8004d9a:	2800      	cmp	r0, #0
 8004d9c:	d134      	bne.n	8004e08 <HAL_RCC_OscConfig+0xec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d9e:	682b      	ldr	r3, [r5, #0]
 8004da0:	071b      	lsls	r3, r3, #28
 8004da2:	d500      	bpl.n	8004da6 <HAL_RCC_OscConfig+0x8a>
 8004da4:	e0e8      	b.n	8004f78 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004da6:	682b      	ldr	r3, [r5, #0]
 8004da8:	075b      	lsls	r3, r3, #29
 8004daa:	d500      	bpl.n	8004dae <HAL_RCC_OscConfig+0x92>
 8004dac:	e10a      	b.n	8004fc4 <HAL_RCC_OscConfig+0x2a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004dae:	682b      	ldr	r3, [r5, #0]
 8004db0:	069b      	lsls	r3, r3, #26
 8004db2:	d500      	bpl.n	8004db6 <HAL_RCC_OscConfig+0x9a>
 8004db4:	e18f      	b.n	80050d6 <HAL_RCC_OscConfig+0x3ba>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d000      	beq.n	8004dbe <HAL_RCC_OscConfig+0xa2>
 8004dbc:	e1be      	b.n	800513c <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	e022      	b.n	8004e08 <HAL_RCC_OscConfig+0xec>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dc2:	2e08      	cmp	r6, #8
 8004dc4:	d003      	beq.n	8004dce <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004dc6:	2e0c      	cmp	r6, #12
 8004dc8:	d109      	bne.n	8004dde <HAL_RCC_OscConfig+0xc2>
 8004dca:	2f00      	cmp	r7, #0
 8004dcc:	d007      	beq.n	8004dde <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	039b      	lsls	r3, r3, #14
 8004dd2:	d5b4      	bpl.n	8004d3e <HAL_RCC_OscConfig+0x22>
 8004dd4:	686b      	ldr	r3, [r5, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1b1      	bne.n	8004d3e <HAL_RCC_OscConfig+0x22>
    return HAL_ERROR;
 8004dda:	2001      	movs	r0, #1
 8004ddc:	e014      	b.n	8004e08 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dde:	686a      	ldr	r2, [r5, #4]
 8004de0:	428a      	cmp	r2, r1
 8004de2:	d113      	bne.n	8004e0c <HAL_RCC_OscConfig+0xf0>
 8004de4:	6822      	ldr	r2, [r4, #0]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004dea:	f7ff f91b 	bl	8004024 <HAL_GetTick>
 8004dee:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004df0:	2280      	movs	r2, #128	@ 0x80
 8004df2:	6823      	ldr	r3, [r4, #0]
 8004df4:	0292      	lsls	r2, r2, #10
 8004df6:	4213      	tst	r3, r2
 8004df8:	d1a1      	bne.n	8004d3e <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dfa:	f7ff f913 	bl	8004024 <HAL_GetTick>
 8004dfe:	9b00      	ldr	r3, [sp, #0]
 8004e00:	1ac0      	subs	r0, r0, r3
 8004e02:	2864      	cmp	r0, #100	@ 0x64
 8004e04:	d9f4      	bls.n	8004df0 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
 8004e06:	2003      	movs	r0, #3
}
 8004e08:	b005      	add	sp, #20
 8004e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e0c:	21a0      	movs	r1, #160	@ 0xa0
 8004e0e:	02c9      	lsls	r1, r1, #11
 8004e10:	428a      	cmp	r2, r1
 8004e12:	d105      	bne.n	8004e20 <HAL_RCC_OscConfig+0x104>
 8004e14:	2280      	movs	r2, #128	@ 0x80
 8004e16:	6821      	ldr	r1, [r4, #0]
 8004e18:	02d2      	lsls	r2, r2, #11
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	6022      	str	r2, [r4, #0]
 8004e1e:	e7e1      	b.n	8004de4 <HAL_RCC_OscConfig+0xc8>
 8004e20:	6821      	ldr	r1, [r4, #0]
 8004e22:	4885      	ldr	r0, [pc, #532]	@ (8005038 <HAL_RCC_OscConfig+0x31c>)
 8004e24:	4001      	ands	r1, r0
 8004e26:	6021      	str	r1, [r4, #0]
 8004e28:	6821      	ldr	r1, [r4, #0]
 8004e2a:	400b      	ands	r3, r1
 8004e2c:	9303      	str	r3, [sp, #12]
 8004e2e:	9b03      	ldr	r3, [sp, #12]
 8004e30:	4982      	ldr	r1, [pc, #520]	@ (800503c <HAL_RCC_OscConfig+0x320>)
 8004e32:	6823      	ldr	r3, [r4, #0]
 8004e34:	400b      	ands	r3, r1
 8004e36:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e38:	2a00      	cmp	r2, #0
 8004e3a:	d1d6      	bne.n	8004dea <HAL_RCC_OscConfig+0xce>
        tickstart = HAL_GetTick();
 8004e3c:	f7ff f8f2 	bl	8004024 <HAL_GetTick>
 8004e40:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004e42:	2280      	movs	r2, #128	@ 0x80
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	0292      	lsls	r2, r2, #10
 8004e48:	4213      	tst	r3, r2
 8004e4a:	d100      	bne.n	8004e4e <HAL_RCC_OscConfig+0x132>
 8004e4c:	e777      	b.n	8004d3e <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e4e:	f7ff f8e9 	bl	8004024 <HAL_GetTick>
 8004e52:	9b00      	ldr	r3, [sp, #0]
 8004e54:	1ac0      	subs	r0, r0, r3
 8004e56:	2864      	cmp	r0, #100	@ 0x64
 8004e58:	d9f3      	bls.n	8004e42 <HAL_RCC_OscConfig+0x126>
 8004e5a:	e7d4      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
    hsi_state = RCC_OscInitStruct->HSIState;
 8004e5c:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e5e:	2e04      	cmp	r6, #4
 8004e60:	d003      	beq.n	8004e6a <HAL_RCC_OscConfig+0x14e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e62:	2e0c      	cmp	r6, #12
 8004e64:	d124      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x194>
 8004e66:	2f00      	cmp	r7, #0
 8004e68:	d122      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x194>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	075b      	lsls	r3, r3, #29
 8004e6e:	d501      	bpl.n	8004e74 <HAL_RCC_OscConfig+0x158>
 8004e70:	2a00      	cmp	r2, #0
 8004e72:	d0b2      	beq.n	8004dda <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e74:	6861      	ldr	r1, [r4, #4]
 8004e76:	692b      	ldr	r3, [r5, #16]
 8004e78:	4871      	ldr	r0, [pc, #452]	@ (8005040 <HAL_RCC_OscConfig+0x324>)
 8004e7a:	021b      	lsls	r3, r3, #8
 8004e7c:	4001      	ands	r1, r0
 8004e7e:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e80:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e82:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	438b      	bics	r3, r1
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e8c:	f7ff ff04 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 8004e90:	68e3      	ldr	r3, [r4, #12]
 8004e92:	4a66      	ldr	r2, [pc, #408]	@ (800502c <HAL_RCC_OscConfig+0x310>)
 8004e94:	061b      	lsls	r3, r3, #24
 8004e96:	0f1b      	lsrs	r3, r3, #28
 8004e98:	5cd3      	ldrb	r3, [r2, r3]
 8004e9a:	4965      	ldr	r1, [pc, #404]	@ (8005030 <HAL_RCC_OscConfig+0x314>)
 8004e9c:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 8004e9e:	4b65      	ldr	r3, [pc, #404]	@ (8005034 <HAL_RCC_OscConfig+0x318>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ea0:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	f7ff f87a 	bl	8003f9c <HAL_InitTick>
      if(status != HAL_OK)
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d100      	bne.n	8004eae <HAL_RCC_OscConfig+0x192>
 8004eac:	e74b      	b.n	8004d46 <HAL_RCC_OscConfig+0x2a>
 8004eae:	e7ab      	b.n	8004e08 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004eb0:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8004eb2:	2a00      	cmp	r2, #0
 8004eb4:	d018      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004eb6:	2109      	movs	r1, #9
 8004eb8:	438b      	bics	r3, r1
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004ebe:	f7ff f8b1 	bl	8004024 <HAL_GetTick>
 8004ec2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ec4:	2204      	movs	r2, #4
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	4213      	tst	r3, r2
 8004eca:	d007      	beq.n	8004edc <HAL_RCC_OscConfig+0x1c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ecc:	6862      	ldr	r2, [r4, #4]
 8004ece:	692b      	ldr	r3, [r5, #16]
 8004ed0:	495b      	ldr	r1, [pc, #364]	@ (8005040 <HAL_RCC_OscConfig+0x324>)
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	400a      	ands	r2, r1
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	6063      	str	r3, [r4, #4]
 8004eda:	e734      	b.n	8004d46 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004edc:	f7ff f8a2 	bl	8004024 <HAL_GetTick>
 8004ee0:	1bc0      	subs	r0, r0, r7
 8004ee2:	2802      	cmp	r0, #2
 8004ee4:	d9ee      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x1a8>
 8004ee6:	e78e      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI_DISABLE();
 8004ee8:	2201      	movs	r2, #1
 8004eea:	4393      	bics	r3, r2
 8004eec:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004eee:	f7ff f899 	bl	8004024 <HAL_GetTick>
 8004ef2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ef4:	2204      	movs	r2, #4
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	4213      	tst	r3, r2
 8004efa:	d100      	bne.n	8004efe <HAL_RCC_OscConfig+0x1e2>
 8004efc:	e723      	b.n	8004d46 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004efe:	f7ff f891 	bl	8004024 <HAL_GetTick>
 8004f02:	1bc0      	subs	r0, r0, r7
 8004f04:	2802      	cmp	r0, #2
 8004f06:	d9f5      	bls.n	8004ef4 <HAL_RCC_OscConfig+0x1d8>
 8004f08:	e77d      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f0a:	69eb      	ldr	r3, [r5, #28]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d020      	beq.n	8004f52 <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_ENABLE();
 8004f10:	2380      	movs	r3, #128	@ 0x80
 8004f12:	6822      	ldr	r2, [r4, #0]
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	4313      	orrs	r3, r2
 8004f18:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004f1a:	f7ff f883 	bl	8004024 <HAL_GetTick>
 8004f1e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f20:	2280      	movs	r2, #128	@ 0x80
 8004f22:	6823      	ldr	r3, [r4, #0]
 8004f24:	0092      	lsls	r2, r2, #2
 8004f26:	4213      	tst	r3, r2
 8004f28:	d00d      	beq.n	8004f46 <HAL_RCC_OscConfig+0x22a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f2a:	6863      	ldr	r3, [r4, #4]
 8004f2c:	4a3e      	ldr	r2, [pc, #248]	@ (8005028 <HAL_RCC_OscConfig+0x30c>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8004f32:	4313      	orrs	r3, r2
 8004f34:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f36:	6862      	ldr	r2, [r4, #4]
 8004f38:	6a2b      	ldr	r3, [r5, #32]
 8004f3a:	0212      	lsls	r2, r2, #8
 8004f3c:	061b      	lsls	r3, r3, #24
 8004f3e:	0a12      	lsrs	r2, r2, #8
 8004f40:	4313      	orrs	r3, r2
 8004f42:	6063      	str	r3, [r4, #4]
 8004f44:	e72b      	b.n	8004d9e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f46:	f7ff f86d 	bl	8004024 <HAL_GetTick>
 8004f4a:	1bc0      	subs	r0, r0, r7
 8004f4c:	2802      	cmp	r0, #2
 8004f4e:	d9e7      	bls.n	8004f20 <HAL_RCC_OscConfig+0x204>
 8004f50:	e759      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 8004f52:	6823      	ldr	r3, [r4, #0]
 8004f54:	4a3b      	ldr	r2, [pc, #236]	@ (8005044 <HAL_RCC_OscConfig+0x328>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004f5a:	f7ff f863 	bl	8004024 <HAL_GetTick>
 8004f5e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004f60:	2280      	movs	r2, #128	@ 0x80
 8004f62:	6823      	ldr	r3, [r4, #0]
 8004f64:	0092      	lsls	r2, r2, #2
 8004f66:	4213      	tst	r3, r2
 8004f68:	d100      	bne.n	8004f6c <HAL_RCC_OscConfig+0x250>
 8004f6a:	e718      	b.n	8004d9e <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f6c:	f7ff f85a 	bl	8004024 <HAL_GetTick>
 8004f70:	1bc0      	subs	r0, r0, r7
 8004f72:	2802      	cmp	r0, #2
 8004f74:	d9f4      	bls.n	8004f60 <HAL_RCC_OscConfig+0x244>
 8004f76:	e746      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f78:	696a      	ldr	r2, [r5, #20]
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	2a00      	cmp	r2, #0
 8004f7e:	d010      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8004f80:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004f82:	4313      	orrs	r3, r2
 8004f84:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8004f86:	f7ff f84d 	bl	8004024 <HAL_GetTick>
 8004f8a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004f90:	4213      	tst	r3, r2
 8004f92:	d000      	beq.n	8004f96 <HAL_RCC_OscConfig+0x27a>
 8004f94:	e707      	b.n	8004da6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f96:	f7ff f845 	bl	8004024 <HAL_GetTick>
 8004f9a:	1bc0      	subs	r0, r0, r7
 8004f9c:	2802      	cmp	r0, #2
 8004f9e:	d9f5      	bls.n	8004f8c <HAL_RCC_OscConfig+0x270>
 8004fa0:	e731      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_LSI_DISABLE();
 8004fa2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004fa4:	439a      	bics	r2, r3
 8004fa6:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8004fa8:	f7ff f83c 	bl	8004024 <HAL_GetTick>
 8004fac:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004fae:	2202      	movs	r2, #2
 8004fb0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004fb2:	4213      	tst	r3, r2
 8004fb4:	d100      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x29c>
 8004fb6:	e6f6      	b.n	8004da6 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fb8:	f7ff f834 	bl	8004024 <HAL_GetTick>
 8004fbc:	1bc0      	subs	r0, r0, r7
 8004fbe:	2802      	cmp	r0, #2
 8004fc0:	d9f5      	bls.n	8004fae <HAL_RCC_OscConfig+0x292>
 8004fc2:	e720      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc4:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8004fc6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004fca:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8004fcc:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fce:	421a      	tst	r2, r3
 8004fd0:	d104      	bne.n	8004fdc <HAL_RCC_OscConfig+0x2c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fdc:	2280      	movs	r2, #128	@ 0x80
 8004fde:	4f1a      	ldr	r7, [pc, #104]	@ (8005048 <HAL_RCC_OscConfig+0x32c>)
 8004fe0:	0052      	lsls	r2, r2, #1
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	4213      	tst	r3, r2
 8004fe6:	d008      	beq.n	8004ffa <HAL_RCC_OscConfig+0x2de>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fe8:	2280      	movs	r2, #128	@ 0x80
 8004fea:	68ab      	ldr	r3, [r5, #8]
 8004fec:	0052      	lsls	r2, r2, #1
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d12c      	bne.n	800504c <HAL_RCC_OscConfig+0x330>
 8004ff2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	6523      	str	r3, [r4, #80]	@ 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ff8:	e04d      	b.n	8005096 <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ffa:	2280      	movs	r2, #128	@ 0x80
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	0052      	lsls	r2, r2, #1
 8005000:	4313      	orrs	r3, r2
 8005002:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005004:	f7ff f80e 	bl	8004024 <HAL_GetTick>
 8005008:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500a:	2280      	movs	r2, #128	@ 0x80
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	0052      	lsls	r2, r2, #1
 8005010:	4213      	tst	r3, r2
 8005012:	d1e9      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x2cc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005014:	f7ff f806 	bl	8004024 <HAL_GetTick>
 8005018:	9b01      	ldr	r3, [sp, #4]
 800501a:	1ac0      	subs	r0, r0, r3
 800501c:	2864      	cmp	r0, #100	@ 0x64
 800501e:	d9f4      	bls.n	800500a <HAL_RCC_OscConfig+0x2ee>
 8005020:	e6f1      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
 8005022:	46c0      	nop			@ (mov r8, r8)
 8005024:	40021000 	.word	0x40021000
 8005028:	ffff1fff 	.word	0xffff1fff
 800502c:	0800a8e1 	.word	0x0800a8e1
 8005030:	20000000 	.word	0x20000000
 8005034:	20000008 	.word	0x20000008
 8005038:	fffeffff 	.word	0xfffeffff
 800503c:	fffbffff 	.word	0xfffbffff
 8005040:	ffffe0ff 	.word	0xffffe0ff
 8005044:	fffffeff 	.word	0xfffffeff
 8005048:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800504c:	2b00      	cmp	r3, #0
 800504e:	d116      	bne.n	800507e <HAL_RCC_OscConfig+0x362>
 8005050:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005052:	4a6b      	ldr	r2, [pc, #428]	@ (8005200 <HAL_RCC_OscConfig+0x4e4>)
 8005054:	4013      	ands	r3, r2
 8005056:	6523      	str	r3, [r4, #80]	@ 0x50
 8005058:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800505a:	4a6a      	ldr	r2, [pc, #424]	@ (8005204 <HAL_RCC_OscConfig+0x4e8>)
 800505c:	4013      	ands	r3, r2
 800505e:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8005060:	f7fe ffe0 	bl	8004024 <HAL_GetTick>
 8005064:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005066:	2280      	movs	r2, #128	@ 0x80
 8005068:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800506a:	0092      	lsls	r2, r2, #2
 800506c:	4213      	tst	r3, r2
 800506e:	d01a      	beq.n	80050a6 <HAL_RCC_OscConfig+0x38a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005070:	f7fe ffd8 	bl	8004024 <HAL_GetTick>
 8005074:	4b64      	ldr	r3, [pc, #400]	@ (8005208 <HAL_RCC_OscConfig+0x4ec>)
 8005076:	1bc0      	subs	r0, r0, r7
 8005078:	4298      	cmp	r0, r3
 800507a:	d9f4      	bls.n	8005066 <HAL_RCC_OscConfig+0x34a>
 800507c:	e6c3      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800507e:	21a0      	movs	r1, #160	@ 0xa0
 8005080:	00c9      	lsls	r1, r1, #3
 8005082:	428b      	cmp	r3, r1
 8005084:	d118      	bne.n	80050b8 <HAL_RCC_OscConfig+0x39c>
 8005086:	2380      	movs	r3, #128	@ 0x80
 8005088:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	430b      	orrs	r3, r1
 800508e:	6523      	str	r3, [r4, #80]	@ 0x50
 8005090:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005092:	431a      	orrs	r2, r3
 8005094:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8005096:	f7fe ffc5 	bl	8004024 <HAL_GetTick>
 800509a:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800509c:	2280      	movs	r2, #128	@ 0x80
 800509e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80050a0:	0092      	lsls	r2, r2, #2
 80050a2:	4213      	tst	r3, r2
 80050a4:	d010      	beq.n	80050c8 <HAL_RCC_OscConfig+0x3ac>
    if(pwrclkchanged == SET)
 80050a6:	9b00      	ldr	r3, [sp, #0]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d000      	beq.n	80050ae <HAL_RCC_OscConfig+0x392>
 80050ac:	e67f      	b.n	8004dae <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80050b0:	4a56      	ldr	r2, [pc, #344]	@ (800520c <HAL_RCC_OscConfig+0x4f0>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80050b6:	e67a      	b.n	8004dae <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050b8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80050ba:	4a51      	ldr	r2, [pc, #324]	@ (8005200 <HAL_RCC_OscConfig+0x4e4>)
 80050bc:	4013      	ands	r3, r2
 80050be:	6523      	str	r3, [r4, #80]	@ 0x50
 80050c0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80050c2:	4a50      	ldr	r2, [pc, #320]	@ (8005204 <HAL_RCC_OscConfig+0x4e8>)
 80050c4:	4013      	ands	r3, r2
 80050c6:	e796      	b.n	8004ff6 <HAL_RCC_OscConfig+0x2da>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050c8:	f7fe ffac 	bl	8004024 <HAL_GetTick>
 80050cc:	4b4e      	ldr	r3, [pc, #312]	@ (8005208 <HAL_RCC_OscConfig+0x4ec>)
 80050ce:	1bc0      	subs	r0, r0, r7
 80050d0:	4298      	cmp	r0, r3
 80050d2:	d9e3      	bls.n	800509c <HAL_RCC_OscConfig+0x380>
 80050d4:	e697      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050d6:	69aa      	ldr	r2, [r5, #24]
 80050d8:	2101      	movs	r1, #1
 80050da:	4b4d      	ldr	r3, [pc, #308]	@ (8005210 <HAL_RCC_OscConfig+0x4f4>)
 80050dc:	2a00      	cmp	r2, #0
 80050de:	d018      	beq.n	8005112 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI48_ENABLE();
 80050e0:	68a2      	ldr	r2, [r4, #8]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	60a2      	str	r2, [r4, #8]
 80050e6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80050e8:	430a      	orrs	r2, r1
 80050ea:	6362      	str	r2, [r4, #52]	@ 0x34
 80050ec:	2280      	movs	r2, #128	@ 0x80
 80050ee:	6a19      	ldr	r1, [r3, #32]
 80050f0:	0192      	lsls	r2, r2, #6
 80050f2:	430a      	orrs	r2, r1
 80050f4:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 80050f6:	f7fe ff95 	bl	8004024 <HAL_GetTick>
 80050fa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80050fc:	2202      	movs	r2, #2
 80050fe:	68a3      	ldr	r3, [r4, #8]
 8005100:	4213      	tst	r3, r2
 8005102:	d000      	beq.n	8005106 <HAL_RCC_OscConfig+0x3ea>
 8005104:	e657      	b.n	8004db6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005106:	f7fe ff8d 	bl	8004024 <HAL_GetTick>
 800510a:	1bc0      	subs	r0, r0, r7
 800510c:	2802      	cmp	r0, #2
 800510e:	d9f5      	bls.n	80050fc <HAL_RCC_OscConfig+0x3e0>
 8005110:	e679      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI48_DISABLE();
 8005112:	68a2      	ldr	r2, [r4, #8]
 8005114:	438a      	bics	r2, r1
 8005116:	60a2      	str	r2, [r4, #8]
 8005118:	6a1a      	ldr	r2, [r3, #32]
 800511a:	493e      	ldr	r1, [pc, #248]	@ (8005214 <HAL_RCC_OscConfig+0x4f8>)
 800511c:	400a      	ands	r2, r1
 800511e:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8005120:	f7fe ff80 	bl	8004024 <HAL_GetTick>
 8005124:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005126:	2202      	movs	r2, #2
 8005128:	68a3      	ldr	r3, [r4, #8]
 800512a:	4213      	tst	r3, r2
 800512c:	d100      	bne.n	8005130 <HAL_RCC_OscConfig+0x414>
 800512e:	e642      	b.n	8004db6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005130:	f7fe ff78 	bl	8004024 <HAL_GetTick>
 8005134:	1bc0      	subs	r0, r0, r7
 8005136:	2802      	cmp	r0, #2
 8005138:	d9f5      	bls.n	8005126 <HAL_RCC_OscConfig+0x40a>
 800513a:	e664      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800513c:	2e0c      	cmp	r6, #12
 800513e:	d043      	beq.n	80051c8 <HAL_RCC_OscConfig+0x4ac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005140:	4a35      	ldr	r2, [pc, #212]	@ (8005218 <HAL_RCC_OscConfig+0x4fc>)
 8005142:	2b02      	cmp	r3, #2
 8005144:	d12e      	bne.n	80051a4 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_DISABLE();
 8005146:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005148:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800514a:	4013      	ands	r3, r2
 800514c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800514e:	f7fe ff69 	bl	8004024 <HAL_GetTick>
 8005152:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005154:	04bf      	lsls	r7, r7, #18
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	423b      	tst	r3, r7
 800515a:	d11d      	bne.n	8005198 <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800515c:	6b29      	ldr	r1, [r5, #48]	@ 0x30
 800515e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005160:	68e2      	ldr	r2, [r4, #12]
 8005162:	430b      	orrs	r3, r1
 8005164:	492d      	ldr	r1, [pc, #180]	@ (800521c <HAL_RCC_OscConfig+0x500>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005166:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005168:	400a      	ands	r2, r1
 800516a:	4313      	orrs	r3, r2
 800516c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800516e:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005170:	4313      	orrs	r3, r2
 8005172:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8005174:	2380      	movs	r3, #128	@ 0x80
 8005176:	6822      	ldr	r2, [r4, #0]
 8005178:	045b      	lsls	r3, r3, #17
 800517a:	4313      	orrs	r3, r2
 800517c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800517e:	f7fe ff51 	bl	8004024 <HAL_GetTick>
 8005182:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	4233      	tst	r3, r6
 8005188:	d000      	beq.n	800518c <HAL_RCC_OscConfig+0x470>
 800518a:	e618      	b.n	8004dbe <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800518c:	f7fe ff4a 	bl	8004024 <HAL_GetTick>
 8005190:	1b40      	subs	r0, r0, r5
 8005192:	2802      	cmp	r0, #2
 8005194:	d9f6      	bls.n	8005184 <HAL_RCC_OscConfig+0x468>
 8005196:	e636      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005198:	f7fe ff44 	bl	8004024 <HAL_GetTick>
 800519c:	1b80      	subs	r0, r0, r6
 800519e:	2802      	cmp	r0, #2
 80051a0:	d9d9      	bls.n	8005156 <HAL_RCC_OscConfig+0x43a>
 80051a2:	e630      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_PLL_DISABLE();
 80051a4:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80051a6:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80051a8:	4013      	ands	r3, r2
 80051aa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80051ac:	f7fe ff3a 	bl	8004024 <HAL_GetTick>
 80051b0:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80051b2:	04b6      	lsls	r6, r6, #18
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	4233      	tst	r3, r6
 80051b8:	d100      	bne.n	80051bc <HAL_RCC_OscConfig+0x4a0>
 80051ba:	e600      	b.n	8004dbe <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051bc:	f7fe ff32 	bl	8004024 <HAL_GetTick>
 80051c0:	1b40      	subs	r0, r0, r5
 80051c2:	2802      	cmp	r0, #2
 80051c4:	d9f6      	bls.n	80051b4 <HAL_RCC_OscConfig+0x498>
 80051c6:	e61e      	b.n	8004e06 <HAL_RCC_OscConfig+0xea>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d100      	bne.n	80051ce <HAL_RCC_OscConfig+0x4b2>
 80051cc:	e605      	b.n	8004dda <HAL_RCC_OscConfig+0xbe>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ce:	2380      	movs	r3, #128	@ 0x80
        pll_config = RCC->CFGR;
 80051d0:	68e0      	ldr	r0, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d2:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 80051d4:	025b      	lsls	r3, r3, #9
 80051d6:	4003      	ands	r3, r0
 80051d8:	4293      	cmp	r3, r2
 80051da:	d000      	beq.n	80051de <HAL_RCC_OscConfig+0x4c2>
 80051dc:	e5fd      	b.n	8004dda <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051de:	23f0      	movs	r3, #240	@ 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e0:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051e2:	039b      	lsls	r3, r3, #14
 80051e4:	4003      	ands	r3, r0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d000      	beq.n	80051ec <HAL_RCC_OscConfig+0x4d0>
 80051ea:	e5f6      	b.n	8004dda <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80051ec:	23c0      	movs	r3, #192	@ 0xc0
 80051ee:	041b      	lsls	r3, r3, #16
 80051f0:	4018      	ands	r0, r3
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80051f2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80051f4:	1ac0      	subs	r0, r0, r3
 80051f6:	1e43      	subs	r3, r0, #1
 80051f8:	4198      	sbcs	r0, r3
 80051fa:	b2c0      	uxtb	r0, r0
 80051fc:	e604      	b.n	8004e08 <HAL_RCC_OscConfig+0xec>
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	fffffeff 	.word	0xfffffeff
 8005204:	fffffbff 	.word	0xfffffbff
 8005208:	00001388 	.word	0x00001388
 800520c:	efffffff 	.word	0xefffffff
 8005210:	40010000 	.word	0x40010000
 8005214:	ffffdfff 	.word	0xffffdfff
 8005218:	feffffff 	.word	0xfeffffff
 800521c:	ff02ffff 	.word	0xff02ffff

08005220 <HAL_RCC_ClockConfig>:
{
 8005220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005222:	1e04      	subs	r4, r0, #0
 8005224:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8005226:	d101      	bne.n	800522c <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8005228:	2001      	movs	r0, #1
}
 800522a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800522c:	2501      	movs	r5, #1
 800522e:	4e5b      	ldr	r6, [pc, #364]	@ (800539c <HAL_RCC_ClockConfig+0x17c>)
 8005230:	9a01      	ldr	r2, [sp, #4]
 8005232:	6833      	ldr	r3, [r6, #0]
 8005234:	402b      	ands	r3, r5
 8005236:	4293      	cmp	r3, r2
 8005238:	d331      	bcc.n	800529e <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800523a:	6822      	ldr	r2, [r4, #0]
 800523c:	0793      	lsls	r3, r2, #30
 800523e:	d443      	bmi.n	80052c8 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005240:	07d2      	lsls	r2, r2, #31
 8005242:	d449      	bmi.n	80052d8 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005244:	2501      	movs	r5, #1
 8005246:	6833      	ldr	r3, [r6, #0]
 8005248:	9a01      	ldr	r2, [sp, #4]
 800524a:	402b      	ands	r3, r5
 800524c:	4293      	cmp	r3, r2
 800524e:	d909      	bls.n	8005264 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005250:	6833      	ldr	r3, [r6, #0]
 8005252:	43ab      	bics	r3, r5
 8005254:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005256:	f7fe fee5 	bl	8004024 <HAL_GetTick>
 800525a:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800525c:	6833      	ldr	r3, [r6, #0]
 800525e:	422b      	tst	r3, r5
 8005260:	d000      	beq.n	8005264 <HAL_RCC_ClockConfig+0x44>
 8005262:	e08c      	b.n	800537e <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005264:	6822      	ldr	r2, [r4, #0]
 8005266:	4d4e      	ldr	r5, [pc, #312]	@ (80053a0 <HAL_RCC_ClockConfig+0x180>)
 8005268:	0753      	lsls	r3, r2, #29
 800526a:	d500      	bpl.n	800526e <HAL_RCC_ClockConfig+0x4e>
 800526c:	e08f      	b.n	800538e <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800526e:	0712      	lsls	r2, r2, #28
 8005270:	d506      	bpl.n	8005280 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005272:	68ea      	ldr	r2, [r5, #12]
 8005274:	6923      	ldr	r3, [r4, #16]
 8005276:	494b      	ldr	r1, [pc, #300]	@ (80053a4 <HAL_RCC_ClockConfig+0x184>)
 8005278:	00db      	lsls	r3, r3, #3
 800527a:	400a      	ands	r2, r1
 800527c:	4313      	orrs	r3, r2
 800527e:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005280:	f7ff fd0a 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 8005284:	68eb      	ldr	r3, [r5, #12]
 8005286:	4a48      	ldr	r2, [pc, #288]	@ (80053a8 <HAL_RCC_ClockConfig+0x188>)
 8005288:	061b      	lsls	r3, r3, #24
 800528a:	0f1b      	lsrs	r3, r3, #28
 800528c:	5cd3      	ldrb	r3, [r2, r3]
 800528e:	4947      	ldr	r1, [pc, #284]	@ (80053ac <HAL_RCC_ClockConfig+0x18c>)
 8005290:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 8005292:	4b47      	ldr	r3, [pc, #284]	@ (80053b0 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005294:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8005296:	6818      	ldr	r0, [r3, #0]
 8005298:	f7fe fe80 	bl	8003f9c <HAL_InitTick>
  if(status != HAL_OK)
 800529c:	e7c5      	b.n	800522a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800529e:	6833      	ldr	r3, [r6, #0]
 80052a0:	9a01      	ldr	r2, [sp, #4]
 80052a2:	43ab      	bics	r3, r5
 80052a4:	4313      	orrs	r3, r2
 80052a6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80052a8:	f7fe febc 	bl	8004024 <HAL_GetTick>
 80052ac:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ae:	6833      	ldr	r3, [r6, #0]
 80052b0:	9a01      	ldr	r2, [sp, #4]
 80052b2:	402b      	ands	r3, r5
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d0c0      	beq.n	800523a <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052b8:	f7fe feb4 	bl	8004024 <HAL_GetTick>
 80052bc:	4b3d      	ldr	r3, [pc, #244]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 80052be:	1bc0      	subs	r0, r0, r7
 80052c0:	4298      	cmp	r0, r3
 80052c2:	d9f4      	bls.n	80052ae <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80052c4:	2003      	movs	r0, #3
 80052c6:	e7b0      	b.n	800522a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052c8:	20f0      	movs	r0, #240	@ 0xf0
 80052ca:	4935      	ldr	r1, [pc, #212]	@ (80053a0 <HAL_RCC_ClockConfig+0x180>)
 80052cc:	68cb      	ldr	r3, [r1, #12]
 80052ce:	4383      	bics	r3, r0
 80052d0:	68a0      	ldr	r0, [r4, #8]
 80052d2:	4303      	orrs	r3, r0
 80052d4:	60cb      	str	r3, [r1, #12]
 80052d6:	e7b3      	b.n	8005240 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052d8:	4d31      	ldr	r5, [pc, #196]	@ (80053a0 <HAL_RCC_ClockConfig+0x180>)
 80052da:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052dc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052de:	2a02      	cmp	r2, #2
 80052e0:	d118      	bne.n	8005314 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052e2:	039b      	lsls	r3, r3, #14
 80052e4:	d5a0      	bpl.n	8005228 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e6:	2103      	movs	r1, #3
 80052e8:	68eb      	ldr	r3, [r5, #12]
 80052ea:	438b      	bics	r3, r1
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80052f0:	f7fe fe98 	bl	8004024 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052f4:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80052f6:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d118      	bne.n	800532e <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80052fc:	220c      	movs	r2, #12
 80052fe:	68eb      	ldr	r3, [r5, #12]
 8005300:	4013      	ands	r3, r2
 8005302:	2b08      	cmp	r3, #8
 8005304:	d09e      	beq.n	8005244 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005306:	f7fe fe8d 	bl	8004024 <HAL_GetTick>
 800530a:	4b2a      	ldr	r3, [pc, #168]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 800530c:	1bc0      	subs	r0, r0, r7
 800530e:	4298      	cmp	r0, r3
 8005310:	d9f4      	bls.n	80052fc <HAL_RCC_ClockConfig+0xdc>
 8005312:	e7d7      	b.n	80052c4 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005314:	2a03      	cmp	r2, #3
 8005316:	d102      	bne.n	800531e <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005318:	019b      	lsls	r3, r3, #6
 800531a:	d4e4      	bmi.n	80052e6 <HAL_RCC_ClockConfig+0xc6>
 800531c:	e784      	b.n	8005228 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800531e:	2a01      	cmp	r2, #1
 8005320:	d102      	bne.n	8005328 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005322:	075b      	lsls	r3, r3, #29
 8005324:	d4df      	bmi.n	80052e6 <HAL_RCC_ClockConfig+0xc6>
 8005326:	e77f      	b.n	8005228 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005328:	059b      	lsls	r3, r3, #22
 800532a:	d4dc      	bmi.n	80052e6 <HAL_RCC_ClockConfig+0xc6>
 800532c:	e77c      	b.n	8005228 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800532e:	2b03      	cmp	r3, #3
 8005330:	d10b      	bne.n	800534a <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005332:	220c      	movs	r2, #12
 8005334:	68eb      	ldr	r3, [r5, #12]
 8005336:	4013      	ands	r3, r2
 8005338:	4293      	cmp	r3, r2
 800533a:	d083      	beq.n	8005244 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800533c:	f7fe fe72 	bl	8004024 <HAL_GetTick>
 8005340:	4b1c      	ldr	r3, [pc, #112]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 8005342:	1bc0      	subs	r0, r0, r7
 8005344:	4298      	cmp	r0, r3
 8005346:	d9f4      	bls.n	8005332 <HAL_RCC_ClockConfig+0x112>
 8005348:	e7bc      	b.n	80052c4 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800534a:	2b01      	cmp	r3, #1
 800534c:	d011      	beq.n	8005372 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800534e:	220c      	movs	r2, #12
 8005350:	68eb      	ldr	r3, [r5, #12]
 8005352:	4213      	tst	r3, r2
 8005354:	d100      	bne.n	8005358 <HAL_RCC_ClockConfig+0x138>
 8005356:	e775      	b.n	8005244 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005358:	f7fe fe64 	bl	8004024 <HAL_GetTick>
 800535c:	4b15      	ldr	r3, [pc, #84]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 800535e:	1bc0      	subs	r0, r0, r7
 8005360:	4298      	cmp	r0, r3
 8005362:	d9f4      	bls.n	800534e <HAL_RCC_ClockConfig+0x12e>
 8005364:	e7ae      	b.n	80052c4 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005366:	f7fe fe5d 	bl	8004024 <HAL_GetTick>
 800536a:	4b12      	ldr	r3, [pc, #72]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 800536c:	1bc0      	subs	r0, r0, r7
 800536e:	4298      	cmp	r0, r3
 8005370:	d8a8      	bhi.n	80052c4 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005372:	220c      	movs	r2, #12
 8005374:	68eb      	ldr	r3, [r5, #12]
 8005376:	4013      	ands	r3, r2
 8005378:	2b04      	cmp	r3, #4
 800537a:	d1f4      	bne.n	8005366 <HAL_RCC_ClockConfig+0x146>
 800537c:	e762      	b.n	8005244 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800537e:	f7fe fe51 	bl	8004024 <HAL_GetTick>
 8005382:	4b0c      	ldr	r3, [pc, #48]	@ (80053b4 <HAL_RCC_ClockConfig+0x194>)
 8005384:	1bc0      	subs	r0, r0, r7
 8005386:	4298      	cmp	r0, r3
 8005388:	d800      	bhi.n	800538c <HAL_RCC_ClockConfig+0x16c>
 800538a:	e767      	b.n	800525c <HAL_RCC_ClockConfig+0x3c>
 800538c:	e79a      	b.n	80052c4 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800538e:	68eb      	ldr	r3, [r5, #12]
 8005390:	4909      	ldr	r1, [pc, #36]	@ (80053b8 <HAL_RCC_ClockConfig+0x198>)
 8005392:	400b      	ands	r3, r1
 8005394:	68e1      	ldr	r1, [r4, #12]
 8005396:	430b      	orrs	r3, r1
 8005398:	60eb      	str	r3, [r5, #12]
 800539a:	e768      	b.n	800526e <HAL_RCC_ClockConfig+0x4e>
 800539c:	40022000 	.word	0x40022000
 80053a0:	40021000 	.word	0x40021000
 80053a4:	ffffc7ff 	.word	0xffffc7ff
 80053a8:	0800a8e1 	.word	0x0800a8e1
 80053ac:	20000000 	.word	0x20000000
 80053b0:	20000008 	.word	0x20000008
 80053b4:	00001388 	.word	0x00001388
 80053b8:	fffff8ff 	.word	0xfffff8ff

080053bc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053bc:	4b04      	ldr	r3, [pc, #16]	@ (80053d0 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80053be:	4a05      	ldr	r2, [pc, #20]	@ (80053d4 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	4905      	ldr	r1, [pc, #20]	@ (80053d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80053c4:	055b      	lsls	r3, r3, #21
 80053c6:	0f5b      	lsrs	r3, r3, #29
 80053c8:	5ccb      	ldrb	r3, [r1, r3]
 80053ca:	6810      	ldr	r0, [r2, #0]
 80053cc:	40d8      	lsrs	r0, r3
}
 80053ce:	4770      	bx	lr
 80053d0:	40021000 	.word	0x40021000
 80053d4:	20000000 	.word	0x20000000
 80053d8:	0800a8d9 	.word	0x0800a8d9

080053dc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80053de:	4a05      	ldr	r2, [pc, #20]	@ (80053f4 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	4905      	ldr	r1, [pc, #20]	@ (80053f8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80053e4:	049b      	lsls	r3, r3, #18
 80053e6:	0f5b      	lsrs	r3, r3, #29
 80053e8:	5ccb      	ldrb	r3, [r1, r3]
 80053ea:	6810      	ldr	r0, [r2, #0]
 80053ec:	40d8      	lsrs	r0, r3
}
 80053ee:	4770      	bx	lr
 80053f0:	40021000 	.word	0x40021000
 80053f4:	20000000 	.word	0x20000000
 80053f8:	0800a8d9 	.word	0x0800a8d9

080053fc <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80053fc:	2382      	movs	r3, #130	@ 0x82
{
 80053fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005400:	6802      	ldr	r2, [r0, #0]
 8005402:	011b      	lsls	r3, r3, #4
{
 8005404:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005406:	421a      	tst	r2, r3
 8005408:	d050      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xb0>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800540a:	2380      	movs	r3, #128	@ 0x80
  FlagStatus       pwrclkchanged = RESET;
 800540c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800540e:	4c6d      	ldr	r4, [pc, #436]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005410:	055b      	lsls	r3, r3, #21
 8005412:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
  FlagStatus       pwrclkchanged = RESET;
 8005414:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005416:	421a      	tst	r2, r3
 8005418:	d104      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800541a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800541c:	4313      	orrs	r3, r2
 800541e:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 8005420:	2301      	movs	r3, #1
 8005422:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005424:	2780      	movs	r7, #128	@ 0x80
 8005426:	4e68      	ldr	r6, [pc, #416]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005428:	007f      	lsls	r7, r7, #1
 800542a:	6833      	ldr	r3, [r6, #0]
 800542c:	423b      	tst	r3, r7
 800542e:	d06f      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005430:	686b      	ldr	r3, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005432:	21c0      	movs	r1, #192	@ 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005434:	0018      	movs	r0, r3
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005436:	6822      	ldr	r2, [r4, #0]
 8005438:	0389      	lsls	r1, r1, #14
 800543a:	400a      	ands	r2, r1
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800543c:	4008      	ands	r0, r1
 800543e:	4290      	cmp	r0, r2
 8005440:	d103      	bne.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005442:	68aa      	ldr	r2, [r5, #8]
 8005444:	400a      	ands	r2, r1
 8005446:	4282      	cmp	r2, r0
 8005448:	d009      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800544a:	22c0      	movs	r2, #192	@ 0xc0
 800544c:	0019      	movs	r1, r3
 800544e:	0292      	lsls	r2, r2, #10
 8005450:	4011      	ands	r1, r2
 8005452:	4291      	cmp	r1, r2
 8005454:	d103      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005456:	6822      	ldr	r2, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005458:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800545a:	0392      	lsls	r2, r2, #14
 800545c:	d468      	bmi.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x134>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800545e:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 8005460:	22c0      	movs	r2, #192	@ 0xc0
 8005462:	0030      	movs	r0, r6
 8005464:	0292      	lsls	r2, r2, #10

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005466:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005468:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800546a:	4216      	tst	r6, r2
 800546c:	d161      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x136>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800546e:	6829      	ldr	r1, [r5, #0]
 8005470:	050b      	lsls	r3, r1, #20
 8005472:	d500      	bpl.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005474:	e08a      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x190>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005476:	0689      	lsls	r1, r1, #26
 8005478:	d511      	bpl.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800547a:	6869      	ldr	r1, [r5, #4]
 800547c:	23c0      	movs	r3, #192	@ 0xc0
 800547e:	000a      	movs	r2, r1
 8005480:	029b      	lsls	r3, r3, #10
 8005482:	401a      	ands	r2, r3
 8005484:	429a      	cmp	r2, r3
 8005486:	d107      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	4850      	ldr	r0, [pc, #320]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800548c:	4003      	ands	r3, r0
 800548e:	20c0      	movs	r0, #192	@ 0xc0
 8005490:	0380      	lsls	r0, r0, #14
 8005492:	4001      	ands	r1, r0
 8005494:	430b      	orrs	r3, r1
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800549a:	431a      	orrs	r2, r3
 800549c:	6522      	str	r2, [r4, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800549e:	9b00      	ldr	r3, [sp, #0]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d103      	bne.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80054a6:	4a4a      	ldr	r2, [pc, #296]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	63a3      	str	r3, [r4, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054ac:	682b      	ldr	r3, [r5, #0]
 80054ae:	07da      	lsls	r2, r3, #31
 80054b0:	d506      	bpl.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054b2:	2003      	movs	r0, #3
 80054b4:	4943      	ldr	r1, [pc, #268]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054b6:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80054b8:	4382      	bics	r2, r0
 80054ba:	68e8      	ldr	r0, [r5, #12]
 80054bc:	4302      	orrs	r2, r0
 80054be:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054c0:	079a      	lsls	r2, r3, #30
 80054c2:	d506      	bpl.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054c4:	200c      	movs	r0, #12
 80054c6:	493f      	ldr	r1, [pc, #252]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054c8:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80054ca:	4382      	bics	r2, r0
 80054cc:	6928      	ldr	r0, [r5, #16]
 80054ce:	4302      	orrs	r2, r0
 80054d0:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054d2:	075a      	lsls	r2, r3, #29
 80054d4:	d506      	bpl.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054d6:	493b      	ldr	r1, [pc, #236]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054d8:	483e      	ldr	r0, [pc, #248]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054da:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80054dc:	4002      	ands	r2, r0
 80054de:	6968      	ldr	r0, [r5, #20]
 80054e0:	4302      	orrs	r2, r0
 80054e2:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054e4:	071a      	lsls	r2, r3, #28
 80054e6:	d506      	bpl.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054e8:	4936      	ldr	r1, [pc, #216]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054ea:	483b      	ldr	r0, [pc, #236]	@ (80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80054ec:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80054ee:	4002      	ands	r2, r0
 80054f0:	69a8      	ldr	r0, [r5, #24]
 80054f2:	4302      	orrs	r2, r0
 80054f4:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054f6:	065a      	lsls	r2, r3, #25
 80054f8:	d506      	bpl.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054fa:	4932      	ldr	r1, [pc, #200]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80054fc:	4837      	ldr	r0, [pc, #220]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80054fe:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8005500:	4002      	ands	r2, r0
 8005502:	6a28      	ldr	r0, [r5, #32]
 8005504:	4302      	orrs	r2, r0
 8005506:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005508:	061b      	lsls	r3, r3, #24
 800550a:	d452      	bmi.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800550c:	2000      	movs	r0, #0
 800550e:	e00f      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x134>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005510:	6833      	ldr	r3, [r6, #0]
 8005512:	433b      	orrs	r3, r7
 8005514:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005516:	f7fe fd85 	bl	8004024 <HAL_GetTick>
 800551a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800551c:	6833      	ldr	r3, [r6, #0]
 800551e:	423b      	tst	r3, r7
 8005520:	d186      	bne.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005522:	f7fe fd7f 	bl	8004024 <HAL_GetTick>
 8005526:	9b01      	ldr	r3, [sp, #4]
 8005528:	1ac0      	subs	r0, r0, r3
 800552a:	2864      	cmp	r0, #100	@ 0x64
 800552c:	d9f6      	bls.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x120>
          return HAL_TIMEOUT;
 800552e:	2003      	movs	r0, #3
}
 8005530:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005532:	4013      	ands	r3, r2
 8005534:	4283      	cmp	r3, r0
 8005536:	d001      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x140>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005538:	068b      	lsls	r3, r1, #26
 800553a:	d407      	bmi.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x150>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800553c:	68ab      	ldr	r3, [r5, #8]
 800553e:	4013      	ands	r3, r2
 8005540:	4283      	cmp	r3, r0
 8005542:	d100      	bne.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8005544:	e793      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x72>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005546:	0509      	lsls	r1, r1, #20
 8005548:	d400      	bmi.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x150>
 800554a:	e790      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x72>
      __HAL_RCC_BACKUPRESET_FORCE();
 800554c:	2180      	movs	r1, #128	@ 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800554e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8005550:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005552:	0309      	lsls	r1, r1, #12
 8005554:	4301      	orrs	r1, r0
 8005556:	6521      	str	r1, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005558:	6d21      	ldr	r1, [r4, #80]	@ 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800555a:	4a21      	ldr	r2, [pc, #132]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800555c:	4821      	ldr	r0, [pc, #132]	@ (80055e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800555e:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005560:	4001      	ands	r1, r0
 8005562:	6521      	str	r1, [r4, #80]	@ 0x50
      RCC->CSR = temp_reg;
 8005564:	6522      	str	r2, [r4, #80]	@ 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005566:	05db      	lsls	r3, r3, #23
 8005568:	d400      	bmi.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x170>
 800556a:	e780      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x72>
        tickstart = HAL_GetTick();
 800556c:	f7fe fd5a 	bl	8004024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005570:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005572:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005574:	00bf      	lsls	r7, r7, #2
 8005576:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005578:	423b      	tst	r3, r7
 800557a:	d000      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x182>
 800557c:	e777      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x72>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800557e:	f7fe fd51 	bl	8004024 <HAL_GetTick>
 8005582:	4b19      	ldr	r3, [pc, #100]	@ (80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005584:	1b80      	subs	r0, r0, r6
 8005586:	4298      	cmp	r0, r3
 8005588:	d9f5      	bls.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800558a:	e7d0      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800558c:	68a8      	ldr	r0, [r5, #8]
 800558e:	23c0      	movs	r3, #192	@ 0xc0
 8005590:	0002      	movs	r2, r0
 8005592:	029b      	lsls	r3, r3, #10
 8005594:	401a      	ands	r2, r3
 8005596:	429a      	cmp	r2, r3
 8005598:	d107      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	4e0b      	ldr	r6, [pc, #44]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800559e:	4033      	ands	r3, r6
 80055a0:	26c0      	movs	r6, #192	@ 0xc0
 80055a2:	03b6      	lsls	r6, r6, #14
 80055a4:	4030      	ands	r0, r6
 80055a6:	4303      	orrs	r3, r0
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055ac:	431a      	orrs	r2, r3
 80055ae:	6522      	str	r2, [r4, #80]	@ 0x50
 80055b0:	e761      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80055b2:	4a04      	ldr	r2, [pc, #16]	@ (80055c4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80055b4:	490d      	ldr	r1, [pc, #52]	@ (80055ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80055b6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80055b8:	400b      	ands	r3, r1
 80055ba:	69e9      	ldr	r1, [r5, #28]
 80055bc:	430b      	orrs	r3, r1
 80055be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055c0:	e7a4      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	40021000 	.word	0x40021000
 80055c8:	40007000 	.word	0x40007000
 80055cc:	ffcfffff 	.word	0xffcfffff
 80055d0:	efffffff 	.word	0xefffffff
 80055d4:	fffff3ff 	.word	0xfffff3ff
 80055d8:	ffffcfff 	.word	0xffffcfff
 80055dc:	fbffffff 	.word	0xfbffffff
 80055e0:	fffcffff 	.word	0xfffcffff
 80055e4:	fff7ffff 	.word	0xfff7ffff
 80055e8:	00001388 	.word	0x00001388
 80055ec:	fff3ffff 	.word	0xfff3ffff

080055f0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f0:	2280      	movs	r2, #128	@ 0x80
  tmpcr1 = TIMx->CR1;
 80055f2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055f4:	05d2      	lsls	r2, r2, #23
 80055f6:	4290      	cmp	r0, r2
 80055f8:	d005      	beq.n	8005606 <TIM_Base_SetConfig+0x16>
 80055fa:	4a0f      	ldr	r2, [pc, #60]	@ (8005638 <TIM_Base_SetConfig+0x48>)
 80055fc:	4290      	cmp	r0, r2
 80055fe:	d002      	beq.n	8005606 <TIM_Base_SetConfig+0x16>
 8005600:	4a0e      	ldr	r2, [pc, #56]	@ (800563c <TIM_Base_SetConfig+0x4c>)
 8005602:	4290      	cmp	r0, r2
 8005604:	d107      	bne.n	8005616 <TIM_Base_SetConfig+0x26>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005606:	2270      	movs	r2, #112	@ 0x70
 8005608:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800560a:	684a      	ldr	r2, [r1, #4]
 800560c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800560e:	4a0c      	ldr	r2, [pc, #48]	@ (8005640 <TIM_Base_SetConfig+0x50>)
 8005610:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005612:	68ca      	ldr	r2, [r1, #12]
 8005614:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005616:	2280      	movs	r2, #128	@ 0x80
 8005618:	4393      	bics	r3, r2
 800561a:	690a      	ldr	r2, [r1, #16]
 800561c:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800561e:	688a      	ldr	r2, [r1, #8]
 8005620:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005622:	680a      	ldr	r2, [r1, #0]
 8005624:	6282      	str	r2, [r0, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005626:	2204      	movs	r2, #4
 8005628:	6801      	ldr	r1, [r0, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800562e:	2201      	movs	r2, #1
 8005630:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8005632:	6003      	str	r3, [r0, #0]
}
 8005634:	4770      	bx	lr
 8005636:	46c0      	nop			@ (mov r8, r8)
 8005638:	40010800 	.word	0x40010800
 800563c:	40011400 	.word	0x40011400
 8005640:	fffffcff 	.word	0xfffffcff

08005644 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005644:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005646:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005648:	2573      	movs	r5, #115	@ 0x73
  tmpccer = TIMx->CCER;
 800564a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800564c:	6a02      	ldr	r2, [r0, #32]
 800564e:	43a2      	bics	r2, r4
 8005650:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005652:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005654:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005656:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005658:	680d      	ldr	r5, [r1, #0]
 800565a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800565c:	2502      	movs	r5, #2
 800565e:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005660:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005662:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005664:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005666:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8005668:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 800566a:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800566c:	6203      	str	r3, [r0, #32]
}
 800566e:	bd30      	pop	{r4, r5, pc}

08005670 <TIM_OC2_SetConfig>:

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005670:	2210      	movs	r2, #16
{
 8005672:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
 8005674:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005676:	6a03      	ldr	r3, [r0, #32]
 8005678:	4393      	bics	r3, r2
 800567a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800567c:	6845      	ldr	r5, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800567e:	4a08      	ldr	r2, [pc, #32]	@ (80056a0 <TIM_OC2_SetConfig+0x30>)
  tmpccmrx = TIMx->CCMR1;
 8005680:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005682:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005684:	680a      	ldr	r2, [r1, #0]
 8005686:	0212      	lsls	r2, r2, #8
 8005688:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800568a:	2320      	movs	r3, #32
 800568c:	439c      	bics	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800568e:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005690:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005692:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005694:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005696:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005698:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 800569a:	6382      	str	r2, [r0, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569c:	6203      	str	r3, [r0, #32]
}
 800569e:	bd30      	pop	{r4, r5, pc}
 80056a0:	ffff8cff 	.word	0xffff8cff

080056a4 <HAL_TIM_Base_Init>:
{
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80056a8:	2001      	movs	r0, #1
  if (htim == NULL)
 80056aa:	2c00      	cmp	r4, #0
 80056ac:	d01d      	beq.n	80056ea <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 80056ae:	0025      	movs	r5, r4
 80056b0:	3539      	adds	r5, #57	@ 0x39
 80056b2:	782b      	ldrb	r3, [r5, #0]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d105      	bne.n	80056c6 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80056ba:	0023      	movs	r3, r4
 80056bc:	3338      	adds	r3, #56	@ 0x38
    HAL_TIM_Base_MspInit(htim);
 80056be:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80056c0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80056c2:	f7fe fb65 	bl	8003d90 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80056c6:	2302      	movs	r3, #2
 80056c8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ca:	6820      	ldr	r0, [r4, #0]
 80056cc:	1d21      	adds	r1, r4, #4
 80056ce:	f7ff ff8f 	bl	80055f0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056d2:	0022      	movs	r2, r4
 80056d4:	2301      	movs	r3, #1
  return HAL_OK;
 80056d6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056d8:	323e      	adds	r2, #62	@ 0x3e
 80056da:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056dc:	343d      	adds	r4, #61	@ 0x3d
 80056de:	3a04      	subs	r2, #4
 80056e0:	7013      	strb	r3, [r2, #0]
 80056e2:	7053      	strb	r3, [r2, #1]
 80056e4:	7093      	strb	r3, [r2, #2]
 80056e6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	702b      	strb	r3, [r5, #0]
}
 80056ea:	bd70      	pop	{r4, r5, r6, pc}

080056ec <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80056ec:	4770      	bx	lr

080056ee <HAL_TIM_PWM_Init>:
{
 80056ee:	b570      	push	{r4, r5, r6, lr}
 80056f0:	0004      	movs	r4, r0
    return HAL_ERROR;
 80056f2:	2001      	movs	r0, #1
  if (htim == NULL)
 80056f4:	2c00      	cmp	r4, #0
 80056f6:	d01d      	beq.n	8005734 <HAL_TIM_PWM_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 80056f8:	0025      	movs	r5, r4
 80056fa:	3539      	adds	r5, #57	@ 0x39
 80056fc:	782b      	ldrb	r3, [r5, #0]
 80056fe:	b2da      	uxtb	r2, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d105      	bne.n	8005710 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8005704:	0023      	movs	r3, r4
 8005706:	3338      	adds	r3, #56	@ 0x38
    HAL_TIM_PWM_MspInit(htim);
 8005708:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800570a:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 800570c:	f7ff ffee 	bl	80056ec <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	2302      	movs	r3, #2
 8005712:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005714:	6820      	ldr	r0, [r4, #0]
 8005716:	1d21      	adds	r1, r4, #4
 8005718:	f7ff ff6a 	bl	80055f0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800571c:	0022      	movs	r2, r4
 800571e:	2301      	movs	r3, #1
  return HAL_OK;
 8005720:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005722:	323e      	adds	r2, #62	@ 0x3e
 8005724:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005726:	343d      	adds	r4, #61	@ 0x3d
 8005728:	3a04      	subs	r2, #4
 800572a:	7013      	strb	r3, [r2, #0]
 800572c:	7053      	strb	r3, [r2, #1]
 800572e:	7093      	strb	r3, [r2, #2]
 8005730:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005732:	702b      	strb	r3, [r5, #0]
}
 8005734:	bd70      	pop	{r4, r5, r6, pc}
	...

08005738 <HAL_TIM_PWM_ConfigChannel>:
{
 8005738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800573a:	0005      	movs	r5, r0
 800573c:	3538      	adds	r5, #56	@ 0x38
{
 800573e:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8005740:	7829      	ldrb	r1, [r5, #0]
{
 8005742:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005744:	2002      	movs	r0, #2
 8005746:	2901      	cmp	r1, #1
 8005748:	d00a      	beq.n	8005760 <HAL_TIM_PWM_ConfigChannel+0x28>
 800574a:	3801      	subs	r0, #1
 800574c:	7028      	strb	r0, [r5, #0]
  switch (Channel)
 800574e:	2a08      	cmp	r2, #8
 8005750:	d052      	beq.n	80057f8 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8005752:	d806      	bhi.n	8005762 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005754:	2a00      	cmp	r2, #0
 8005756:	d02a      	beq.n	80057ae <HAL_TIM_PWM_ConfigChannel+0x76>
 8005758:	2a04      	cmp	r2, #4
 800575a:	d03b      	beq.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x9c>
  __HAL_UNLOCK(htim);
 800575c:	2300      	movs	r3, #0
 800575e:	702b      	strb	r3, [r5, #0]
}
 8005760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8005762:	2a0c      	cmp	r2, #12
 8005764:	d1fa      	bne.n	800575c <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005766:	681b      	ldr	r3, [r3, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005768:	4934      	ldr	r1, [pc, #208]	@ (800583c <HAL_TIM_PWM_ConfigChannel+0x104>)
  tmpccer = TIMx->CCER;
 800576a:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800576c:	6a1a      	ldr	r2, [r3, #32]
 800576e:	400a      	ands	r2, r1
 8005770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005772:	685e      	ldr	r6, [r3, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005774:	4932      	ldr	r1, [pc, #200]	@ (8005840 <HAL_TIM_PWM_ConfigChannel+0x108>)
  tmpccmrx = TIMx->CCMR2;
 8005776:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005778:	400a      	ands	r2, r1

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800577a:	6821      	ldr	r1, [r4, #0]
 800577c:	0209      	lsls	r1, r1, #8
 800577e:	4311      	orrs	r1, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005780:	4a30      	ldr	r2, [pc, #192]	@ (8005844 <HAL_TIM_PWM_ConfigChannel+0x10c>)
 8005782:	4010      	ands	r0, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005784:	68a2      	ldr	r2, [r4, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005786:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005788:	0312      	lsls	r2, r2, #12

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800578a:	61d9      	str	r1, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800578c:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800578e:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 8005790:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005792:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005794:	2280      	movs	r2, #128	@ 0x80
 8005796:	69d9      	ldr	r1, [r3, #28]
 8005798:	0112      	lsls	r2, r2, #4
 800579a:	430a      	orrs	r2, r1
 800579c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800579e:	69da      	ldr	r2, [r3, #28]
 80057a0:	4929      	ldr	r1, [pc, #164]	@ (8005848 <HAL_TIM_PWM_ConfigChannel+0x110>)
 80057a2:	400a      	ands	r2, r1
 80057a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057a6:	68e2      	ldr	r2, [r4, #12]
 80057a8:	69d9      	ldr	r1, [r3, #28]
 80057aa:	0212      	lsls	r2, r2, #8
 80057ac:	e043      	b.n	8005836 <HAL_TIM_PWM_ConfigChannel+0xfe>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057ae:	681e      	ldr	r6, [r3, #0]
 80057b0:	0021      	movs	r1, r4
 80057b2:	0030      	movs	r0, r6
 80057b4:	f7ff ff46 	bl	8005644 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057b8:	2308      	movs	r3, #8
 80057ba:	69b2      	ldr	r2, [r6, #24]
 80057bc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057be:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057c0:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057c2:	69b3      	ldr	r3, [r6, #24]
 80057c4:	4393      	bics	r3, r2
 80057c6:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057c8:	69b3      	ldr	r3, [r6, #24]
 80057ca:	68e2      	ldr	r2, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057cc:	4313      	orrs	r3, r2
 80057ce:	61b3      	str	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80057d0:	2000      	movs	r0, #0
 80057d2:	e7c3      	b.n	800575c <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057d4:	681e      	ldr	r6, [r3, #0]
 80057d6:	0021      	movs	r1, r4
 80057d8:	0030      	movs	r0, r6
 80057da:	f7ff ff49 	bl	8005670 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057de:	2380      	movs	r3, #128	@ 0x80
 80057e0:	69b2      	ldr	r2, [r6, #24]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	4313      	orrs	r3, r2
 80057e6:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057e8:	69b3      	ldr	r3, [r6, #24]
 80057ea:	4a17      	ldr	r2, [pc, #92]	@ (8005848 <HAL_TIM_PWM_ConfigChannel+0x110>)
 80057ec:	4013      	ands	r3, r2
 80057ee:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057f0:	68e3      	ldr	r3, [r4, #12]
 80057f2:	69b2      	ldr	r2, [r6, #24]
 80057f4:	021b      	lsls	r3, r3, #8
 80057f6:	e7e9      	b.n	80057cc <HAL_TIM_PWM_ConfigChannel+0x94>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057f8:	681b      	ldr	r3, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057fa:	4814      	ldr	r0, [pc, #80]	@ (800584c <HAL_TIM_PWM_ConfigChannel+0x114>)
  tmpccer = TIMx->CCER;
 80057fc:	6a1f      	ldr	r7, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057fe:	6a19      	ldr	r1, [r3, #32]
 8005800:	4001      	ands	r1, r0
 8005802:	6219      	str	r1, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005804:	2173      	movs	r1, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8005806:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005808:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800580a:	4388      	bics	r0, r1
  tmpccmrx |= OC_Config->OCMode;
 800580c:	6821      	ldr	r1, [r4, #0]
 800580e:	4308      	orrs	r0, r1
  tmpccer &= ~TIM_CCER_CC3P;
 8005810:	490f      	ldr	r1, [pc, #60]	@ (8005850 <HAL_TIM_PWM_ConfigChannel+0x118>)
 8005812:	400f      	ands	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005814:	68a1      	ldr	r1, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8005816:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005818:	0209      	lsls	r1, r1, #8
  TIMx->CCMR2 = tmpccmrx;
 800581a:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800581c:	6860      	ldr	r0, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800581e:	4339      	orrs	r1, r7
  TIMx->CCR3 = OC_Config->Pulse;
 8005820:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005822:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005824:	69d9      	ldr	r1, [r3, #28]
 8005826:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005828:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800582a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800582c:	69da      	ldr	r2, [r3, #28]
 800582e:	438a      	bics	r2, r1
 8005830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005836:	430a      	orrs	r2, r1
 8005838:	61da      	str	r2, [r3, #28]
      break;
 800583a:	e7c9      	b.n	80057d0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800583c:	ffffefff 	.word	0xffffefff
 8005840:	ffff8cff 	.word	0xffff8cff
 8005844:	ffffdfff 	.word	0xffffdfff
 8005848:	fffffbff 	.word	0xfffffbff
 800584c:	fffffeff 	.word	0xfffffeff
 8005850:	fffffdff 	.word	0xfffffdff

08005854 <HAL_TIM_ConfigClockSource>:
{
 8005854:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005856:	0004      	movs	r4, r0
 8005858:	2202      	movs	r2, #2
 800585a:	3438      	adds	r4, #56	@ 0x38
 800585c:	7825      	ldrb	r5, [r4, #0]
{
 800585e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005860:	0010      	movs	r0, r2
 8005862:	2d01      	cmp	r5, #1
 8005864:	d01c      	beq.n	80058a0 <HAL_TIM_ConfigClockSource+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8005866:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 8005868:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800586a:	3539      	adds	r5, #57	@ 0x39
  __HAL_LOCK(htim);
 800586c:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800586e:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005870:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005872:	4e46      	ldr	r6, [pc, #280]	@ (800598c <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr = htim->Instance->SMCR;
 8005874:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005876:	4032      	ands	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8005878:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800587a:	680a      	ldr	r2, [r1, #0]
 800587c:	2a60      	cmp	r2, #96	@ 0x60
 800587e:	d059      	beq.n	8005934 <HAL_TIM_ConfigClockSource+0xe0>
 8005880:	d82e      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x8c>
 8005882:	2a40      	cmp	r2, #64	@ 0x40
 8005884:	d100      	bne.n	8005888 <HAL_TIM_ConfigClockSource+0x34>
 8005886:	e06c      	b.n	8005962 <HAL_TIM_ConfigClockSource+0x10e>
 8005888:	d813      	bhi.n	80058b2 <HAL_TIM_ConfigClockSource+0x5e>
 800588a:	2a20      	cmp	r2, #32
 800588c:	d00b      	beq.n	80058a6 <HAL_TIM_ConfigClockSource+0x52>
 800588e:	d808      	bhi.n	80058a2 <HAL_TIM_ConfigClockSource+0x4e>
 8005890:	2110      	movs	r1, #16
 8005892:	0016      	movs	r6, r2
 8005894:	438e      	bics	r6, r1
 8005896:	d006      	beq.n	80058a6 <HAL_TIM_ConfigClockSource+0x52>
  htim->State = HAL_TIM_STATE_READY;
 8005898:	2301      	movs	r3, #1
 800589a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800589c:	2300      	movs	r3, #0
 800589e:	7023      	strb	r3, [r4, #0]
}
 80058a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80058a2:	2a30      	cmp	r2, #48	@ 0x30
 80058a4:	d1f8      	bne.n	8005898 <HAL_TIM_ConfigClockSource+0x44>
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058a6:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 80058a8:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80058aa:	4381      	bics	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058ac:	430a      	orrs	r2, r1
 80058ae:	2107      	movs	r1, #7
 80058b0:	e02d      	b.n	800590e <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 80058b2:	2a50      	cmp	r2, #80	@ 0x50
 80058b4:	d1f0      	bne.n	8005898 <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 80058b6:	684e      	ldr	r6, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80058b8:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80058ba:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058bc:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058be:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058c0:	4387      	bics	r7, r0
 80058c2:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058c4:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80058c6:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058c8:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058ca:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058cc:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 80058ce:	619a      	str	r2, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80058d0:	2270      	movs	r2, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058d2:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80058d4:	4331      	orrs	r1, r6
  TIMx->CCER = tmpccer;
 80058d6:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80058d8:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80058da:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058dc:	3a19      	subs	r2, #25
 80058de:	e016      	b.n	800590e <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 80058e0:	2680      	movs	r6, #128	@ 0x80
 80058e2:	0176      	lsls	r6, r6, #5
 80058e4:	42b2      	cmp	r2, r6
 80058e6:	d014      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0xbe>
 80058e8:	2680      	movs	r6, #128	@ 0x80
 80058ea:	01b6      	lsls	r6, r6, #6
 80058ec:	42b2      	cmp	r2, r6
 80058ee:	d012      	beq.n	8005916 <HAL_TIM_ConfigClockSource+0xc2>
 80058f0:	2a70      	cmp	r2, #112	@ 0x70
 80058f2:	d1d1      	bne.n	8005898 <HAL_TIM_ConfigClockSource+0x44>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058f4:	6898      	ldr	r0, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f6:	4a26      	ldr	r2, [pc, #152]	@ (8005990 <HAL_TIM_ConfigClockSource+0x13c>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058f8:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058fa:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058fc:	688a      	ldr	r2, [r1, #8]
 80058fe:	68c9      	ldr	r1, [r1, #12]
 8005900:	4332      	orrs	r2, r6
 8005902:	0209      	lsls	r1, r1, #8
 8005904:	430a      	orrs	r2, r1
 8005906:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005908:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800590a:	2277      	movs	r2, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800590c:	6899      	ldr	r1, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800590e:	430a      	orrs	r2, r1
      htim->Instance->SMCR = tmpsmcr;
 8005910:	609a      	str	r2, [r3, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005912:	2000      	movs	r0, #0
 8005914:	e7c0      	b.n	8005898 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8005916:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005918:	4a1d      	ldr	r2, [pc, #116]	@ (8005990 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800591a:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800591c:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800591e:	688a      	ldr	r2, [r1, #8]
 8005920:	68c9      	ldr	r1, [r1, #12]
 8005922:	4332      	orrs	r2, r6
 8005924:	0209      	lsls	r1, r1, #8
 8005926:	430a      	orrs	r2, r1
 8005928:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 800592a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800592c:	2280      	movs	r2, #128	@ 0x80
 800592e:	6899      	ldr	r1, [r3, #8]
 8005930:	01d2      	lsls	r2, r2, #7
 8005932:	e7ec      	b.n	800590e <HAL_TIM_ConfigClockSource+0xba>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005934:	2710      	movs	r7, #16
  tmpccer = TIMx->CCER;
 8005936:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005938:	6a1e      	ldr	r6, [r3, #32]
                               sClockSourceConfig->ClockPolarity,
 800593a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800593c:	43be      	bics	r6, r7
                               sClockSourceConfig->ClockFilter);
 800593e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005940:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005942:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005944:	4f13      	ldr	r7, [pc, #76]	@ (8005994 <HAL_TIM_ConfigClockSource+0x140>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005946:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005948:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800594a:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800594c:	26a0      	movs	r6, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800594e:	0112      	lsls	r2, r2, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005950:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 8005952:	4302      	orrs	r2, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8005954:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005956:	621a      	str	r2, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005958:	2270      	movs	r2, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800595a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800595c:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800595e:	3a09      	subs	r2, #9
 8005960:	e7d5      	b.n	800590e <HAL_TIM_ConfigClockSource+0xba>
                               sClockSourceConfig->ClockPolarity,
 8005962:	684e      	ldr	r6, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005964:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8005966:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005968:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800596a:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800596c:	4387      	bics	r7, r0
 800596e:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005970:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005972:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005974:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005976:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005978:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 800597a:	619a      	str	r2, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800597c:	2270      	movs	r2, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800597e:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8005980:	4331      	orrs	r1, r6
  TIMx->CCER = tmpccer;
 8005982:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8005984:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005986:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005988:	3a29      	subs	r2, #41	@ 0x29
 800598a:	e7c0      	b.n	800590e <HAL_TIM_ConfigClockSource+0xba>
 800598c:	ffff0088 	.word	0xffff0088
 8005990:	ffff00ff 	.word	0xffff00ff
 8005994:	ffff0fff 	.word	0xffff0fff

08005998 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005998:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800599a:	0004      	movs	r4, r0
 800599c:	2202      	movs	r2, #2
 800599e:	3438      	adds	r4, #56	@ 0x38
 80059a0:	7825      	ldrb	r5, [r4, #0]
{
 80059a2:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80059a4:	0010      	movs	r0, r2
 80059a6:	2d01      	cmp	r5, #1
 80059a8:	d01d      	beq.n	80059e6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059aa:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059ac:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80059ae:	3539      	adds	r5, #57	@ 0x39
 80059b0:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80059b6:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b8:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059ba:	680e      	ldr	r6, [r1, #0]
 80059bc:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059be:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c0:	2080      	movs	r0, #128	@ 0x80
 80059c2:	05c0      	lsls	r0, r0, #23
 80059c4:	4283      	cmp	r3, r0
 80059c6:	d005      	beq.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80059c8:	4807      	ldr	r0, [pc, #28]	@ (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 80059ca:	4283      	cmp	r3, r0
 80059cc:	d002      	beq.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80059ce:	4807      	ldr	r0, [pc, #28]	@ (80059ec <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 80059d0:	4283      	cmp	r3, r0
 80059d2:	d104      	bne.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059d4:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059d6:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059d8:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059da:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059de:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80059e0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80059e2:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80059e4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80059e6:	bd70      	pop	{r4, r5, r6, pc}
 80059e8:	40010800 	.word	0x40010800
 80059ec:	40011400 	.word	0x40011400

080059f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059f0:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059f2:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059f6:	2201      	movs	r2, #1
 80059f8:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059fc:	6801      	ldr	r1, [r0, #0]
 80059fe:	4d12      	ldr	r5, [pc, #72]	@ (8005a48 <UART_EndRxTransfer+0x58>)
 8005a00:	680b      	ldr	r3, [r1, #0]
 8005a02:	402b      	ands	r3, r5
 8005a04:	600b      	str	r3, [r1, #0]
 8005a06:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a0a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a0e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a12:	6801      	ldr	r1, [r0, #0]
 8005a14:	688b      	ldr	r3, [r1, #8]
 8005a16:	4393      	bics	r3, r2
 8005a18:	608b      	str	r3, [r1, #8]
 8005a1a:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a1e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d10a      	bne.n	8005a3a <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a24:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a28:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a2c:	2410      	movs	r4, #16
 8005a2e:	6802      	ldr	r2, [r0, #0]
 8005a30:	6813      	ldr	r3, [r2, #0]
 8005a32:	43a3      	bics	r3, r4
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	1d03      	adds	r3, r0, #4
 8005a3e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a40:	2300      	movs	r3, #0
 8005a42:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a44:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8005a46:	bd30      	pop	{r4, r5, pc}
 8005a48:	fffffedf 	.word	0xfffffedf

08005a4c <UART_SetConfig>:
{
 8005a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a50:	6925      	ldr	r5, [r4, #16]
 8005a52:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a54:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a56:	4329      	orrs	r1, r5
 8005a58:	6965      	ldr	r5, [r4, #20]
 8005a5a:	69c3      	ldr	r3, [r0, #28]
 8005a5c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a5e:	6810      	ldr	r0, [r2, #0]
 8005a60:	4d6a      	ldr	r5, [pc, #424]	@ (8005c0c <UART_SetConfig+0x1c0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a62:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a64:	4028      	ands	r0, r5
 8005a66:	4301      	orrs	r1, r0
 8005a68:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a6a:	6851      	ldr	r1, [r2, #4]
 8005a6c:	4868      	ldr	r0, [pc, #416]	@ (8005c10 <UART_SetConfig+0x1c4>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a6e:	4d69      	ldr	r5, [pc, #420]	@ (8005c14 <UART_SetConfig+0x1c8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a70:	4001      	ands	r1, r0
 8005a72:	68e0      	ldr	r0, [r4, #12]
 8005a74:	4301      	orrs	r1, r0
 8005a76:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a78:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a7a:	42aa      	cmp	r2, r5
 8005a7c:	d001      	beq.n	8005a82 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8005a7e:	6a21      	ldr	r1, [r4, #32]
 8005a80:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a82:	6891      	ldr	r1, [r2, #8]
 8005a84:	4e64      	ldr	r6, [pc, #400]	@ (8005c18 <UART_SetConfig+0x1cc>)
 8005a86:	4031      	ands	r1, r6
 8005a88:	4301      	orrs	r1, r0
 8005a8a:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a8c:	4963      	ldr	r1, [pc, #396]	@ (8005c1c <UART_SetConfig+0x1d0>)
 8005a8e:	428a      	cmp	r2, r1
 8005a90:	d114      	bne.n	8005abc <UART_SetConfig+0x70>
 8005a92:	2103      	movs	r1, #3
 8005a94:	2080      	movs	r0, #128	@ 0x80
 8005a96:	4a62      	ldr	r2, [pc, #392]	@ (8005c20 <UART_SetConfig+0x1d4>)
 8005a98:	0200      	lsls	r0, r0, #8
 8005a9a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a9c:	400a      	ands	r2, r1
 8005a9e:	2a02      	cmp	r2, #2
 8005aa0:	d100      	bne.n	8005aa4 <UART_SetConfig+0x58>
 8005aa2:	e06d      	b.n	8005b80 <UART_SetConfig+0x134>
 8005aa4:	428a      	cmp	r2, r1
 8005aa6:	d100      	bne.n	8005aaa <UART_SetConfig+0x5e>
 8005aa8:	e095      	b.n	8005bd6 <UART_SetConfig+0x18a>
 8005aaa:	2a01      	cmp	r2, #1
 8005aac:	d100      	bne.n	8005ab0 <UART_SetConfig+0x64>
 8005aae:	e086      	b.n	8005bbe <UART_SetConfig+0x172>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab0:	4283      	cmp	r3, r0
 8005ab2:	d100      	bne.n	8005ab6 <UART_SetConfig+0x6a>
 8005ab4:	e0a7      	b.n	8005c06 <UART_SetConfig+0x1ba>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ab6:	f7ff fc91 	bl	80053dc <HAL_RCC_GetPCLK2Freq>
        break;
 8005aba:	e013      	b.n	8005ae4 <UART_SetConfig+0x98>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005abc:	4959      	ldr	r1, [pc, #356]	@ (8005c24 <UART_SetConfig+0x1d8>)
 8005abe:	428a      	cmp	r2, r1
 8005ac0:	d118      	bne.n	8005af4 <UART_SetConfig+0xa8>
 8005ac2:	210c      	movs	r1, #12
 8005ac4:	4a56      	ldr	r2, [pc, #344]	@ (8005c20 <UART_SetConfig+0x1d4>)
 8005ac6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005ac8:	400a      	ands	r2, r1
 8005aca:	2a08      	cmp	r2, #8
 8005acc:	d100      	bne.n	8005ad0 <UART_SetConfig+0x84>
 8005ace:	e085      	b.n	8005bdc <UART_SetConfig+0x190>
 8005ad0:	d80b      	bhi.n	8005aea <UART_SetConfig+0x9e>
 8005ad2:	2180      	movs	r1, #128	@ 0x80
 8005ad4:	0209      	lsls	r1, r1, #8
 8005ad6:	2a00      	cmp	r2, #0
 8005ad8:	d000      	beq.n	8005adc <UART_SetConfig+0x90>
 8005ada:	e075      	b.n	8005bc8 <UART_SetConfig+0x17c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005adc:	428b      	cmp	r3, r1
 8005ade:	d04a      	beq.n	8005b76 <UART_SetConfig+0x12a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ae0:	f7ff fc6c 	bl	80053bc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d017      	beq.n	8005b18 <UART_SetConfig+0xcc>
 8005ae8:	e084      	b.n	8005bf4 <UART_SetConfig+0x1a8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005aea:	2a0c      	cmp	r2, #12
 8005aec:	d100      	bne.n	8005af0 <UART_SetConfig+0xa4>
 8005aee:	e070      	b.n	8005bd2 <UART_SetConfig+0x186>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005af0:	2001      	movs	r0, #1
 8005af2:	e012      	b.n	8005b1a <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005af4:	42aa      	cmp	r2, r5
 8005af6:	d1fb      	bne.n	8005af0 <UART_SetConfig+0xa4>
 8005af8:	21c0      	movs	r1, #192	@ 0xc0
 8005afa:	2080      	movs	r0, #128	@ 0x80
 8005afc:	4a48      	ldr	r2, [pc, #288]	@ (8005c20 <UART_SetConfig+0x1d4>)
 8005afe:	0109      	lsls	r1, r1, #4
 8005b00:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005b02:	0100      	lsls	r0, r0, #4
 8005b04:	400b      	ands	r3, r1
 8005b06:	4283      	cmp	r3, r0
 8005b08:	d010      	beq.n	8005b2c <UART_SetConfig+0xe0>
 8005b0a:	d80a      	bhi.n	8005b22 <UART_SetConfig+0xd6>
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d12f      	bne.n	8005b70 <UART_SetConfig+0x124>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b10:	f7ff fc54 	bl	80053bc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005b14:	2800      	cmp	r0, #0
 8005b16:	d110      	bne.n	8005b3a <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b18:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8005b1e:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8005b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b22:	428b      	cmp	r3, r1
 8005b24:	d1e4      	bne.n	8005af0 <UART_SetConfig+0xa4>
 8005b26:	2080      	movs	r0, #128	@ 0x80
 8005b28:	0200      	lsls	r0, r0, #8
 8005b2a:	e006      	b.n	8005b3a <UART_SetConfig+0xee>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b2c:	6810      	ldr	r0, [r2, #0]
          pclk = (uint32_t) HSI_VALUE;
 8005b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8005c28 <UART_SetConfig+0x1dc>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b30:	06c0      	lsls	r0, r0, #27
          pclk = (uint32_t) HSI_VALUE;
 8005b32:	17c0      	asrs	r0, r0, #31
 8005b34:	4018      	ands	r0, r3
 8005b36:	4b3d      	ldr	r3, [pc, #244]	@ (8005c2c <UART_SetConfig+0x1e0>)
 8005b38:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	6862      	ldr	r2, [r4, #4]
 8005b3e:	4353      	muls	r3, r2
 8005b40:	4283      	cmp	r3, r0
 8005b42:	d8d5      	bhi.n	8005af0 <UART_SetConfig+0xa4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b44:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b46:	4283      	cmp	r3, r0
 8005b48:	d3d2      	bcc.n	8005af0 <UART_SetConfig+0xa4>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	0e07      	lsrs	r7, r0, #24
 8005b4e:	0206      	lsls	r6, r0, #8
 8005b50:	0850      	lsrs	r0, r2, #1
 8005b52:	1836      	adds	r6, r6, r0
 8005b54:	414f      	adcs	r7, r1
 8005b56:	000b      	movs	r3, r1
 8005b58:	0030      	movs	r0, r6
 8005b5a:	0039      	movs	r1, r7
 8005b5c:	f7fa fcc8 	bl	80004f0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b60:	4b33      	ldr	r3, [pc, #204]	@ (8005c30 <UART_SetConfig+0x1e4>)
 8005b62:	18c2      	adds	r2, r0, r3
 8005b64:	4b33      	ldr	r3, [pc, #204]	@ (8005c34 <UART_SetConfig+0x1e8>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d8c2      	bhi.n	8005af0 <UART_SetConfig+0xa4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	60d8      	str	r0, [r3, #12]
 8005b6e:	e7d3      	b.n	8005b18 <UART_SetConfig+0xcc>
        pclk = HAL_RCC_GetSysClockFreq();
 8005b70:	f7ff f892 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
        break;
 8005b74:	e7ce      	b.n	8005b14 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b76:	f7ff fc21 	bl	80053bc <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8005b7a:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8005b7c:	d0cc      	beq.n	8005b18 <UART_SetConfig+0xcc>
 8005b7e:	e009      	b.n	8005b94 <UART_SetConfig+0x148>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b80:	4283      	cmp	r3, r0
 8005b82:	d12f      	bne.n	8005be4 <UART_SetConfig+0x198>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b84:	4b26      	ldr	r3, [pc, #152]	@ (8005c20 <UART_SetConfig+0x1d4>)
          pclk = (uint32_t) HSI_VALUE;
 8005b86:	4a28      	ldr	r2, [pc, #160]	@ (8005c28 <UART_SetConfig+0x1dc>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	06db      	lsls	r3, r3, #27
          pclk = (uint32_t) HSI_VALUE;
 8005b8c:	17db      	asrs	r3, r3, #31
 8005b8e:	4013      	ands	r3, r2
 8005b90:	4a26      	ldr	r2, [pc, #152]	@ (8005c2c <UART_SetConfig+0x1e0>)
 8005b92:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b94:	6861      	ldr	r1, [r4, #4]
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	0848      	lsrs	r0, r1, #1
 8005b9a:	1818      	adds	r0, r3, r0
 8005b9c:	f7fa fad0 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ba0:	0002      	movs	r2, r0
 8005ba2:	4b25      	ldr	r3, [pc, #148]	@ (8005c38 <UART_SetConfig+0x1ec>)
 8005ba4:	3a10      	subs	r2, #16
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d8a2      	bhi.n	8005af0 <UART_SetConfig+0xa4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005baa:	230f      	movs	r3, #15
 8005bac:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bae:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bb0:	439a      	bics	r2, r3
 8005bb2:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005bb4:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8005bb6:	6822      	ldr	r2, [r4, #0]
 8005bb8:	4303      	orrs	r3, r0
 8005bba:	60d3      	str	r3, [r2, #12]
 8005bbc:	e7ac      	b.n	8005b18 <UART_SetConfig+0xcc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bbe:	4283      	cmp	r3, r0
 8005bc0:	d104      	bne.n	8005bcc <UART_SetConfig+0x180>
        pclk = HAL_RCC_GetSysClockFreq();
 8005bc2:	f7ff f869 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
 8005bc6:	e7d8      	b.n	8005b7a <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bc8:	428b      	cmp	r3, r1
 8005bca:	d0fa      	beq.n	8005bc2 <UART_SetConfig+0x176>
        pclk = HAL_RCC_GetSysClockFreq();
 8005bcc:	f7ff f864 	bl	8004c98 <HAL_RCC_GetSysClockFreq>
        break;
 8005bd0:	e788      	b.n	8005ae4 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bd2:	2080      	movs	r0, #128	@ 0x80
 8005bd4:	0200      	lsls	r0, r0, #8
 8005bd6:	4283      	cmp	r3, r0
 8005bd8:	d10c      	bne.n	8005bf4 <UART_SetConfig+0x1a8>
 8005bda:	e7db      	b.n	8005b94 <UART_SetConfig+0x148>
 8005bdc:	2280      	movs	r2, #128	@ 0x80
 8005bde:	0212      	lsls	r2, r2, #8
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d0cf      	beq.n	8005b84 <UART_SetConfig+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005be4:	4b0e      	ldr	r3, [pc, #56]	@ (8005c20 <UART_SetConfig+0x1d4>)
 8005be6:	6818      	ldr	r0, [r3, #0]
          pclk = (uint32_t) HSI_VALUE;
 8005be8:	4b0f      	ldr	r3, [pc, #60]	@ (8005c28 <UART_SetConfig+0x1dc>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bea:	06c0      	lsls	r0, r0, #27
          pclk = (uint32_t) HSI_VALUE;
 8005bec:	17c0      	asrs	r0, r0, #31
 8005bee:	4018      	ands	r0, r3
 8005bf0:	4b0e      	ldr	r3, [pc, #56]	@ (8005c2c <UART_SetConfig+0x1e0>)
 8005bf2:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005bf4:	6861      	ldr	r1, [r4, #4]
 8005bf6:	084b      	lsrs	r3, r1, #1
 8005bf8:	1818      	adds	r0, r3, r0
 8005bfa:	f7fa faa1 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bfe:	0002      	movs	r2, r0
 8005c00:	4b0d      	ldr	r3, [pc, #52]	@ (8005c38 <UART_SetConfig+0x1ec>)
 8005c02:	3a10      	subs	r2, #16
 8005c04:	e7af      	b.n	8005b66 <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c06:	f7ff fbe9 	bl	80053dc <HAL_RCC_GetPCLK2Freq>
 8005c0a:	e7b6      	b.n	8005b7a <UART_SetConfig+0x12e>
 8005c0c:	efff69f3 	.word	0xefff69f3
 8005c10:	ffffcfff 	.word	0xffffcfff
 8005c14:	40004800 	.word	0x40004800
 8005c18:	fffff4ff 	.word	0xfffff4ff
 8005c1c:	40013800 	.word	0x40013800
 8005c20:	40021000 	.word	0x40021000
 8005c24:	40004400 	.word	0x40004400
 8005c28:	ff48e500 	.word	0xff48e500
 8005c2c:	00f42400 	.word	0x00f42400
 8005c30:	fffffd00 	.word	0xfffffd00
 8005c34:	000ffcff 	.word	0x000ffcff
 8005c38:	0000ffef 	.word	0x0000ffef

08005c3c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c3c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8005c3e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c40:	071a      	lsls	r2, r3, #28
 8005c42:	d506      	bpl.n	8005c52 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c44:	6801      	ldr	r1, [r0, #0]
 8005c46:	4c28      	ldr	r4, [pc, #160]	@ (8005ce8 <UART_AdvFeatureConfig+0xac>)
 8005c48:	684a      	ldr	r2, [r1, #4]
 8005c4a:	4022      	ands	r2, r4
 8005c4c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005c4e:	4322      	orrs	r2, r4
 8005c50:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c52:	07da      	lsls	r2, r3, #31
 8005c54:	d506      	bpl.n	8005c64 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c56:	6801      	ldr	r1, [r0, #0]
 8005c58:	4c24      	ldr	r4, [pc, #144]	@ (8005cec <UART_AdvFeatureConfig+0xb0>)
 8005c5a:	684a      	ldr	r2, [r1, #4]
 8005c5c:	4022      	ands	r2, r4
 8005c5e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8005c60:	4322      	orrs	r2, r4
 8005c62:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c64:	079a      	lsls	r2, r3, #30
 8005c66:	d506      	bpl.n	8005c76 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c68:	6801      	ldr	r1, [r0, #0]
 8005c6a:	4c21      	ldr	r4, [pc, #132]	@ (8005cf0 <UART_AdvFeatureConfig+0xb4>)
 8005c6c:	684a      	ldr	r2, [r1, #4]
 8005c6e:	4022      	ands	r2, r4
 8005c70:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8005c72:	4322      	orrs	r2, r4
 8005c74:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c76:	075a      	lsls	r2, r3, #29
 8005c78:	d506      	bpl.n	8005c88 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c7a:	6801      	ldr	r1, [r0, #0]
 8005c7c:	4c1d      	ldr	r4, [pc, #116]	@ (8005cf4 <UART_AdvFeatureConfig+0xb8>)
 8005c7e:	684a      	ldr	r2, [r1, #4]
 8005c80:	4022      	ands	r2, r4
 8005c82:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8005c84:	4322      	orrs	r2, r4
 8005c86:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c88:	06da      	lsls	r2, r3, #27
 8005c8a:	d506      	bpl.n	8005c9a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c8c:	6801      	ldr	r1, [r0, #0]
 8005c8e:	4c1a      	ldr	r4, [pc, #104]	@ (8005cf8 <UART_AdvFeatureConfig+0xbc>)
 8005c90:	688a      	ldr	r2, [r1, #8]
 8005c92:	4022      	ands	r2, r4
 8005c94:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8005c96:	4322      	orrs	r2, r4
 8005c98:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c9a:	069a      	lsls	r2, r3, #26
 8005c9c:	d506      	bpl.n	8005cac <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c9e:	6801      	ldr	r1, [r0, #0]
 8005ca0:	4c16      	ldr	r4, [pc, #88]	@ (8005cfc <UART_AdvFeatureConfig+0xc0>)
 8005ca2:	688a      	ldr	r2, [r1, #8]
 8005ca4:	4022      	ands	r2, r4
 8005ca6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8005ca8:	4322      	orrs	r2, r4
 8005caa:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cac:	065a      	lsls	r2, r3, #25
 8005cae:	d510      	bpl.n	8005cd2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cb0:	6801      	ldr	r1, [r0, #0]
 8005cb2:	4d13      	ldr	r5, [pc, #76]	@ (8005d00 <UART_AdvFeatureConfig+0xc4>)
 8005cb4:	684a      	ldr	r2, [r1, #4]
 8005cb6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8005cb8:	402a      	ands	r2, r5
 8005cba:	4322      	orrs	r2, r4
 8005cbc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cbe:	2280      	movs	r2, #128	@ 0x80
 8005cc0:	0352      	lsls	r2, r2, #13
 8005cc2:	4294      	cmp	r4, r2
 8005cc4:	d105      	bne.n	8005cd2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cc6:	684a      	ldr	r2, [r1, #4]
 8005cc8:	4c0e      	ldr	r4, [pc, #56]	@ (8005d04 <UART_AdvFeatureConfig+0xc8>)
 8005cca:	4022      	ands	r2, r4
 8005ccc:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005cce:	4322      	orrs	r2, r4
 8005cd0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cd2:	061b      	lsls	r3, r3, #24
 8005cd4:	d506      	bpl.n	8005ce4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cd6:	6802      	ldr	r2, [r0, #0]
 8005cd8:	490b      	ldr	r1, [pc, #44]	@ (8005d08 <UART_AdvFeatureConfig+0xcc>)
 8005cda:	6853      	ldr	r3, [r2, #4]
 8005cdc:	400b      	ands	r3, r1
 8005cde:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005ce0:	430b      	orrs	r3, r1
 8005ce2:	6053      	str	r3, [r2, #4]
}
 8005ce4:	bd30      	pop	{r4, r5, pc}
 8005ce6:	46c0      	nop			@ (mov r8, r8)
 8005ce8:	ffff7fff 	.word	0xffff7fff
 8005cec:	fffdffff 	.word	0xfffdffff
 8005cf0:	fffeffff 	.word	0xfffeffff
 8005cf4:	fffbffff 	.word	0xfffbffff
 8005cf8:	ffffefff 	.word	0xffffefff
 8005cfc:	ffffdfff 	.word	0xffffdfff
 8005d00:	ffefffff 	.word	0xffefffff
 8005d04:	ff9fffff 	.word	0xff9fffff
 8005d08:	fff7ffff 	.word	0xfff7ffff

08005d0c <UART_WaitOnFlagUntilTimeout>:
{
 8005d0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d0e:	0004      	movs	r4, r0
 8005d10:	000d      	movs	r5, r1
 8005d12:	0017      	movs	r7, r2
 8005d14:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d16:	6822      	ldr	r2, [r4, #0]
 8005d18:	69d3      	ldr	r3, [r2, #28]
 8005d1a:	402b      	ands	r3, r5
 8005d1c:	1b5b      	subs	r3, r3, r5
 8005d1e:	4259      	negs	r1, r3
 8005d20:	414b      	adcs	r3, r1
 8005d22:	42bb      	cmp	r3, r7
 8005d24:	d001      	beq.n	8005d2a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8005d26:	2000      	movs	r0, #0
 8005d28:	e025      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8005d2a:	9b08      	ldr	r3, [sp, #32]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	d0f3      	beq.n	8005d18 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d30:	f7fe f978 	bl	8004024 <HAL_GetTick>
 8005d34:	9b00      	ldr	r3, [sp, #0]
 8005d36:	1ac0      	subs	r0, r0, r3
 8005d38:	9b08      	ldr	r3, [sp, #32]
 8005d3a:	4298      	cmp	r0, r3
 8005d3c:	d82c      	bhi.n	8005d98 <UART_WaitOnFlagUntilTimeout+0x8c>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d02a      	beq.n	8005d98 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	0752      	lsls	r2, r2, #29
 8005d48:	d5e5      	bpl.n	8005d16 <UART_WaitOnFlagUntilTimeout+0xa>
 8005d4a:	002a      	movs	r2, r5
 8005d4c:	2140      	movs	r1, #64	@ 0x40
 8005d4e:	3a40      	subs	r2, #64	@ 0x40
 8005d50:	438a      	bics	r2, r1
 8005d52:	d0e0      	beq.n	8005d16 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d54:	69da      	ldr	r2, [r3, #28]
 8005d56:	2608      	movs	r6, #8
 8005d58:	0011      	movs	r1, r2
 8005d5a:	4031      	ands	r1, r6
 8005d5c:	9101      	str	r1, [sp, #4]
 8005d5e:	4232      	tst	r2, r6
 8005d60:	d00a      	beq.n	8005d78 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 8005d62:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d64:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8005d66:	f7ff fe43 	bl	80059f0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d6a:	19a3      	adds	r3, r4, r6
 8005d6c:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 8005d6e:	2300      	movs	r3, #0
          return HAL_ERROR;
 8005d70:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8005d72:	3478      	adds	r4, #120	@ 0x78
 8005d74:	7023      	strb	r3, [r4, #0]
}
 8005d76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d78:	2280      	movs	r2, #128	@ 0x80
 8005d7a:	69d9      	ldr	r1, [r3, #28]
 8005d7c:	0112      	lsls	r2, r2, #4
 8005d7e:	4211      	tst	r1, r2
 8005d80:	d0c9      	beq.n	8005d16 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d82:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8005d84:	0020      	movs	r0, r4
 8005d86:	f7ff fe33 	bl	80059f0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d8a:	0023      	movs	r3, r4
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	3308      	adds	r3, #8
 8005d90:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 8005d92:	9b01      	ldr	r3, [sp, #4]
 8005d94:	3478      	adds	r4, #120	@ 0x78
 8005d96:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8005d98:	2003      	movs	r0, #3
 8005d9a:	e7ec      	b.n	8005d76 <UART_WaitOnFlagUntilTimeout+0x6a>

08005d9c <HAL_UART_Transmit>:
{
 8005d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8005da2:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8005da4:	0004      	movs	r4, r0
 8005da6:	000d      	movs	r5, r1
 8005da8:	0017      	movs	r7, r2
    return HAL_BUSY;
 8005daa:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8005dac:	2b20      	cmp	r3, #32
 8005dae:	d138      	bne.n	8005e22 <HAL_UART_Transmit+0x86>
      return  HAL_ERROR;
 8005db0:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8005db2:	2900      	cmp	r1, #0
 8005db4:	d035      	beq.n	8005e22 <HAL_UART_Transmit+0x86>
 8005db6:	2a00      	cmp	r2, #0
 8005db8:	d033      	beq.n	8005e22 <HAL_UART_Transmit+0x86>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	68a2      	ldr	r2, [r4, #8]
 8005dbe:	015b      	lsls	r3, r3, #5
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d104      	bne.n	8005dce <HAL_UART_Transmit+0x32>
 8005dc4:	6923      	ldr	r3, [r4, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d101      	bne.n	8005dce <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 8005dca:	4201      	tst	r1, r0
 8005dcc:	d129      	bne.n	8005e22 <HAL_UART_Transmit+0x86>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dce:	0023      	movs	r3, r4
 8005dd0:	2600      	movs	r6, #0
 8005dd2:	3308      	adds	r3, #8
 8005dd4:	67de      	str	r6, [r3, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dd6:	2321      	movs	r3, #33	@ 0x21
 8005dd8:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8005dda:	f7fe f923 	bl	8004024 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8005dde:	0023      	movs	r3, r4
 8005de0:	3350      	adds	r3, #80	@ 0x50
 8005de2:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8005de4:	3302      	adds	r3, #2
 8005de6:	9303      	str	r3, [sp, #12]
 8005de8:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dea:	2380      	movs	r3, #128	@ 0x80
 8005dec:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8005dee:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df0:	015b      	lsls	r3, r3, #5
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d104      	bne.n	8005e00 <HAL_UART_Transmit+0x64>
 8005df6:	6923      	ldr	r3, [r4, #16]
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	d101      	bne.n	8005e00 <HAL_UART_Transmit+0x64>
      pdata16bits = (const uint16_t *) pData;
 8005dfc:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8005dfe:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8005e00:	0023      	movs	r3, r4
 8005e02:	3352      	adds	r3, #82	@ 0x52
 8005e04:	881b      	ldrh	r3, [r3, #0]
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10c      	bne.n	8005e26 <HAL_UART_Transmit+0x8a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e0c:	9b05      	ldr	r3, [sp, #20]
 8005e0e:	2140      	movs	r1, #64	@ 0x40
 8005e10:	9300      	str	r3, [sp, #0]
 8005e12:	0020      	movs	r0, r4
 8005e14:	9b04      	ldr	r3, [sp, #16]
 8005e16:	f7ff ff79 	bl	8005d0c <UART_WaitOnFlagUntilTimeout>
 8005e1a:	2320      	movs	r3, #32
      huart->gState = HAL_UART_STATE_READY;
 8005e1c:	67e3      	str	r3, [r4, #124]	@ 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	d10d      	bne.n	8005e3e <HAL_UART_Transmit+0xa2>
}
 8005e22:	b007      	add	sp, #28
 8005e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e26:	9b05      	ldr	r3, [sp, #20]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	9300      	str	r3, [sp, #0]
 8005e2c:	2180      	movs	r1, #128	@ 0x80
 8005e2e:	0020      	movs	r0, r4
 8005e30:	9b04      	ldr	r3, [sp, #16]
 8005e32:	f7ff ff6b 	bl	8005d0c <UART_WaitOnFlagUntilTimeout>
 8005e36:	2800      	cmp	r0, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_UART_Transmit+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8005e3a:	2320      	movs	r3, #32
 8005e3c:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8005e3e:	2003      	movs	r0, #3
 8005e40:	e7ef      	b.n	8005e22 <HAL_UART_Transmit+0x86>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e42:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8005e44:	2d00      	cmp	r5, #0
 8005e46:	d10b      	bne.n	8005e60 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e48:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8005e4a:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e4c:	05db      	lsls	r3, r3, #23
 8005e4e:	0ddb      	lsrs	r3, r3, #23
 8005e50:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8005e52:	9b03      	ldr	r3, [sp, #12]
 8005e54:	9a03      	ldr	r2, [sp, #12]
 8005e56:	881b      	ldrh	r3, [r3, #0]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	8013      	strh	r3, [r2, #0]
 8005e5e:	e7cf      	b.n	8005e00 <HAL_UART_Transmit+0x64>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e60:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8005e62:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e64:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8005e66:	e7f4      	b.n	8005e52 <HAL_UART_Transmit+0xb6>

08005e68 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e68:	0003      	movs	r3, r0
{
 8005e6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e6c:	2500      	movs	r5, #0
{
 8005e6e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e70:	3308      	adds	r3, #8
 8005e72:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 8005e74:	f7fe f8d6 	bl	8004024 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e78:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8005e7a:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	071b      	lsls	r3, r3, #28
 8005e80:	d51d      	bpl.n	8005ebe <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e82:	2180      	movs	r1, #128	@ 0x80
 8005e84:	4b26      	ldr	r3, [pc, #152]	@ (8005f20 <UART_CheckIdleState+0xb8>)
 8005e86:	002a      	movs	r2, r5
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	0389      	lsls	r1, r1, #14
 8005e8c:	0003      	movs	r3, r0
 8005e8e:	0020      	movs	r0, r4
 8005e90:	f7ff ff3c 	bl	8005d0c <UART_WaitOnFlagUntilTimeout>
 8005e94:	42a8      	cmp	r0, r5
 8005e96:	d012      	beq.n	8005ebe <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e98:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ea2:	2080      	movs	r0, #128	@ 0x80
 8005ea4:	6822      	ldr	r2, [r4, #0]
 8005ea6:	6813      	ldr	r3, [r2, #0]
 8005ea8:	4383      	bics	r3, r0
 8005eaa:	6013      	str	r3, [r2, #0]
 8005eac:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8005eb0:	2320      	movs	r3, #32
 8005eb2:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8005eb4:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	3478      	adds	r4, #120	@ 0x78
 8005eba:	7023      	strb	r3, [r4, #0]
}
 8005ebc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ebe:	0025      	movs	r5, r4
 8005ec0:	cd08      	ldmia	r5!, {r3}
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	075b      	lsls	r3, r3, #29
 8005ec6:	d523      	bpl.n	8005f10 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ec8:	2180      	movs	r1, #128	@ 0x80
 8005eca:	4b15      	ldr	r3, [pc, #84]	@ (8005f20 <UART_CheckIdleState+0xb8>)
 8005ecc:	2200      	movs	r2, #0
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	0020      	movs	r0, r4
 8005ed2:	0033      	movs	r3, r6
 8005ed4:	03c9      	lsls	r1, r1, #15
 8005ed6:	f7ff ff19 	bl	8005d0c <UART_WaitOnFlagUntilTimeout>
 8005eda:	2800      	cmp	r0, #0
 8005edc:	d018      	beq.n	8005f10 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ede:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ee8:	6821      	ldr	r1, [r4, #0]
 8005eea:	4e0e      	ldr	r6, [pc, #56]	@ (8005f24 <UART_CheckIdleState+0xbc>)
 8005eec:	680b      	ldr	r3, [r1, #0]
 8005eee:	4033      	ands	r3, r6
 8005ef0:	600b      	str	r3, [r1, #0]
 8005ef2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005efa:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005efe:	6821      	ldr	r1, [r4, #0]
 8005f00:	688b      	ldr	r3, [r1, #8]
 8005f02:	4393      	bics	r3, r2
 8005f04:	608b      	str	r3, [r1, #8]
 8005f06:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8005f0a:	2320      	movs	r3, #32
 8005f0c:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8005f0e:	e7d1      	b.n	8005eb4 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8005f10:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f12:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8005f14:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f16:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f18:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f1a:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8005f1c:	e7cb      	b.n	8005eb6 <UART_CheckIdleState+0x4e>
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	01ffffff 	.word	0x01ffffff
 8005f24:	fffffedf 	.word	0xfffffedf

08005f28 <HAL_UART_Init>:
{
 8005f28:	b510      	push	{r4, lr}
 8005f2a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8005f2c:	d101      	bne.n	8005f32 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8005f2e:	2001      	movs	r0, #1
}
 8005f30:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8005f32:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d104      	bne.n	8005f42 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8005f38:	0002      	movs	r2, r0
 8005f3a:	3278      	adds	r2, #120	@ 0x78
 8005f3c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8005f3e:	f7fd ff59 	bl	8003df4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8005f42:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8005f44:	2101      	movs	r1, #1
 8005f46:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005f48:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8005f4a:	6813      	ldr	r3, [r2, #0]
 8005f4c:	438b      	bics	r3, r1
 8005f4e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f50:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8005f56:	0020      	movs	r0, r4
 8005f58:	f7ff fe70 	bl	8005c3c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f5c:	0020      	movs	r0, r4
 8005f5e:	f7ff fd75 	bl	8005a4c <UART_SetConfig>
 8005f62:	2801      	cmp	r0, #1
 8005f64:	d0e3      	beq.n	8005f2e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	4907      	ldr	r1, [pc, #28]	@ (8005f88 <HAL_UART_Init+0x60>)
 8005f6a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8005f6c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f6e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f70:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f74:	689a      	ldr	r2, [r3, #8]
 8005f76:	438a      	bics	r2, r1
 8005f78:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	6819      	ldr	r1, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005f82:	f7ff ff71 	bl	8005e68 <UART_CheckIdleState>
 8005f86:	e7d3      	b.n	8005f30 <HAL_UART_Init+0x8>
 8005f88:	ffffb7ff 	.word	0xffffb7ff

08005f8c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f8c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <osKernelInitialize+0xe>
    stat = osErrorISR;
 8005f94:	2006      	movs	r0, #6
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8005f96:	4240      	negs	r0, r0
    }
  }

  return (stat);
 8005f98:	e00c      	b.n	8005fb4 <osKernelInitialize+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f9a:	f3ef 8210 	mrs	r2, PRIMASK
  return(result);
 8005f9e:	4b07      	ldr	r3, [pc, #28]	@ (8005fbc <osKernelInitialize+0x30>)
  if (IS_IRQ()) {
 8005fa0:	2a00      	cmp	r2, #0
 8005fa2:	d002      	beq.n	8005faa <osKernelInitialize+0x1e>
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	2a02      	cmp	r2, #2
 8005fa8:	d0f4      	beq.n	8005f94 <osKernelInitialize+0x8>
    if (KernelState == osKernelInactive) {
 8005faa:	6818      	ldr	r0, [r3, #0]
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d102      	bne.n	8005fb6 <osKernelInitialize+0x2a>
      KernelState = osKernelReady;
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
}
 8005fb4:	4770      	bx	lr
      stat = osError;
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	e7ed      	b.n	8005f96 <osKernelInitialize+0xa>
 8005fba:	46c0      	nop			@ (mov r8, r8)
 8005fbc:	20000afc 	.word	0x20000afc

08005fc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005fc0:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fc2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <osKernelStart+0x10>
    stat = osErrorISR;
 8005fca:	2006      	movs	r0, #6
      KernelState = osKernelRunning;
      /* Start the kernel scheduler */
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 8005fcc:	4240      	negs	r0, r0
    }
  }

  return (stat);
 8005fce:	e00f      	b.n	8005ff0 <osKernelStart+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fd0:	f3ef 8210 	mrs	r2, PRIMASK
  return(result);
 8005fd4:	4b08      	ldr	r3, [pc, #32]	@ (8005ff8 <osKernelStart+0x38>)
  if (IS_IRQ()) {
 8005fd6:	2a00      	cmp	r2, #0
 8005fd8:	d002      	beq.n	8005fe0 <osKernelStart+0x20>
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	2a02      	cmp	r2, #2
 8005fde:	d0f4      	beq.n	8005fca <osKernelStart+0xa>
    if (KernelState == osKernelReady) {
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	2a01      	cmp	r2, #1
 8005fe4:	d105      	bne.n	8005ff2 <osKernelStart+0x32>
      KernelState = osKernelRunning;
 8005fe6:	3201      	adds	r2, #1
 8005fe8:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005fea:	f000 fe05 	bl	8006bf8 <vTaskStartScheduler>
      stat = osOK;
 8005fee:	2000      	movs	r0, #0
}
 8005ff0:	bd10      	pop	{r4, pc}
      stat = osError;
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	e7ea      	b.n	8005fcc <osKernelStart+0xc>
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	20000afc 	.word	0x20000afc

08005ffc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ffe:	0014      	movs	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006000:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006002:	b089      	sub	sp, #36	@ 0x24
 8006004:	9105      	str	r1, [sp, #20]
  hTask = NULL;
 8006006:	9207      	str	r2, [sp, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006008:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 800600c:	2a00      	cmp	r2, #0
 800600e:	d132      	bne.n	8006076 <osThreadNew+0x7a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006010:	f3ef 8210 	mrs	r2, PRIMASK
 8006014:	2a00      	cmp	r2, #0
 8006016:	d003      	beq.n	8006020 <osThreadNew+0x24>
 8006018:	4a23      	ldr	r2, [pc, #140]	@ (80060a8 <osThreadNew+0xac>)
 800601a:	6812      	ldr	r2, [r2, #0]
 800601c:	2a02      	cmp	r2, #2
 800601e:	d02a      	beq.n	8006076 <osThreadNew+0x7a>
 8006020:	2800      	cmp	r0, #0
 8006022:	d028      	beq.n	8006076 <osThreadNew+0x7a>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8006024:	2c00      	cmp	r4, #0
 8006026:	d02f      	beq.n	8006088 <osThreadNew+0x8c>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8006028:	69a5      	ldr	r5, [r4, #24]
 800602a:	2d00      	cmp	r5, #0
 800602c:	d006      	beq.n	800603c <osThreadNew+0x40>
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800602e:	1e69      	subs	r1, r5, #1
        return (NULL);
 8006030:	2200      	movs	r2, #0
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006032:	2937      	cmp	r1, #55	@ 0x37
 8006034:	d903      	bls.n	800603e <osThreadNew+0x42>
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 8006036:	0010      	movs	r0, r2
 8006038:	b009      	add	sp, #36	@ 0x24
 800603a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    prio  = (UBaseType_t)osPriorityNormal;
 800603c:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800603e:	6861      	ldr	r1, [r4, #4]
        return (NULL);
 8006040:	2200      	movs	r2, #0
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006042:	07c9      	lsls	r1, r1, #31
 8006044:	d4f7      	bmi.n	8006036 <osThreadNew+0x3a>
      if (attr->stack_size > 0U) {
 8006046:	6966      	ldr	r6, [r4, #20]
    stack = configMINIMAL_STACK_SIZE;
 8006048:	3280      	adds	r2, #128	@ 0x80
      if (attr->stack_size > 0U) {
 800604a:	2e00      	cmp	r6, #0
 800604c:	d000      	beq.n	8006050 <osThreadNew+0x54>
        stack = attr->stack_size / sizeof(StackType_t);
 800604e:	08b2      	lsrs	r2, r6, #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006050:	68a7      	ldr	r7, [r4, #8]
      if (attr->name != NULL) {
 8006052:	6821      	ldr	r1, [r4, #0]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006054:	68e3      	ldr	r3, [r4, #12]
 8006056:	2f00      	cmp	r7, #0
 8006058:	d00f      	beq.n	800607a <osThreadNew+0x7e>
 800605a:	2b5b      	cmp	r3, #91	@ 0x5b
 800605c:	d90b      	bls.n	8006076 <osThreadNew+0x7a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800605e:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006060:	2c00      	cmp	r4, #0
 8006062:	d008      	beq.n	8006076 <osThreadNew+0x7a>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006064:	2e00      	cmp	r6, #0
 8006066:	d006      	beq.n	8006076 <osThreadNew+0x7a>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006068:	9b05      	ldr	r3, [sp, #20]
 800606a:	9702      	str	r7, [sp, #8]
 800606c:	9401      	str	r4, [sp, #4]
 800606e:	9500      	str	r5, [sp, #0]
 8006070:	f000 fd6f 	bl	8006b52 <xTaskCreateStatic>
 8006074:	9007      	str	r0, [sp, #28]
  return ((osThreadId_t)hTask);
 8006076:	9a07      	ldr	r2, [sp, #28]
 8006078:	e7dd      	b.n	8006036 <osThreadNew+0x3a>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1fb      	bne.n	8006076 <osThreadNew+0x7a>
 800607e:	6924      	ldr	r4, [r4, #16]
 8006080:	2c00      	cmp	r4, #0
 8006082:	d1f8      	bne.n	8006076 <osThreadNew+0x7a>
 8006084:	000c      	movs	r4, r1
 8006086:	e001      	b.n	800608c <osThreadNew+0x90>
    prio  = (UBaseType_t)osPriorityNormal;
 8006088:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 800608a:	2280      	movs	r2, #128	@ 0x80
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800608c:	a907      	add	r1, sp, #28
 800608e:	9101      	str	r1, [sp, #4]
 8006090:	9b05      	ldr	r3, [sp, #20]
 8006092:	0021      	movs	r1, r4
 8006094:	b292      	uxth	r2, r2
 8006096:	9500      	str	r5, [sp, #0]
 8006098:	f000 fd81 	bl	8006b9e <xTaskCreate>
 800609c:	2801      	cmp	r0, #1
 800609e:	d0ea      	beq.n	8006076 <osThreadNew+0x7a>
          hTask = NULL;
 80060a0:	2300      	movs	r3, #0
 80060a2:	9307      	str	r3, [sp, #28]
 80060a4:	e7e7      	b.n	8006076 <osThreadNew+0x7a>
 80060a6:	46c0      	nop			@ (mov r8, r8)
 80060a8:	20000afc 	.word	0x20000afc

080060ac <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80060ac:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060ae:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <osDelay+0x10>
    stat = osErrorISR;
 80060b6:	2006      	movs	r0, #6
 80060b8:	4240      	negs	r0, r0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80060ba:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060bc:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d003      	beq.n	80060cc <osDelay+0x20>
 80060c4:	4b04      	ldr	r3, [pc, #16]	@ (80060d8 <osDelay+0x2c>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d0f4      	beq.n	80060b6 <osDelay+0xa>
    if (ticks != 0U) {
 80060cc:	2800      	cmp	r0, #0
 80060ce:	d001      	beq.n	80060d4 <osDelay+0x28>
      vTaskDelay(ticks);
 80060d0:	f000 fec4 	bl	8006e5c <vTaskDelay>
    stat = osOK;
 80060d4:	2000      	movs	r0, #0
  return (stat);
 80060d6:	e7f0      	b.n	80060ba <osDelay+0xe>
 80060d8:	20000afc 	.word	0x20000afc

080060dc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80060dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80060de:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060e0:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d002      	beq.n	80060ee <osMessageQueueNew+0x12>
  hQueue = NULL;
 80060e8:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80060ea:	0028      	movs	r0, r5
 80060ec:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ee:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <osMessageQueueNew+0x22>
 80060f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006160 <osMessageQueueNew+0x84>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d0f4      	beq.n	80060e8 <osMessageQueueNew+0xc>
 80060fe:	2800      	cmp	r0, #0
 8006100:	d0f2      	beq.n	80060e8 <osMessageQueueNew+0xc>
 8006102:	2900      	cmp	r1, #0
 8006104:	d0f0      	beq.n	80060e8 <osMessageQueueNew+0xc>
    if (attr != NULL) {
 8006106:	2c00      	cmp	r4, #0
 8006108:	d01d      	beq.n	8006146 <osMessageQueueNew+0x6a>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800610a:	68a3      	ldr	r3, [r4, #8]
 800610c:	68e2      	ldr	r2, [r4, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d011      	beq.n	8006136 <osMessageQueueNew+0x5a>
 8006112:	2a4f      	cmp	r2, #79	@ 0x4f
 8006114:	d9e8      	bls.n	80060e8 <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006116:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006118:	2a00      	cmp	r2, #0
 800611a:	d0e5      	beq.n	80060e8 <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800611c:	000d      	movs	r5, r1
 800611e:	4345      	muls	r5, r0
 8006120:	6966      	ldr	r6, [r4, #20]
 8006122:	42ae      	cmp	r6, r5
 8006124:	d3e0      	bcc.n	80060e8 <osMessageQueueNew+0xc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006126:	2500      	movs	r5, #0
 8006128:	9500      	str	r5, [sp, #0]
 800612a:	f000 f9a6 	bl	800647a <xQueueGenericCreateStatic>
 800612e:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 8006130:	d0da      	beq.n	80060e8 <osMessageQueueNew+0xc>
        name = attr->name;
 8006132:	6824      	ldr	r4, [r4, #0]
 8006134:	e00e      	b.n	8006154 <osMessageQueueNew+0x78>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006136:	2a00      	cmp	r2, #0
 8006138:	d1d6      	bne.n	80060e8 <osMessageQueueNew+0xc>
 800613a:	6923      	ldr	r3, [r4, #16]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1d3      	bne.n	80060e8 <osMessageQueueNew+0xc>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006140:	6963      	ldr	r3, [r4, #20]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1d0      	bne.n	80060e8 <osMessageQueueNew+0xc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8006146:	2200      	movs	r2, #0
 8006148:	f000 f9c8 	bl	80064dc <xQueueGenericCreate>
 800614c:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800614e:	d0cb      	beq.n	80060e8 <osMessageQueueNew+0xc>
      if (attr != NULL) {
 8006150:	2c00      	cmp	r4, #0
 8006152:	d1ee      	bne.n	8006132 <osMessageQueueNew+0x56>
      vQueueAddToRegistry (hQueue, name);
 8006154:	0021      	movs	r1, r4
 8006156:	0028      	movs	r0, r5
 8006158:	f000 fb7e 	bl	8006858 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 800615c:	e7c5      	b.n	80060ea <osMessageQueueNew+0xe>
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	20000afc 	.word	0x20000afc

08006164 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006164:	b513      	push	{r0, r1, r4, lr}
 8006166:	001c      	movs	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006168:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800616c:	2b00      	cmp	r3, #0
 800616e:	d004      	beq.n	800617a <osMessageQueuePut+0x16>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006170:	2800      	cmp	r0, #0
 8006172:	d118      	bne.n	80061a6 <osMessageQueuePut+0x42>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 8006174:	2004      	movs	r0, #4
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
        if (timeout != 0U) {
          stat = osErrorTimeout;
 8006176:	4240      	negs	r0, r0
        }
      }
    }
  }

  return (stat);
 8006178:	e026      	b.n	80061c8 <osMessageQueuePut+0x64>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800617a:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <osMessageQueuePut+0x26>
 8006182:	4b14      	ldr	r3, [pc, #80]	@ (80061d4 <osMessageQueuePut+0x70>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d0f2      	beq.n	8006170 <osMessageQueuePut+0xc>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800618a:	2800      	cmp	r0, #0
 800618c:	d0f2      	beq.n	8006174 <osMessageQueuePut+0x10>
 800618e:	2900      	cmp	r1, #0
 8006190:	d0f0      	beq.n	8006174 <osMessageQueuePut+0x10>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006192:	2300      	movs	r3, #0
 8006194:	0022      	movs	r2, r4
 8006196:	f000 f9c4 	bl	8006522 <xQueueGenericSend>
 800619a:	2801      	cmp	r0, #1
 800619c:	d013      	beq.n	80061c6 <osMessageQueuePut+0x62>
        if (timeout != 0U) {
 800619e:	2c00      	cmp	r4, #0
 80061a0:	d00c      	beq.n	80061bc <osMessageQueuePut+0x58>
          stat = osErrorTimeout;
 80061a2:	2002      	movs	r0, #2
 80061a4:	e7e7      	b.n	8006176 <osMessageQueuePut+0x12>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80061a6:	2900      	cmp	r1, #0
 80061a8:	d0e4      	beq.n	8006174 <osMessageQueuePut+0x10>
 80061aa:	2c00      	cmp	r4, #0
 80061ac:	d1e2      	bne.n	8006174 <osMessageQueuePut+0x10>
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80061ae:	0023      	movs	r3, r4
 80061b0:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80061b2:	9401      	str	r4, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80061b4:	f000 fa44 	bl	8006640 <xQueueGenericSendFromISR>
 80061b8:	2801      	cmp	r0, #1
 80061ba:	d001      	beq.n	80061c0 <osMessageQueuePut+0x5c>
        stat = osErrorResource;
 80061bc:	2003      	movs	r0, #3
 80061be:	e7da      	b.n	8006176 <osMessageQueuePut+0x12>
        portYIELD_FROM_ISR (yield);
 80061c0:	9b01      	ldr	r3, [sp, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <osMessageQueuePut+0x66>
  stat = osOK;
 80061c6:	2000      	movs	r0, #0
}
 80061c8:	bd16      	pop	{r1, r2, r4, pc}
        portYIELD_FROM_ISR (yield);
 80061ca:	2280      	movs	r2, #128	@ 0x80
 80061cc:	4b02      	ldr	r3, [pc, #8]	@ (80061d8 <osMessageQueuePut+0x74>)
 80061ce:	0552      	lsls	r2, r2, #21
 80061d0:	601a      	str	r2, [r3, #0]
 80061d2:	e7f8      	b.n	80061c6 <osMessageQueuePut+0x62>
 80061d4:	20000afc 	.word	0x20000afc
 80061d8:	e000ed04 	.word	0xe000ed04

080061dc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80061dc:	b513      	push	{r0, r1, r4, lr}
 80061de:	001c      	movs	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061e0:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <osMessageQueueGet+0x16>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d117      	bne.n	800621c <osMessageQueueGet+0x40>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 80061ec:	2004      	movs	r0, #4
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
        if (timeout != 0U) {
          stat = osErrorTimeout;
 80061ee:	4240      	negs	r0, r0
        }
      }
    }
  }

  return (stat);
 80061f0:	e024      	b.n	800623c <osMessageQueueGet+0x60>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f2:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <osMessageQueueGet+0x26>
 80061fa:	4b13      	ldr	r3, [pc, #76]	@ (8006248 <osMessageQueueGet+0x6c>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d0f2      	beq.n	80061e8 <osMessageQueueGet+0xc>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006202:	2800      	cmp	r0, #0
 8006204:	d0f2      	beq.n	80061ec <osMessageQueueGet+0x10>
 8006206:	2900      	cmp	r1, #0
 8006208:	d0f0      	beq.n	80061ec <osMessageQueueGet+0x10>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800620a:	0022      	movs	r2, r4
 800620c:	f000 fa60 	bl	80066d0 <xQueueReceive>
 8006210:	2801      	cmp	r0, #1
 8006212:	d012      	beq.n	800623a <osMessageQueueGet+0x5e>
        if (timeout != 0U) {
 8006214:	2c00      	cmp	r4, #0
 8006216:	d00b      	beq.n	8006230 <osMessageQueueGet+0x54>
          stat = osErrorTimeout;
 8006218:	2002      	movs	r0, #2
 800621a:	e7e8      	b.n	80061ee <osMessageQueueGet+0x12>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800621c:	2900      	cmp	r1, #0
 800621e:	d0e5      	beq.n	80061ec <osMessageQueueGet+0x10>
 8006220:	2c00      	cmp	r4, #0
 8006222:	d1e3      	bne.n	80061ec <osMessageQueueGet+0x10>
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006224:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8006226:	9401      	str	r4, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006228:	f000 fad7 	bl	80067da <xQueueReceiveFromISR>
 800622c:	2801      	cmp	r0, #1
 800622e:	d001      	beq.n	8006234 <osMessageQueueGet+0x58>
        stat = osErrorResource;
 8006230:	2003      	movs	r0, #3
 8006232:	e7dc      	b.n	80061ee <osMessageQueueGet+0x12>
        portYIELD_FROM_ISR (yield);
 8006234:	9b01      	ldr	r3, [sp, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <osMessageQueueGet+0x62>
  stat = osOK;
 800623a:	2000      	movs	r0, #0
}
 800623c:	bd16      	pop	{r1, r2, r4, pc}
        portYIELD_FROM_ISR (yield);
 800623e:	2280      	movs	r2, #128	@ 0x80
 8006240:	4b02      	ldr	r3, [pc, #8]	@ (800624c <osMessageQueueGet+0x70>)
 8006242:	0552      	lsls	r2, r2, #21
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	e7f8      	b.n	800623a <osMessageQueueGet+0x5e>
 8006248:	20000afc 	.word	0x20000afc
 800624c:	e000ed04 	.word	0xe000ed04

08006250 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006250:	4b03      	ldr	r3, [pc, #12]	@ (8006260 <vApplicationGetIdleTaskMemory+0x10>)
 8006252:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006254:	4b03      	ldr	r3, [pc, #12]	@ (8006264 <vApplicationGetIdleTaskMemory+0x14>)
 8006256:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006258:	2380      	movs	r3, #128	@ 0x80
 800625a:	6013      	str	r3, [r2, #0]
}
 800625c:	4770      	bx	lr
 800625e:	46c0      	nop			@ (mov r8, r8)
 8006260:	20000aa0 	.word	0x20000aa0
 8006264:	200008a0 	.word	0x200008a0

08006268 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006268:	4b03      	ldr	r3, [pc, #12]	@ (8006278 <vApplicationGetTimerTaskMemory+0x10>)
 800626a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800626c:	4b03      	ldr	r3, [pc, #12]	@ (800627c <vApplicationGetTimerTaskMemory+0x14>)
 800626e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006270:	2380      	movs	r3, #128	@ 0x80
 8006272:	005b      	lsls	r3, r3, #1
 8006274:	6013      	str	r3, [r2, #0]
}
 8006276:	4770      	bx	lr
 8006278:	20000844 	.word	0x20000844
 800627c:	20000444 	.word	0x20000444

08006280 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006280:	0003      	movs	r3, r0
 8006282:	3308      	adds	r3, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006284:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006286:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006288:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800628a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800628c:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800628e:	4252      	negs	r2, r2
 8006290:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006292:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006294:	4770      	bx	lr

08006296 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800629a:	4770      	bx	lr

0800629c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800629c:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800629e:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80062a0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062a2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062a4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80062a6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80062a8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80062aa:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80062ac:	3301      	adds	r3, #1
 80062ae:	6003      	str	r3, [r0, #0]
}
 80062b0:	4770      	bx	lr

080062b2 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80062b2:	0002      	movs	r2, r0
{
 80062b4:	b530      	push	{r4, r5, lr}
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80062b6:	680c      	ldr	r4, [r1, #0]
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80062b8:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80062ba:	1c63      	adds	r3, r4, #1
 80062bc:	d10a      	bne.n	80062d4 <vListInsert+0x22>
		pxIterator = pxList->xListEnd.pxPrevious;
 80062be:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062c4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062c6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80062c8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80062ca:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80062cc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80062ce:	3301      	adds	r3, #1
 80062d0:	6003      	str	r3, [r0, #0]
}
 80062d2:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80062d4:	0013      	movs	r3, r2
 80062d6:	6852      	ldr	r2, [r2, #4]
 80062d8:	6815      	ldr	r5, [r2, #0]
 80062da:	42a5      	cmp	r5, r4
 80062dc:	d9fa      	bls.n	80062d4 <vListInsert+0x22>
 80062de:	e7ef      	b.n	80062c0 <vListInsert+0xe>

080062e0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80062e0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062e2:	6841      	ldr	r1, [r0, #4]
 80062e4:	6882      	ldr	r2, [r0, #8]
 80062e6:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062e8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062ea:	6859      	ldr	r1, [r3, #4]
 80062ec:	4281      	cmp	r1, r0
 80062ee:	d100      	bne.n	80062f2 <uxListRemove+0x12>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80062f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80062f2:	2200      	movs	r2, #0
 80062f4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	3a01      	subs	r2, #1
 80062fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80062fc:	6818      	ldr	r0, [r3, #0]
}
 80062fe:	4770      	bx	lr

08006300 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006300:	b510      	push	{r4, lr}
 8006302:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006304:	f001 f916 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006308:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800630a:	f001 f91f 	bl	800754c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800630e:	4260      	negs	r0, r4
 8006310:	4160      	adcs	r0, r4

	return xReturn;
}
 8006312:	bd10      	pop	{r4, pc}

08006314 <prvCopyDataToQueue>:
{
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	0016      	movs	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006318:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 800631a:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800631c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800631e:	2a00      	cmp	r2, #0
 8006320:	d109      	bne.n	8006336 <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006322:	6806      	ldr	r6, [r0, #0]
 8006324:	2e00      	cmp	r6, #0
 8006326:	d112      	bne.n	800634e <prvCopyDataToQueue+0x3a>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006328:	6880      	ldr	r0, [r0, #8]
 800632a:	f000 fe9d 	bl	8007068 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800632e:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006330:	3501      	adds	r5, #1
 8006332:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8006334:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8006336:	2e00      	cmp	r6, #0
 8006338:	d10e      	bne.n	8006358 <prvCopyDataToQueue+0x44>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800633a:	6840      	ldr	r0, [r0, #4]
 800633c:	f002 f856 	bl	80083ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006340:	6863      	ldr	r3, [r4, #4]
 8006342:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006344:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006346:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006348:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800634a:	4293      	cmp	r3, r2
 800634c:	d201      	bcs.n	8006352 <prvCopyDataToQueue+0x3e>
BaseType_t xReturn = pdFALSE;
 800634e:	2000      	movs	r0, #0
 8006350:	e7ee      	b.n	8006330 <prvCopyDataToQueue+0x1c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	6063      	str	r3, [r4, #4]
 8006356:	e7fa      	b.n	800634e <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006358:	68c0      	ldr	r0, [r0, #12]
 800635a:	f002 f847 	bl	80083ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800635e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006360:	68e3      	ldr	r3, [r4, #12]
 8006362:	4251      	negs	r1, r2
 8006364:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006366:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006368:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800636a:	4293      	cmp	r3, r2
 800636c:	d202      	bcs.n	8006374 <prvCopyDataToQueue+0x60>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800636e:	68a3      	ldr	r3, [r4, #8]
 8006370:	185b      	adds	r3, r3, r1
 8006372:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
 8006374:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
 8006376:	2e02      	cmp	r6, #2
 8006378:	d1da      	bne.n	8006330 <prvCopyDataToQueue+0x1c>
				--uxMessagesWaiting;
 800637a:	002b      	movs	r3, r5
 800637c:	1e5a      	subs	r2, r3, #1
 800637e:	4193      	sbcs	r3, r2
 8006380:	1aed      	subs	r5, r5, r3
 8006382:	e7d5      	b.n	8006330 <prvCopyDataToQueue+0x1c>

08006384 <prvCopyDataFromQueue>:
{
 8006384:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006386:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8006388:	0008      	movs	r0, r1
 800638a:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800638c:	2a00      	cmp	r2, #0
 800638e:	d00a      	beq.n	80063a6 <prvCopyDataFromQueue+0x22>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006390:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006392:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006394:	18a4      	adds	r4, r4, r2
 8006396:	60dc      	str	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006398:	428c      	cmp	r4, r1
 800639a:	d301      	bcc.n	80063a0 <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800639c:	6819      	ldr	r1, [r3, #0]
 800639e:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063a0:	68d9      	ldr	r1, [r3, #12]
 80063a2:	f002 f823 	bl	80083ec <memcpy>
}
 80063a6:	bd10      	pop	{r4, pc}

080063a8 <prvUnlockQueue>:
{
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	0004      	movs	r4, r0
		int8_t cTxLock = pxQueue->cTxLock;
 80063ac:	0026      	movs	r6, r4
 80063ae:	3645      	adds	r6, #69	@ 0x45
	taskENTER_CRITICAL();
 80063b0:	f001 f8c0 	bl	8007534 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80063b4:	7835      	ldrb	r5, [r6, #0]
			--cTxLock;
 80063b6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063b8:	2d00      	cmp	r5, #0
 80063ba:	dd02      	ble.n	80063c2 <prvUnlockQueue+0x1a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063bc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d113      	bne.n	80063ea <prvUnlockQueue+0x42>
		pxQueue->cTxLock = queueUNLOCKED;
 80063c2:	23ff      	movs	r3, #255	@ 0xff
 80063c4:	7033      	strb	r3, [r6, #0]
		int8_t cRxLock = pxQueue->cRxLock;
 80063c6:	0026      	movs	r6, r4
 80063c8:	3644      	adds	r6, #68	@ 0x44
	taskEXIT_CRITICAL();
 80063ca:	f001 f8bf 	bl	800754c <vPortExitCritical>
	taskENTER_CRITICAL();
 80063ce:	f001 f8b1 	bl	8007534 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80063d2:	7835      	ldrb	r5, [r6, #0]
				--cRxLock;
 80063d4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063d6:	2d00      	cmp	r5, #0
 80063d8:	dd02      	ble.n	80063e0 <prvUnlockQueue+0x38>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063da:	6923      	ldr	r3, [r4, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10e      	bne.n	80063fe <prvUnlockQueue+0x56>
		pxQueue->cRxLock = queueUNLOCKED;
 80063e0:	23ff      	movs	r3, #255	@ 0xff
 80063e2:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();
 80063e4:	f001 f8b2 	bl	800754c <vPortExitCritical>
}
 80063e8:	bd70      	pop	{r4, r5, r6, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063ea:	0020      	movs	r0, r4
 80063ec:	3024      	adds	r0, #36	@ 0x24
 80063ee:	f000 fdaf 	bl	8006f50 <xTaskRemoveFromEventList>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d001      	beq.n	80063fa <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80063f6:	f000 fe21 	bl	800703c <vTaskMissedYield>
			--cTxLock;
 80063fa:	3d01      	subs	r5, #1
 80063fc:	e7db      	b.n	80063b6 <prvUnlockQueue+0xe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063fe:	0020      	movs	r0, r4
 8006400:	3010      	adds	r0, #16
 8006402:	f000 fda5 	bl	8006f50 <xTaskRemoveFromEventList>
 8006406:	2800      	cmp	r0, #0
 8006408:	d001      	beq.n	800640e <prvUnlockQueue+0x66>
					vTaskMissedYield();
 800640a:	f000 fe17 	bl	800703c <vTaskMissedYield>
				--cRxLock;
 800640e:	3d01      	subs	r5, #1
 8006410:	e7e0      	b.n	80063d4 <prvUnlockQueue+0x2c>

08006412 <xQueueGenericReset>:
{
 8006412:	b570      	push	{r4, r5, r6, lr}
 8006414:	0004      	movs	r4, r0
 8006416:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8006418:	2800      	cmp	r0, #0
 800641a:	d101      	bne.n	8006420 <xQueueGenericReset+0xe>
 800641c:	b672      	cpsid	i
 800641e:	e7fe      	b.n	800641e <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8006420:	f001 f888 	bl	8007534 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006424:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8006426:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006428:	6822      	ldr	r2, [r4, #0]
 800642a:	434b      	muls	r3, r1
 800642c:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800642e:	1a5b      	subs	r3, r3, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006430:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006432:	18d2      	adds	r2, r2, r3
		pxQueue->cRxLock = queueUNLOCKED;
 8006434:	0023      	movs	r3, r4
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006436:	60a0      	str	r0, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006438:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800643a:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800643c:	22ff      	movs	r2, #255	@ 0xff
 800643e:	3344      	adds	r3, #68	@ 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006440:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8006442:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8006444:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8006446:	4285      	cmp	r5, r0
 8006448:	d10e      	bne.n	8006468 <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800644a:	6923      	ldr	r3, [r4, #16]
 800644c:	4283      	cmp	r3, r0
 800644e:	d007      	beq.n	8006460 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006450:	0020      	movs	r0, r4
 8006452:	3010      	adds	r0, #16
 8006454:	f000 fd7c 	bl	8006f50 <xTaskRemoveFromEventList>
 8006458:	2800      	cmp	r0, #0
 800645a:	d001      	beq.n	8006460 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 800645c:	f001 f85e 	bl	800751c <vPortYield>
	taskEXIT_CRITICAL();
 8006460:	f001 f874 	bl	800754c <vPortExitCritical>
}
 8006464:	2001      	movs	r0, #1
 8006466:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006468:	0020      	movs	r0, r4
 800646a:	3010      	adds	r0, #16
 800646c:	f7ff ff08 	bl	8006280 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006470:	0020      	movs	r0, r4
 8006472:	3024      	adds	r0, #36	@ 0x24
 8006474:	f7ff ff04 	bl	8006280 <vListInitialise>
 8006478:	e7f2      	b.n	8006460 <xQueueGenericReset+0x4e>

0800647a <xQueueGenericCreateStatic>:
	{
 800647a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800647c:	001c      	movs	r4, r3
 800647e:	ab06      	add	r3, sp, #24
 8006480:	781d      	ldrb	r5, [r3, #0]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006482:	2800      	cmp	r0, #0
 8006484:	d101      	bne.n	800648a <xQueueGenericCreateStatic+0x10>
 8006486:	b672      	cpsid	i
 8006488:	e7fe      	b.n	8006488 <xQueueGenericCreateStatic+0xe>
		configASSERT( pxStaticQueue != NULL );
 800648a:	2c00      	cmp	r4, #0
 800648c:	d101      	bne.n	8006492 <xQueueGenericCreateStatic+0x18>
 800648e:	b672      	cpsid	i
 8006490:	e7fe      	b.n	8006490 <xQueueGenericCreateStatic+0x16>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006492:	2a00      	cmp	r2, #0
 8006494:	d003      	beq.n	800649e <xQueueGenericCreateStatic+0x24>
 8006496:	2900      	cmp	r1, #0
 8006498:	d105      	bne.n	80064a6 <xQueueGenericCreateStatic+0x2c>
 800649a:	b672      	cpsid	i
 800649c:	e7fe      	b.n	800649c <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800649e:	2900      	cmp	r1, #0
 80064a0:	d001      	beq.n	80064a6 <xQueueGenericCreateStatic+0x2c>
 80064a2:	b672      	cpsid	i
 80064a4:	e7fe      	b.n	80064a4 <xQueueGenericCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80064a6:	2350      	movs	r3, #80	@ 0x50
 80064a8:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80064aa:	9b01      	ldr	r3, [sp, #4]
 80064ac:	2b50      	cmp	r3, #80	@ 0x50
 80064ae:	d001      	beq.n	80064b4 <xQueueGenericCreateStatic+0x3a>
 80064b0:	b672      	cpsid	i
 80064b2:	e7fe      	b.n	80064b2 <xQueueGenericCreateStatic+0x38>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80064b4:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80064b6:	0023      	movs	r3, r4
 80064b8:	2601      	movs	r6, #1
 80064ba:	3346      	adds	r3, #70	@ 0x46
 80064bc:	701e      	strb	r6, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80064be:	2900      	cmp	r1, #0
 80064c0:	d100      	bne.n	80064c4 <xQueueGenericCreateStatic+0x4a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064c2:	0022      	movs	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 80064c4:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064c6:	6421      	str	r1, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064c8:	0020      	movs	r0, r4
 80064ca:	2101      	movs	r1, #1
 80064cc:	6022      	str	r2, [r4, #0]
 80064ce:	f7ff ffa0 	bl	8006412 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80064d2:	0023      	movs	r3, r4
 80064d4:	334c      	adds	r3, #76	@ 0x4c
	}
 80064d6:	0020      	movs	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 80064d8:	701d      	strb	r5, [r3, #0]
	}
 80064da:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

080064dc <xQueueGenericCreate>:
	{
 80064dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064de:	0006      	movs	r6, r0
 80064e0:	000d      	movs	r5, r1
 80064e2:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064e4:	2800      	cmp	r0, #0
 80064e6:	d101      	bne.n	80064ec <xQueueGenericCreate+0x10>
 80064e8:	b672      	cpsid	i
 80064ea:	e7fe      	b.n	80064ea <xQueueGenericCreate+0xe>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ec:	0008      	movs	r0, r1
 80064ee:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80064f0:	3050      	adds	r0, #80	@ 0x50
 80064f2:	f001 f89d 	bl	8007630 <pvPortMalloc>
 80064f6:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 80064f8:	d011      	beq.n	800651e <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80064fa:	0003      	movs	r3, r0
 80064fc:	2200      	movs	r2, #0
 80064fe:	3346      	adds	r3, #70	@ 0x46
 8006500:	701a      	strb	r2, [r3, #0]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006502:	0003      	movs	r3, r0
	if( uxItemSize == ( UBaseType_t ) 0 )
 8006504:	4295      	cmp	r5, r2
 8006506:	d000      	beq.n	800650a <xQueueGenericCreate+0x2e>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006508:	3350      	adds	r3, #80	@ 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800650a:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800650c:	2101      	movs	r1, #1
 800650e:	0020      	movs	r0, r4
	pxNewQueue->uxLength = uxQueueLength;
 8006510:	63e6      	str	r6, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006512:	6425      	str	r5, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006514:	f7ff ff7d 	bl	8006412 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8006518:	0023      	movs	r3, r4
 800651a:	334c      	adds	r3, #76	@ 0x4c
 800651c:	701f      	strb	r7, [r3, #0]
	}
 800651e:	0020      	movs	r0, r4
 8006520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006522 <xQueueGenericSend>:
{
 8006522:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006524:	b085      	sub	sp, #20
 8006526:	0004      	movs	r4, r0
 8006528:	000f      	movs	r7, r1
 800652a:	001e      	movs	r6, r3
 800652c:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800652e:	2800      	cmp	r0, #0
 8006530:	d101      	bne.n	8006536 <xQueueGenericSend+0x14>
 8006532:	b672      	cpsid	i
 8006534:	e7fe      	b.n	8006534 <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006536:	2900      	cmp	r1, #0
 8006538:	d104      	bne.n	8006544 <xQueueGenericSend+0x22>
 800653a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800653c:	2b00      	cmp	r3, #0
 800653e:	d001      	beq.n	8006544 <xQueueGenericSend+0x22>
 8006540:	b672      	cpsid	i
 8006542:	e7fe      	b.n	8006542 <xQueueGenericSend+0x20>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006544:	2e02      	cmp	r6, #2
 8006546:	d104      	bne.n	8006552 <xQueueGenericSend+0x30>
 8006548:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800654a:	2b01      	cmp	r3, #1
 800654c:	d001      	beq.n	8006552 <xQueueGenericSend+0x30>
 800654e:	b672      	cpsid	i
 8006550:	e7fe      	b.n	8006550 <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006552:	f000 fd79 	bl	8007048 <xTaskGetSchedulerState>
 8006556:	1e05      	subs	r5, r0, #0
 8006558:	d01b      	beq.n	8006592 <xQueueGenericSend+0x70>
 800655a:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 800655c:	f000 ffea 	bl	8007534 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006560:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006562:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006564:	429a      	cmp	r2, r3
 8006566:	d219      	bcs.n	800659c <xQueueGenericSend+0x7a>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006568:	0032      	movs	r2, r6
 800656a:	0039      	movs	r1, r7
 800656c:	0020      	movs	r0, r4
 800656e:	f7ff fed1 	bl	8006314 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006572:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006574:	2b00      	cmp	r3, #0
 8006576:	d003      	beq.n	8006580 <xQueueGenericSend+0x5e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006578:	0020      	movs	r0, r4
 800657a:	3024      	adds	r0, #36	@ 0x24
 800657c:	f000 fce8 	bl	8006f50 <xTaskRemoveFromEventList>
 8006580:	2800      	cmp	r0, #0
 8006582:	d001      	beq.n	8006588 <xQueueGenericSend+0x66>
							queueYIELD_IF_USING_PREEMPTION();
 8006584:	f000 ffca 	bl	800751c <vPortYield>
				taskEXIT_CRITICAL();
 8006588:	f000 ffe0 	bl	800754c <vPortExitCritical>
				return pdPASS;
 800658c:	2001      	movs	r0, #1
}
 800658e:	b005      	add	sp, #20
 8006590:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006592:	9b01      	ldr	r3, [sp, #4]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d0e1      	beq.n	800655c <xQueueGenericSend+0x3a>
 8006598:	b672      	cpsid	i
 800659a:	e7fe      	b.n	800659a <xQueueGenericSend+0x78>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800659c:	2e02      	cmp	r6, #2
 800659e:	d0e3      	beq.n	8006568 <xQueueGenericSend+0x46>
				if( xTicksToWait == ( TickType_t ) 0 )
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <xQueueGenericSend+0x8c>
					taskEXIT_CRITICAL();
 80065a6:	f000 ffd1 	bl	800754c <vPortExitCritical>
					return errQUEUE_FULL;
 80065aa:	2000      	movs	r0, #0
 80065ac:	e7ef      	b.n	800658e <xQueueGenericSend+0x6c>
				else if( xEntryTimeSet == pdFALSE )
 80065ae:	2d00      	cmp	r5, #0
 80065b0:	d102      	bne.n	80065b8 <xQueueGenericSend+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065b2:	a802      	add	r0, sp, #8
 80065b4:	f000 fd06 	bl	8006fc4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80065b8:	f000 ffc8 	bl	800754c <vPortExitCritical>
		vTaskSuspendAll();
 80065bc:	f000 fb52 	bl	8006c64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065c0:	f000 ffb8 	bl	8007534 <vPortEnterCritical>
 80065c4:	0022      	movs	r2, r4
 80065c6:	3244      	adds	r2, #68	@ 0x44
 80065c8:	7813      	ldrb	r3, [r2, #0]
 80065ca:	b25b      	sxtb	r3, r3
 80065cc:	3301      	adds	r3, #1
 80065ce:	d101      	bne.n	80065d4 <xQueueGenericSend+0xb2>
 80065d0:	2300      	movs	r3, #0
 80065d2:	7013      	strb	r3, [r2, #0]
 80065d4:	0022      	movs	r2, r4
 80065d6:	3245      	adds	r2, #69	@ 0x45
 80065d8:	7813      	ldrb	r3, [r2, #0]
 80065da:	b25b      	sxtb	r3, r3
 80065dc:	3301      	adds	r3, #1
 80065de:	d101      	bne.n	80065e4 <xQueueGenericSend+0xc2>
 80065e0:	2300      	movs	r3, #0
 80065e2:	7013      	strb	r3, [r2, #0]
 80065e4:	f000 ffb2 	bl	800754c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065e8:	a901      	add	r1, sp, #4
 80065ea:	a802      	add	r0, sp, #8
 80065ec:	f000 fcf6 	bl	8006fdc <xTaskCheckForTimeOut>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d11f      	bne.n	8006634 <xQueueGenericSend+0x112>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065f4:	f000 ff9e 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065f8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80065fa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d110      	bne.n	8006622 <xQueueGenericSend+0x100>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8006600:	f000 ffa4 	bl	800754c <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006604:	0020      	movs	r0, r4
 8006606:	9901      	ldr	r1, [sp, #4]
 8006608:	3010      	adds	r0, #16
 800660a:	f000 fc77 	bl	8006efc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800660e:	0020      	movs	r0, r4
 8006610:	f7ff feca 	bl	80063a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006614:	f000 fbba 	bl	8006d8c <xTaskResumeAll>
 8006618:	2800      	cmp	r0, #0
 800661a:	d109      	bne.n	8006630 <xQueueGenericSend+0x10e>
					portYIELD_WITHIN_API();
 800661c:	f000 ff7e 	bl	800751c <vPortYield>
 8006620:	e006      	b.n	8006630 <xQueueGenericSend+0x10e>
	taskEXIT_CRITICAL();
 8006622:	f000 ff93 	bl	800754c <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8006626:	0020      	movs	r0, r4
 8006628:	f7ff febe 	bl	80063a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800662c:	f000 fbae 	bl	8006d8c <xTaskResumeAll>
 8006630:	2501      	movs	r5, #1
 8006632:	e793      	b.n	800655c <xQueueGenericSend+0x3a>
			prvUnlockQueue( pxQueue );
 8006634:	0020      	movs	r0, r4
 8006636:	f7ff feb7 	bl	80063a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800663a:	f000 fba7 	bl	8006d8c <xTaskResumeAll>
			return errQUEUE_FULL;
 800663e:	e7b4      	b.n	80065aa <xQueueGenericSend+0x88>

08006640 <xQueueGenericSendFromISR>:
{
 8006640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006642:	b085      	sub	sp, #20
 8006644:	0004      	movs	r4, r0
 8006646:	0017      	movs	r7, r2
 8006648:	001e      	movs	r6, r3
 800664a:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 800664c:	2800      	cmp	r0, #0
 800664e:	d101      	bne.n	8006654 <xQueueGenericSendFromISR+0x14>
 8006650:	b672      	cpsid	i
 8006652:	e7fe      	b.n	8006652 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006654:	9b01      	ldr	r3, [sp, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d104      	bne.n	8006664 <xQueueGenericSendFromISR+0x24>
 800665a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <xQueueGenericSendFromISR+0x24>
 8006660:	b672      	cpsid	i
 8006662:	e7fe      	b.n	8006662 <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006664:	2e02      	cmp	r6, #2
 8006666:	d104      	bne.n	8006672 <xQueueGenericSendFromISR+0x32>
 8006668:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800666a:	2b01      	cmp	r3, #1
 800666c:	d001      	beq.n	8006672 <xQueueGenericSendFromISR+0x32>
 800666e:	b672      	cpsid	i
 8006670:	e7fe      	b.n	8006670 <xQueueGenericSendFromISR+0x30>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006672:	f000 ff79 	bl	8007568 <ulSetInterruptMaskFromISR>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006676:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006678:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800667a:	9003      	str	r0, [sp, #12]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800667c:	429a      	cmp	r2, r3
 800667e:	d302      	bcc.n	8006686 <xQueueGenericSendFromISR+0x46>
			xReturn = errQUEUE_FULL;
 8006680:	2500      	movs	r5, #0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006682:	2e02      	cmp	r6, #2
 8006684:	d119      	bne.n	80066ba <xQueueGenericSendFromISR+0x7a>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006686:	0023      	movs	r3, r4
 8006688:	3345      	adds	r3, #69	@ 0x45
 800668a:	9302      	str	r3, [sp, #8]
 800668c:	781d      	ldrb	r5, [r3, #0]
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800668e:	0032      	movs	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 8006690:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006692:	0020      	movs	r0, r4
 8006694:	9901      	ldr	r1, [sp, #4]
 8006696:	f7ff fe3d 	bl	8006314 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800669a:	1c6b      	adds	r3, r5, #1
 800669c:	d113      	bne.n	80066c6 <xQueueGenericSendFromISR+0x86>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800669e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d009      	beq.n	80066b8 <xQueueGenericSendFromISR+0x78>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066a4:	0020      	movs	r0, r4
 80066a6:	3024      	adds	r0, #36	@ 0x24
 80066a8:	f000 fc52 	bl	8006f50 <xTaskRemoveFromEventList>
 80066ac:	2800      	cmp	r0, #0
 80066ae:	d003      	beq.n	80066b8 <xQueueGenericSendFromISR+0x78>
							if( pxHigherPriorityTaskWoken != NULL )
 80066b0:	2f00      	cmp	r7, #0
 80066b2:	d001      	beq.n	80066b8 <xQueueGenericSendFromISR+0x78>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 80066b8:	2501      	movs	r5, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80066ba:	9803      	ldr	r0, [sp, #12]
 80066bc:	f000 ff58 	bl	8007570 <vClearInterruptMaskFromISR>
}
 80066c0:	0028      	movs	r0, r5
 80066c2:	b005      	add	sp, #20
 80066c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066c6:	9b02      	ldr	r3, [sp, #8]
 80066c8:	3501      	adds	r5, #1
 80066ca:	b26d      	sxtb	r5, r5
 80066cc:	701d      	strb	r5, [r3, #0]
 80066ce:	e7f3      	b.n	80066b8 <xQueueGenericSendFromISR+0x78>

080066d0 <xQueueReceive>:
{
 80066d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066d2:	b085      	sub	sp, #20
 80066d4:	0004      	movs	r4, r0
 80066d6:	000e      	movs	r6, r1
 80066d8:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80066da:	2800      	cmp	r0, #0
 80066dc:	d101      	bne.n	80066e2 <xQueueReceive+0x12>
 80066de:	b672      	cpsid	i
 80066e0:	e7fe      	b.n	80066e0 <xQueueReceive+0x10>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066e2:	2900      	cmp	r1, #0
 80066e4:	d104      	bne.n	80066f0 <xQueueReceive+0x20>
 80066e6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <xQueueReceive+0x20>
 80066ec:	b672      	cpsid	i
 80066ee:	e7fe      	b.n	80066ee <xQueueReceive+0x1e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066f0:	f000 fcaa 	bl	8007048 <xTaskGetSchedulerState>
 80066f4:	1e05      	subs	r5, r0, #0
 80066f6:	d01b      	beq.n	8006730 <xQueueReceive+0x60>
 80066f8:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 80066fa:	f000 ff1b 	bl	8007534 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066fe:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006700:	2f00      	cmp	r7, #0
 8006702:	d01a      	beq.n	800673a <xQueueReceive+0x6a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006704:	0031      	movs	r1, r6
 8006706:	0020      	movs	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006708:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800670a:	f7ff fe3b 	bl	8006384 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800670e:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006710:	6923      	ldr	r3, [r4, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d007      	beq.n	8006726 <xQueueReceive+0x56>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006716:	0020      	movs	r0, r4
 8006718:	3010      	adds	r0, #16
 800671a:	f000 fc19 	bl	8006f50 <xTaskRemoveFromEventList>
 800671e:	2800      	cmp	r0, #0
 8006720:	d001      	beq.n	8006726 <xQueueReceive+0x56>
						queueYIELD_IF_USING_PREEMPTION();
 8006722:	f000 fefb 	bl	800751c <vPortYield>
				taskEXIT_CRITICAL();
 8006726:	f000 ff11 	bl	800754c <vPortExitCritical>
				return pdPASS;
 800672a:	2001      	movs	r0, #1
}
 800672c:	b005      	add	sp, #20
 800672e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006730:	9b01      	ldr	r3, [sp, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0e1      	beq.n	80066fa <xQueueReceive+0x2a>
 8006736:	b672      	cpsid	i
 8006738:	e7fe      	b.n	8006738 <xQueueReceive+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 800673a:	9b01      	ldr	r3, [sp, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d103      	bne.n	8006748 <xQueueReceive+0x78>
					taskEXIT_CRITICAL();
 8006740:	f000 ff04 	bl	800754c <vPortExitCritical>
					return errQUEUE_EMPTY;
 8006744:	2000      	movs	r0, #0
 8006746:	e7f1      	b.n	800672c <xQueueReceive+0x5c>
				else if( xEntryTimeSet == pdFALSE )
 8006748:	2d00      	cmp	r5, #0
 800674a:	d102      	bne.n	8006752 <xQueueReceive+0x82>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800674c:	a802      	add	r0, sp, #8
 800674e:	f000 fc39 	bl	8006fc4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8006752:	f000 fefb 	bl	800754c <vPortExitCritical>
		vTaskSuspendAll();
 8006756:	f000 fa85 	bl	8006c64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800675a:	f000 feeb 	bl	8007534 <vPortEnterCritical>
 800675e:	0022      	movs	r2, r4
 8006760:	3244      	adds	r2, #68	@ 0x44
 8006762:	7813      	ldrb	r3, [r2, #0]
 8006764:	b25b      	sxtb	r3, r3
 8006766:	3301      	adds	r3, #1
 8006768:	d101      	bne.n	800676e <xQueueReceive+0x9e>
 800676a:	2300      	movs	r3, #0
 800676c:	7013      	strb	r3, [r2, #0]
 800676e:	0022      	movs	r2, r4
 8006770:	3245      	adds	r2, #69	@ 0x45
 8006772:	7813      	ldrb	r3, [r2, #0]
 8006774:	b25b      	sxtb	r3, r3
 8006776:	3301      	adds	r3, #1
 8006778:	d101      	bne.n	800677e <xQueueReceive+0xae>
 800677a:	2300      	movs	r3, #0
 800677c:	7013      	strb	r3, [r2, #0]
 800677e:	f000 fee5 	bl	800754c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006782:	a901      	add	r1, sp, #4
 8006784:	a802      	add	r0, sp, #8
 8006786:	f000 fc29 	bl	8006fdc <xTaskCheckForTimeOut>
 800678a:	2800      	cmp	r0, #0
 800678c:	d11a      	bne.n	80067c4 <xQueueReceive+0xf4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800678e:	0020      	movs	r0, r4
 8006790:	f7ff fdb6 	bl	8006300 <prvIsQueueEmpty>
 8006794:	2800      	cmp	r0, #0
 8006796:	d00f      	beq.n	80067b8 <xQueueReceive+0xe8>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006798:	0020      	movs	r0, r4
 800679a:	9901      	ldr	r1, [sp, #4]
 800679c:	3024      	adds	r0, #36	@ 0x24
 800679e:	f000 fbad 	bl	8006efc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067a2:	0020      	movs	r0, r4
 80067a4:	f7ff fe00 	bl	80063a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067a8:	f000 faf0 	bl	8006d8c <xTaskResumeAll>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d101      	bne.n	80067b4 <xQueueReceive+0xe4>
					portYIELD_WITHIN_API();
 80067b0:	f000 feb4 	bl	800751c <vPortYield>
 80067b4:	2501      	movs	r5, #1
 80067b6:	e7a0      	b.n	80066fa <xQueueReceive+0x2a>
				prvUnlockQueue( pxQueue );
 80067b8:	0020      	movs	r0, r4
 80067ba:	f7ff fdf5 	bl	80063a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067be:	f000 fae5 	bl	8006d8c <xTaskResumeAll>
 80067c2:	e7f7      	b.n	80067b4 <xQueueReceive+0xe4>
			prvUnlockQueue( pxQueue );
 80067c4:	0020      	movs	r0, r4
 80067c6:	f7ff fdef 	bl	80063a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067ca:	f000 fadf 	bl	8006d8c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067ce:	0020      	movs	r0, r4
 80067d0:	f7ff fd96 	bl	8006300 <prvIsQueueEmpty>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	d0ed      	beq.n	80067b4 <xQueueReceive+0xe4>
 80067d8:	e7b4      	b.n	8006744 <xQueueReceive+0x74>

080067da <xQueueReceiveFromISR>:
{
 80067da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067dc:	b085      	sub	sp, #20
 80067de:	0004      	movs	r4, r0
 80067e0:	0016      	movs	r6, r2
 80067e2:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 80067e4:	2800      	cmp	r0, #0
 80067e6:	d101      	bne.n	80067ec <xQueueReceiveFromISR+0x12>
 80067e8:	b672      	cpsid	i
 80067ea:	e7fe      	b.n	80067ea <xQueueReceiveFromISR+0x10>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067ec:	9b01      	ldr	r3, [sp, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d104      	bne.n	80067fc <xQueueReceiveFromISR+0x22>
 80067f2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <xQueueReceiveFromISR+0x22>
 80067f8:	b672      	cpsid	i
 80067fa:	e7fe      	b.n	80067fa <xQueueReceiveFromISR+0x20>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067fc:	f000 feb4 	bl	8007568 <ulSetInterruptMaskFromISR>
			xReturn = pdFAIL;
 8006800:	2500      	movs	r5, #0
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006802:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006804:	9003      	str	r0, [sp, #12]
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006806:	42af      	cmp	r7, r5
 8006808:	d01a      	beq.n	8006840 <xQueueReceiveFromISR+0x66>
			const int8_t cRxLock = pxQueue->cRxLock;
 800680a:	0023      	movs	r3, r4
 800680c:	3344      	adds	r3, #68	@ 0x44
 800680e:	9302      	str	r3, [sp, #8]
 8006810:	781d      	ldrb	r5, [r3, #0]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006812:	0020      	movs	r0, r4
 8006814:	9901      	ldr	r1, [sp, #4]
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006816:	3f01      	subs	r7, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 8006818:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800681a:	f7ff fdb3 	bl	8006384 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800681e:	63a7      	str	r7, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8006820:	1c6b      	adds	r3, r5, #1
 8006822:	d113      	bne.n	800684c <xQueueReceiveFromISR+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006824:	6923      	ldr	r3, [r4, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d009      	beq.n	800683e <xQueueReceiveFromISR+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800682a:	0020      	movs	r0, r4
 800682c:	3010      	adds	r0, #16
 800682e:	f000 fb8f 	bl	8006f50 <xTaskRemoveFromEventList>
 8006832:	2800      	cmp	r0, #0
 8006834:	d003      	beq.n	800683e <xQueueReceiveFromISR+0x64>
						if( pxHigherPriorityTaskWoken != NULL )
 8006836:	2e00      	cmp	r6, #0
 8006838:	d001      	beq.n	800683e <xQueueReceiveFromISR+0x64>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800683a:	2301      	movs	r3, #1
 800683c:	6033      	str	r3, [r6, #0]
			xReturn = pdPASS;
 800683e:	2501      	movs	r5, #1
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8006840:	9803      	ldr	r0, [sp, #12]
 8006842:	f000 fe95 	bl	8007570 <vClearInterruptMaskFromISR>
}
 8006846:	0028      	movs	r0, r5
 8006848:	b005      	add	sp, #20
 800684a:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800684c:	9b02      	ldr	r3, [sp, #8]
 800684e:	3501      	adds	r5, #1
 8006850:	b26d      	sxtb	r5, r5
 8006852:	701d      	strb	r5, [r3, #0]
 8006854:	e7f3      	b.n	800683e <xQueueReceiveFromISR+0x64>
	...

08006858 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006858:	2300      	movs	r3, #0
	{
 800685a:	b570      	push	{r4, r5, r6, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800685c:	4a06      	ldr	r2, [pc, #24]	@ (8006878 <vQueueAddToRegistry+0x20>)
 800685e:	00dd      	lsls	r5, r3, #3
 8006860:	18ac      	adds	r4, r5, r2
 8006862:	6826      	ldr	r6, [r4, #0]
 8006864:	2e00      	cmp	r6, #0
 8006866:	d102      	bne.n	800686e <vQueueAddToRegistry+0x16>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006868:	50a9      	str	r1, [r5, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800686a:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800686c:	bd70      	pop	{r4, r5, r6, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800686e:	3301      	adds	r3, #1
 8006870:	2b08      	cmp	r3, #8
 8006872:	d1f4      	bne.n	800685e <vQueueAddToRegistry+0x6>
 8006874:	e7fa      	b.n	800686c <vQueueAddToRegistry+0x14>
 8006876:	46c0      	nop			@ (mov r8, r8)
 8006878:	20000b00 	.word	0x20000b00

0800687c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800687c:	b570      	push	{r4, r5, r6, lr}
 800687e:	0004      	movs	r4, r0
 8006880:	0016      	movs	r6, r2
 8006882:	000d      	movs	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006884:	f000 fe56 	bl	8007534 <vPortEnterCritical>
 8006888:	0022      	movs	r2, r4
 800688a:	3244      	adds	r2, #68	@ 0x44
 800688c:	7813      	ldrb	r3, [r2, #0]
 800688e:	b25b      	sxtb	r3, r3
 8006890:	3301      	adds	r3, #1
 8006892:	d101      	bne.n	8006898 <vQueueWaitForMessageRestricted+0x1c>
 8006894:	2300      	movs	r3, #0
 8006896:	7013      	strb	r3, [r2, #0]
 8006898:	0022      	movs	r2, r4
 800689a:	3245      	adds	r2, #69	@ 0x45
 800689c:	7813      	ldrb	r3, [r2, #0]
 800689e:	b25b      	sxtb	r3, r3
 80068a0:	3301      	adds	r3, #1
 80068a2:	d101      	bne.n	80068a8 <vQueueWaitForMessageRestricted+0x2c>
 80068a4:	2300      	movs	r3, #0
 80068a6:	7013      	strb	r3, [r2, #0]
 80068a8:	f000 fe50 	bl	800754c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80068ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d105      	bne.n	80068be <vQueueWaitForMessageRestricted+0x42>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80068b2:	0020      	movs	r0, r4
 80068b4:	0032      	movs	r2, r6
 80068b6:	0029      	movs	r1, r5
 80068b8:	3024      	adds	r0, #36	@ 0x24
 80068ba:	f000 fb31 	bl	8006f20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80068be:	0020      	movs	r0, r4
 80068c0:	f7ff fd72 	bl	80063a8 <prvUnlockQueue>
	}
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080068c8 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068ca:	0004      	movs	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068cc:	f000 fe32 	bl	8007534 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068d0:	4b2a      	ldr	r3, [pc, #168]	@ (800697c <prvAddNewTaskToReadyList+0xb4>)
		if( pxCurrentTCB == NULL )
 80068d2:	4d2b      	ldr	r5, [pc, #172]	@ (8006980 <prvAddNewTaskToReadyList+0xb8>)
		uxCurrentNumberOfTasks++;
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	4e2b      	ldr	r6, [pc, #172]	@ (8006984 <prvAddNewTaskToReadyList+0xbc>)
 80068d8:	3201      	adds	r2, #1
 80068da:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80068dc:	682f      	ldr	r7, [r5, #0]
 80068de:	2f00      	cmp	r7, #0
 80068e0:	d141      	bne.n	8006966 <prvAddNewTaskToReadyList+0x9e>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068e2:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d11e      	bne.n	8006928 <prvAddNewTaskToReadyList+0x60>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068ea:	2014      	movs	r0, #20
 80068ec:	4378      	muls	r0, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068ee:	3701      	adds	r7, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068f0:	1830      	adds	r0, r6, r0
 80068f2:	f7ff fcc5 	bl	8006280 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068f6:	2f38      	cmp	r7, #56	@ 0x38
 80068f8:	d1f7      	bne.n	80068ea <prvAddNewTaskToReadyList+0x22>
	}

	vListInitialise( &xDelayedTaskList1 );
 80068fa:	4f23      	ldr	r7, [pc, #140]	@ (8006988 <prvAddNewTaskToReadyList+0xc0>)
 80068fc:	0038      	movs	r0, r7
 80068fe:	f7ff fcbf 	bl	8006280 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006902:	4b22      	ldr	r3, [pc, #136]	@ (800698c <prvAddNewTaskToReadyList+0xc4>)
 8006904:	0018      	movs	r0, r3
 8006906:	9301      	str	r3, [sp, #4]
 8006908:	f7ff fcba 	bl	8006280 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800690c:	4820      	ldr	r0, [pc, #128]	@ (8006990 <prvAddNewTaskToReadyList+0xc8>)
 800690e:	f7ff fcb7 	bl	8006280 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006912:	4820      	ldr	r0, [pc, #128]	@ (8006994 <prvAddNewTaskToReadyList+0xcc>)
 8006914:	f7ff fcb4 	bl	8006280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006918:	481f      	ldr	r0, [pc, #124]	@ (8006998 <prvAddNewTaskToReadyList+0xd0>)
 800691a:	f7ff fcb1 	bl	8006280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800691e:	4b1f      	ldr	r3, [pc, #124]	@ (800699c <prvAddNewTaskToReadyList+0xd4>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006920:	9a01      	ldr	r2, [sp, #4]
	pxDelayedTaskList = &xDelayedTaskList1;
 8006922:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006924:	4b1e      	ldr	r3, [pc, #120]	@ (80069a0 <prvAddNewTaskToReadyList+0xd8>)
 8006926:	601a      	str	r2, [r3, #0]
		uxTaskNumber++;
 8006928:	4a1e      	ldr	r2, [pc, #120]	@ (80069a4 <prvAddNewTaskToReadyList+0xdc>)
 800692a:	6813      	ldr	r3, [r2, #0]
 800692c:	3301      	adds	r3, #1
 800692e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006930:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8006932:	4b1d      	ldr	r3, [pc, #116]	@ (80069a8 <prvAddNewTaskToReadyList+0xe0>)
 8006934:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006936:	6819      	ldr	r1, [r3, #0]
 8006938:	428a      	cmp	r2, r1
 800693a:	d900      	bls.n	800693e <prvAddNewTaskToReadyList+0x76>
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	2314      	movs	r3, #20
 8006940:	4353      	muls	r3, r2
 8006942:	1d21      	adds	r1, r4, #4
 8006944:	18f0      	adds	r0, r6, r3
 8006946:	f7ff fca9 	bl	800629c <vListInsertEnd>
	taskEXIT_CRITICAL();
 800694a:	f000 fdff 	bl	800754c <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800694e:	4b17      	ldr	r3, [pc, #92]	@ (80069ac <prvAddNewTaskToReadyList+0xe4>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d006      	beq.n	8006964 <prvAddNewTaskToReadyList+0x9c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006956:	682b      	ldr	r3, [r5, #0]
 8006958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800695c:	429a      	cmp	r2, r3
 800695e:	d201      	bcs.n	8006964 <prvAddNewTaskToReadyList+0x9c>
			taskYIELD_IF_USING_PREEMPTION();
 8006960:	f000 fddc 	bl	800751c <vPortYield>
}
 8006964:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			if( xSchedulerRunning == pdFALSE )
 8006966:	4b11      	ldr	r3, [pc, #68]	@ (80069ac <prvAddNewTaskToReadyList+0xe4>)
 8006968:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800696a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 800696c:	2a00      	cmp	r2, #0
 800696e:	d1db      	bne.n	8006928 <prvAddNewTaskToReadyList+0x60>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006970:	682a      	ldr	r2, [r5, #0]
 8006972:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006974:	429a      	cmp	r2, r3
 8006976:	d8d7      	bhi.n	8006928 <prvAddNewTaskToReadyList+0x60>
					pxCurrentTCB = pxNewTCB;
 8006978:	602c      	str	r4, [r5, #0]
 800697a:	e7d5      	b.n	8006928 <prvAddNewTaskToReadyList+0x60>
 800697c:	20000b64 	.word	0x20000b64
 8006980:	20001038 	.word	0x20001038
 8006984:	20000bd8 	.word	0x20000bd8
 8006988:	20000bc4 	.word	0x20000bc4
 800698c:	20000bb0 	.word	0x20000bb0
 8006990:	20000b94 	.word	0x20000b94
 8006994:	20000b80 	.word	0x20000b80
 8006998:	20000b68 	.word	0x20000b68
 800699c:	20000bac 	.word	0x20000bac
 80069a0:	20000ba8 	.word	0x20000ba8
 80069a4:	20000b48 	.word	0x20000b48
 80069a8:	20000b5c 	.word	0x20000b5c
 80069ac:	20000b58 	.word	0x20000b58

080069b0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80069b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b2:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80069b4:	4b14      	ldr	r3, [pc, #80]	@ (8006a08 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069b6:	4d15      	ldr	r5, [pc, #84]	@ (8006a0c <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 80069b8:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069ba:	6828      	ldr	r0, [r5, #0]
{
 80069bc:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069be:	3004      	adds	r0, #4
 80069c0:	f7ff fc8e 	bl	80062e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80069c4:	1c63      	adds	r3, r4, #1
 80069c6:	d107      	bne.n	80069d8 <prvAddCurrentTaskToDelayedList+0x28>
 80069c8:	2f00      	cmp	r7, #0
 80069ca:	d005      	beq.n	80069d8 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069cc:	6829      	ldr	r1, [r5, #0]
 80069ce:	4810      	ldr	r0, [pc, #64]	@ (8006a10 <prvAddCurrentTaskToDelayedList+0x60>)
 80069d0:	3104      	adds	r1, #4
 80069d2:	f7ff fc63 	bl	800629c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80069d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80069d8:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 80069da:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80069dc:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80069de:	42a6      	cmp	r6, r4
 80069e0:	d906      	bls.n	80069f0 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a14 <prvAddCurrentTaskToDelayedList+0x64>)
 80069e4:	6818      	ldr	r0, [r3, #0]
 80069e6:	6829      	ldr	r1, [r5, #0]
 80069e8:	3104      	adds	r1, #4
 80069ea:	f7ff fc62 	bl	80062b2 <vListInsert>
 80069ee:	e7f2      	b.n	80069d6 <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069f0:	4b09      	ldr	r3, [pc, #36]	@ (8006a18 <prvAddCurrentTaskToDelayedList+0x68>)
 80069f2:	6818      	ldr	r0, [r3, #0]
 80069f4:	6829      	ldr	r1, [r5, #0]
 80069f6:	3104      	adds	r1, #4
 80069f8:	f7ff fc5b 	bl	80062b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80069fc:	4b07      	ldr	r3, [pc, #28]	@ (8006a1c <prvAddCurrentTaskToDelayedList+0x6c>)
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	42a2      	cmp	r2, r4
 8006a02:	d9e8      	bls.n	80069d6 <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 8006a04:	601c      	str	r4, [r3, #0]
}
 8006a06:	e7e6      	b.n	80069d6 <prvAddCurrentTaskToDelayedList+0x26>
 8006a08:	20000b60 	.word	0x20000b60
 8006a0c:	20001038 	.word	0x20001038
 8006a10:	20000b68 	.word	0x20000b68
 8006a14:	20000ba8 	.word	0x20000ba8
 8006a18:	20000bac 	.word	0x20000bac
 8006a1c:	20000b44 	.word	0x20000b44

08006a20 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a20:	4a07      	ldr	r2, [pc, #28]	@ (8006a40 <prvResetNextTaskUnblockTime+0x20>)
 8006a22:	6813      	ldr	r3, [r2, #0]
 8006a24:	6819      	ldr	r1, [r3, #0]
 8006a26:	4b07      	ldr	r3, [pc, #28]	@ (8006a44 <prvResetNextTaskUnblockTime+0x24>)
 8006a28:	2900      	cmp	r1, #0
 8006a2a:	d103      	bne.n	8006a34 <prvResetNextTaskUnblockTime+0x14>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	4252      	negs	r2, r2
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a30:	601a      	str	r2, [r3, #0]
}
 8006a32:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a34:	6812      	ldr	r2, [r2, #0]
 8006a36:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a38:	68d2      	ldr	r2, [r2, #12]
 8006a3a:	6852      	ldr	r2, [r2, #4]
 8006a3c:	e7f8      	b.n	8006a30 <prvResetNextTaskUnblockTime+0x10>
 8006a3e:	46c0      	nop			@ (mov r8, r8)
 8006a40:	20000bac 	.word	0x20000bac
 8006a44:	20000b44 	.word	0x20000b44

08006a48 <prvDeleteTCB>:
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a48:	0003      	movs	r3, r0
	{
 8006a4a:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a4c:	3359      	adds	r3, #89	@ 0x59
 8006a4e:	781b      	ldrb	r3, [r3, #0]
	{
 8006a50:	0004      	movs	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d106      	bne.n	8006a64 <prvDeleteTCB+0x1c>
				vPortFree( pxTCB->pxStack );
 8006a56:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8006a58:	f000 fe6c 	bl	8007734 <vPortFree>
				vPortFree( pxTCB );
 8006a5c:	0020      	movs	r0, r4
 8006a5e:	f000 fe69 	bl	8007734 <vPortFree>
	}
 8006a62:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d0f9      	beq.n	8006a5c <prvDeleteTCB+0x14>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d0fa      	beq.n	8006a62 <prvDeleteTCB+0x1a>
 8006a6c:	b672      	cpsid	i
 8006a6e:	e7fe      	b.n	8006a6e <prvDeleteTCB+0x26>

08006a70 <prvIdleTask>:
{
 8006a70:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a72:	4c10      	ldr	r4, [pc, #64]	@ (8006ab4 <prvIdleTask+0x44>)
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d106      	bne.n	8006a88 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ab8 <prvIdleTask+0x48>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d9f7      	bls.n	8006a72 <prvIdleTask+0x2>
				taskYIELD();
 8006a82:	f000 fd4b 	bl	800751c <vPortYield>
 8006a86:	e7f4      	b.n	8006a72 <prvIdleTask+0x2>
			taskENTER_CRITICAL();
 8006a88:	f000 fd54 	bl	8007534 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006abc <prvIdleTask+0x4c>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a92:	1d28      	adds	r0, r5, #4
 8006a94:	f7ff fc24 	bl	80062e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a98:	4a09      	ldr	r2, [pc, #36]	@ (8006ac0 <prvIdleTask+0x50>)
 8006a9a:	6813      	ldr	r3, [r2, #0]
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8006aa6:	f000 fd51 	bl	800754c <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8006aaa:	0028      	movs	r0, r5
 8006aac:	f7ff ffcc 	bl	8006a48 <prvDeleteTCB>
 8006ab0:	e7df      	b.n	8006a72 <prvIdleTask+0x2>
 8006ab2:	46c0      	nop			@ (mov r8, r8)
 8006ab4:	20000b7c 	.word	0x20000b7c
 8006ab8:	20000bd8 	.word	0x20000bd8
 8006abc:	20000b80 	.word	0x20000b80
 8006ac0:	20000b64 	.word	0x20000b64

08006ac4 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006ac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ac6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ac8:	0096      	lsls	r6, r2, #2
 8006aca:	0032      	movs	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006acc:	9000      	str	r0, [sp, #0]
 8006ace:	000d      	movs	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ad0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006ad2:	21a5      	movs	r1, #165	@ 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8006ad4:	9301      	str	r3, [sp, #4]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ad6:	f001 fbf7 	bl	80082c8 <memset>
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ada:	2207      	movs	r2, #7
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006adc:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8006ade:	3e04      	subs	r6, #4
 8006ae0:	19bf      	adds	r7, r7, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ae2:	4397      	bics	r7, r2
	if( pcName != NULL )
 8006ae4:	2d00      	cmp	r5, #0
 8006ae6:	d030      	beq.n	8006b4a <prvInitialiseNewTask.constprop.0+0x86>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ae8:	0021      	movs	r1, r4
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006aea:	2300      	movs	r3, #0
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006aec:	3134      	adds	r1, #52	@ 0x34
 8006aee:	5cea      	ldrb	r2, [r5, r3]
 8006af0:	54ca      	strb	r2, [r1, r3]
			if( pcName[ x ] == ( char ) 0x00 )
 8006af2:	2a00      	cmp	r2, #0
 8006af4:	d002      	beq.n	8006afc <prvInitialiseNewTask.constprop.0+0x38>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006af6:	3301      	adds	r3, #1
 8006af8:	2b10      	cmp	r3, #16
 8006afa:	d1f8      	bne.n	8006aee <prvInitialiseNewTask.constprop.0+0x2a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006afc:	0023      	movs	r3, r4
 8006afe:	2200      	movs	r2, #0
 8006b00:	3343      	adds	r3, #67	@ 0x43
 8006b02:	701a      	strb	r2, [r3, #0]
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b04:	9d08      	ldr	r5, [sp, #32]
 8006b06:	2d37      	cmp	r5, #55	@ 0x37
 8006b08:	d900      	bls.n	8006b0c <prvInitialiseNewTask.constprop.0+0x48>
 8006b0a:	2537      	movs	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8006b0c:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b0e:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8006b10:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8006b12:	64e5      	str	r5, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b14:	6526      	str	r6, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b16:	f7ff fbbe 	bl	8006296 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b1a:	0020      	movs	r0, r4
 8006b1c:	3018      	adds	r0, #24
 8006b1e:	f7ff fbba 	bl	8006296 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b22:	2338      	movs	r3, #56	@ 0x38
 8006b24:	1b5b      	subs	r3, r3, r5
 8006b26:	61a3      	str	r3, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b28:	0023      	movs	r3, r4
 8006b2a:	3358      	adds	r3, #88	@ 0x58
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b2c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b2e:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8006b30:	6566      	str	r6, [r4, #84]	@ 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b32:	0038      	movs	r0, r7
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b34:	701e      	strb	r6, [r3, #0]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b36:	9a01      	ldr	r2, [sp, #4]
 8006b38:	9900      	ldr	r1, [sp, #0]
 8006b3a:	f000 fcab 	bl	8007494 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 8006b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b40:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8006b42:	42b3      	cmp	r3, r6
 8006b44:	d000      	beq.n	8006b48 <prvInitialiseNewTask.constprop.0+0x84>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b46:	601c      	str	r4, [r3, #0]
}
 8006b48:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b4a:	0023      	movs	r3, r4
 8006b4c:	3334      	adds	r3, #52	@ 0x34
 8006b4e:	701d      	strb	r5, [r3, #0]
 8006b50:	e7d8      	b.n	8006b04 <prvInitialiseNewTask.constprop.0+0x40>

08006b52 <xTaskCreateStatic>:
	{
 8006b52:	b570      	push	{r4, r5, r6, lr}
 8006b54:	b086      	sub	sp, #24
 8006b56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006b58:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
		configASSERT( puxStackBuffer != NULL );
 8006b5a:	2d00      	cmp	r5, #0
 8006b5c:	d101      	bne.n	8006b62 <xTaskCreateStatic+0x10>
 8006b5e:	b672      	cpsid	i
 8006b60:	e7fe      	b.n	8006b60 <xTaskCreateStatic+0xe>
		configASSERT( pxTaskBuffer != NULL );
 8006b62:	2c00      	cmp	r4, #0
 8006b64:	d101      	bne.n	8006b6a <xTaskCreateStatic+0x18>
 8006b66:	b672      	cpsid	i
 8006b68:	e7fe      	b.n	8006b68 <xTaskCreateStatic+0x16>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b6a:	265c      	movs	r6, #92	@ 0x5c
 8006b6c:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b6e:	9e05      	ldr	r6, [sp, #20]
 8006b70:	2e5c      	cmp	r6, #92	@ 0x5c
 8006b72:	d001      	beq.n	8006b78 <xTaskCreateStatic+0x26>
 8006b74:	b672      	cpsid	i
 8006b76:	e7fe      	b.n	8006b76 <xTaskCreateStatic+0x24>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b78:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b7a:	0025      	movs	r5, r4
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b7c:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b7e:	2602      	movs	r6, #2
 8006b80:	3559      	adds	r5, #89	@ 0x59
 8006b82:	702e      	strb	r6, [r5, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b84:	ad04      	add	r5, sp, #16
 8006b86:	9501      	str	r5, [sp, #4]
 8006b88:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8006b8a:	9402      	str	r4, [sp, #8]
 8006b8c:	9500      	str	r5, [sp, #0]
 8006b8e:	f7ff ff99 	bl	8006ac4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b92:	0020      	movs	r0, r4
 8006b94:	f7ff fe98 	bl	80068c8 <prvAddNewTaskToReadyList>
		return xReturn;
 8006b98:	9804      	ldr	r0, [sp, #16]
	}
 8006b9a:	b006      	add	sp, #24
 8006b9c:	bd70      	pop	{r4, r5, r6, pc}

08006b9e <xTaskCreate>:
	{
 8006b9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ba0:	0007      	movs	r7, r0
 8006ba2:	b087      	sub	sp, #28
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ba4:	0090      	lsls	r0, r2, #2
	{
 8006ba6:	0016      	movs	r6, r2
 8006ba8:	9104      	str	r1, [sp, #16]
 8006baa:	9305      	str	r3, [sp, #20]
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006bac:	f000 fd40 	bl	8007630 <pvPortMalloc>
 8006bb0:	1e05      	subs	r5, r0, #0
			if( pxStack != NULL )
 8006bb2:	d103      	bne.n	8006bbc <xTaskCreate+0x1e>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006bb4:	2001      	movs	r0, #1
 8006bb6:	4240      	negs	r0, r0
	}
 8006bb8:	b007      	add	sp, #28
 8006bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bbc:	205c      	movs	r0, #92	@ 0x5c
 8006bbe:	f000 fd37 	bl	8007630 <pvPortMalloc>
 8006bc2:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 8006bc4:	d014      	beq.n	8006bf0 <xTaskCreate+0x52>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006bc6:	0003      	movs	r3, r0
 8006bc8:	2200      	movs	r2, #0
 8006bca:	3359      	adds	r3, #89	@ 0x59
					pxNewTCB->pxStack = pxStack;
 8006bcc:	6305      	str	r5, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006bce:	701a      	strb	r2, [r3, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006bd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bd2:	0032      	movs	r2, r6
 8006bd4:	9301      	str	r3, [sp, #4]
 8006bd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bd8:	9904      	ldr	r1, [sp, #16]
 8006bda:	9002      	str	r0, [sp, #8]
 8006bdc:	9300      	str	r3, [sp, #0]
 8006bde:	0038      	movs	r0, r7
 8006be0:	9b05      	ldr	r3, [sp, #20]
 8006be2:	f7ff ff6f 	bl	8006ac4 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006be6:	0020      	movs	r0, r4
 8006be8:	f7ff fe6e 	bl	80068c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006bec:	2001      	movs	r0, #1
 8006bee:	e7e3      	b.n	8006bb8 <xTaskCreate+0x1a>
					vPortFree( pxStack );
 8006bf0:	0028      	movs	r0, r5
 8006bf2:	f000 fd9f 	bl	8007734 <vPortFree>
		if( pxNewTCB != NULL )
 8006bf6:	e7dd      	b.n	8006bb4 <xTaskCreate+0x16>

08006bf8 <vTaskStartScheduler>:
{
 8006bf8:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006bfa:	2400      	movs	r4, #0
{
 8006bfc:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006bfe:	aa07      	add	r2, sp, #28
 8006c00:	a906      	add	r1, sp, #24
 8006c02:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c04:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c06:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c08:	f7ff fb22 	bl	8006250 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c0c:	9b05      	ldr	r3, [sp, #20]
 8006c0e:	4910      	ldr	r1, [pc, #64]	@ (8006c50 <vTaskStartScheduler+0x58>)
 8006c10:	9302      	str	r3, [sp, #8]
 8006c12:	9b06      	ldr	r3, [sp, #24]
 8006c14:	480f      	ldr	r0, [pc, #60]	@ (8006c54 <vTaskStartScheduler+0x5c>)
 8006c16:	9301      	str	r3, [sp, #4]
 8006c18:	9a07      	ldr	r2, [sp, #28]
 8006c1a:	0023      	movs	r3, r4
 8006c1c:	9400      	str	r4, [sp, #0]
 8006c1e:	f7ff ff98 	bl	8006b52 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8006c22:	42a0      	cmp	r0, r4
 8006c24:	d00e      	beq.n	8006c44 <vTaskStartScheduler+0x4c>
			xReturn = xTimerCreateTimerTask();
 8006c26:	f000 faa7 	bl	8007178 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8006c2a:	2801      	cmp	r0, #1
 8006c2c:	d10c      	bne.n	8006c48 <vTaskStartScheduler+0x50>
		portDISABLE_INTERRUPTS();
 8006c2e:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c30:	2201      	movs	r2, #1
 8006c32:	4b09      	ldr	r3, [pc, #36]	@ (8006c58 <vTaskStartScheduler+0x60>)
 8006c34:	4252      	negs	r2, r2
 8006c36:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c38:	4b08      	ldr	r3, [pc, #32]	@ (8006c5c <vTaskStartScheduler+0x64>)
 8006c3a:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c3c:	4b08      	ldr	r3, [pc, #32]	@ (8006c60 <vTaskStartScheduler+0x68>)
 8006c3e:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8006c40:	f000 fc3a 	bl	80074b8 <xPortStartScheduler>
}
 8006c44:	b008      	add	sp, #32
 8006c46:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c48:	3001      	adds	r0, #1
 8006c4a:	d1fb      	bne.n	8006c44 <vTaskStartScheduler+0x4c>
 8006c4c:	b672      	cpsid	i
 8006c4e:	e7fe      	b.n	8006c4e <vTaskStartScheduler+0x56>
 8006c50:	0800a6eb 	.word	0x0800a6eb
 8006c54:	08006a71 	.word	0x08006a71
 8006c58:	20000b44 	.word	0x20000b44
 8006c5c:	20000b58 	.word	0x20000b58
 8006c60:	20000b60 	.word	0x20000b60

08006c64 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8006c64:	4a02      	ldr	r2, [pc, #8]	@ (8006c70 <vTaskSuspendAll+0xc>)
 8006c66:	6813      	ldr	r3, [r2, #0]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	6013      	str	r3, [r2, #0]
}
 8006c6c:	4770      	bx	lr
 8006c6e:	46c0      	nop			@ (mov r8, r8)
 8006c70:	20000b40 	.word	0x20000b40

08006c74 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8006c74:	4b01      	ldr	r3, [pc, #4]	@ (8006c7c <xTaskGetTickCount+0x8>)
 8006c76:	6818      	ldr	r0, [r3, #0]
}
 8006c78:	4770      	bx	lr
 8006c7a:	46c0      	nop			@ (mov r8, r8)
 8006c7c:	20000b60 	.word	0x20000b60

08006c80 <xTaskIncrementTick>:
{
 8006c80:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c82:	4b37      	ldr	r3, [pc, #220]	@ (8006d60 <xTaskIncrementTick+0xe0>)
{
 8006c84:	b085      	sub	sp, #20
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d160      	bne.n	8006d4e <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c8c:	4b35      	ldr	r3, [pc, #212]	@ (8006d64 <xTaskIncrementTick+0xe4>)
 8006c8e:	681d      	ldr	r5, [r3, #0]
 8006c90:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8006c92:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c94:	2d00      	cmp	r5, #0
 8006c96:	d111      	bne.n	8006cbc <xTaskIncrementTick+0x3c>
			taskSWITCH_DELAYED_LISTS();
 8006c98:	4b33      	ldr	r3, [pc, #204]	@ (8006d68 <xTaskIncrementTick+0xe8>)
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	6812      	ldr	r2, [r2, #0]
 8006c9e:	2a00      	cmp	r2, #0
 8006ca0:	d001      	beq.n	8006ca6 <xTaskIncrementTick+0x26>
 8006ca2:	b672      	cpsid	i
 8006ca4:	e7fe      	b.n	8006ca4 <xTaskIncrementTick+0x24>
 8006ca6:	4a31      	ldr	r2, [pc, #196]	@ (8006d6c <xTaskIncrementTick+0xec>)
 8006ca8:	6819      	ldr	r1, [r3, #0]
 8006caa:	6810      	ldr	r0, [r2, #0]
 8006cac:	6018      	str	r0, [r3, #0]
 8006cae:	6011      	str	r1, [r2, #0]
 8006cb0:	4a2f      	ldr	r2, [pc, #188]	@ (8006d70 <xTaskIncrementTick+0xf0>)
 8006cb2:	6813      	ldr	r3, [r2, #0]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	f7ff feb2 	bl	8006a20 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cbc:	4a2d      	ldr	r2, [pc, #180]	@ (8006d74 <xTaskIncrementTick+0xf4>)
 8006cbe:	4f2e      	ldr	r7, [pc, #184]	@ (8006d78 <xTaskIncrementTick+0xf8>)
 8006cc0:	9201      	str	r2, [sp, #4]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8006d7c <xTaskIncrementTick+0xfc>)
BaseType_t xSwitchRequired = pdFALSE;
 8006cc6:	2400      	movs	r4, #0
 8006cc8:	9202      	str	r2, [sp, #8]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cca:	42ab      	cmp	r3, r5
 8006ccc:	d936      	bls.n	8006d3c <xTaskIncrementTick+0xbc>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006cce:	9b02      	ldr	r3, [sp, #8]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd4:	2314      	movs	r3, #20
 8006cd6:	4353      	muls	r3, r2
 8006cd8:	9a01      	ldr	r2, [sp, #4]
 8006cda:	58d3      	ldr	r3, [r2, r3]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d83c      	bhi.n	8006d5a <xTaskIncrementTick+0xda>
		if( xYieldPending != pdFALSE )
 8006ce0:	4b27      	ldr	r3, [pc, #156]	@ (8006d80 <xTaskIncrementTick+0x100>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d000      	beq.n	8006cea <xTaskIncrementTick+0x6a>
			xSwitchRequired = pdTRUE;
 8006ce8:	2401      	movs	r4, #1
}
 8006cea:	0020      	movs	r0, r4
 8006cec:	b005      	add	sp, #20
 8006cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cf6:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8006cf8:	429d      	cmp	r5, r3
 8006cfa:	d326      	bcc.n	8006d4a <xTaskIncrementTick+0xca>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cfc:	1d33      	adds	r3, r6, #4
 8006cfe:	0018      	movs	r0, r3
 8006d00:	9303      	str	r3, [sp, #12]
 8006d02:	f7ff faed 	bl	80062e0 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d06:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d0c:	0030      	movs	r0, r6
 8006d0e:	3018      	adds	r0, #24
 8006d10:	f7ff fae6 	bl	80062e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d14:	4b1b      	ldr	r3, [pc, #108]	@ (8006d84 <xTaskIncrementTick+0x104>)
 8006d16:	6af0      	ldr	r0, [r6, #44]	@ 0x2c
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	4290      	cmp	r0, r2
 8006d1c:	d900      	bls.n	8006d20 <xTaskIncrementTick+0xa0>
 8006d1e:	6018      	str	r0, [r3, #0]
 8006d20:	2314      	movs	r3, #20
 8006d22:	4358      	muls	r0, r3
 8006d24:	9b01      	ldr	r3, [sp, #4]
 8006d26:	1d31      	adds	r1, r6, #4
 8006d28:	1818      	adds	r0, r3, r0
 8006d2a:	f7ff fab7 	bl	800629c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d2e:	9b02      	ldr	r3, [sp, #8]
 8006d30:	6af2      	ldr	r2, [r6, #44]	@ 0x2c
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d300      	bcc.n	8006d3c <xTaskIncrementTick+0xbc>
							xSwitchRequired = pdTRUE;
 8006d3a:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d68 <xTaskIncrementTick+0xe8>)
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	6812      	ldr	r2, [r2, #0]
 8006d42:	2a00      	cmp	r2, #0
 8006d44:	d1d4      	bne.n	8006cf0 <xTaskIncrementTick+0x70>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d46:	2301      	movs	r3, #1
 8006d48:	425b      	negs	r3, r3
						xNextTaskUnblockTime = xItemValue;
 8006d4a:	603b      	str	r3, [r7, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d4c:	e7bf      	b.n	8006cce <xTaskIncrementTick+0x4e>
		++uxPendedTicks;
 8006d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8006d88 <xTaskIncrementTick+0x108>)
BaseType_t xSwitchRequired = pdFALSE;
 8006d50:	2400      	movs	r4, #0
		++uxPendedTicks;
 8006d52:	6813      	ldr	r3, [r2, #0]
 8006d54:	3301      	adds	r3, #1
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	e7c2      	b.n	8006ce0 <xTaskIncrementTick+0x60>
				xSwitchRequired = pdTRUE;
 8006d5a:	2401      	movs	r4, #1
 8006d5c:	e7c0      	b.n	8006ce0 <xTaskIncrementTick+0x60>
 8006d5e:	46c0      	nop			@ (mov r8, r8)
 8006d60:	20000b40 	.word	0x20000b40
 8006d64:	20000b60 	.word	0x20000b60
 8006d68:	20000bac 	.word	0x20000bac
 8006d6c:	20000ba8 	.word	0x20000ba8
 8006d70:	20000b4c 	.word	0x20000b4c
 8006d74:	20000bd8 	.word	0x20000bd8
 8006d78:	20000b44 	.word	0x20000b44
 8006d7c:	20001038 	.word	0x20001038
 8006d80:	20000b50 	.word	0x20000b50
 8006d84:	20000b5c 	.word	0x20000b5c
 8006d88:	20000b54 	.word	0x20000b54

08006d8c <xTaskResumeAll>:
{
 8006d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8006d8e:	4c2b      	ldr	r4, [pc, #172]	@ (8006e3c <xTaskResumeAll+0xb0>)
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <xTaskResumeAll+0xe>
 8006d96:	b672      	cpsid	i
 8006d98:	e7fe      	b.n	8006d98 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 8006d9a:	f000 fbcb 	bl	8007534 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006da4:	6824      	ldr	r4, [r4, #0]
 8006da6:	2c00      	cmp	r4, #0
 8006da8:	d004      	beq.n	8006db4 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 8006daa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006dac:	f000 fbce 	bl	800754c <vPortExitCritical>
}
 8006db0:	0020      	movs	r0, r4
 8006db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006db4:	4b22      	ldr	r3, [pc, #136]	@ (8006e40 <xTaskResumeAll+0xb4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0f6      	beq.n	8006daa <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8006dbc:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8006dbe:	2701      	movs	r7, #1
 8006dc0:	e01d      	b.n	8006dfe <xTaskResumeAll+0x72>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dc6:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dc8:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dca:	3018      	adds	r0, #24
 8006dcc:	f7ff fa88 	bl	80062e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dd0:	0028      	movs	r0, r5
 8006dd2:	f7ff fa85 	bl	80062e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8006e44 <xTaskResumeAll+0xb8>)
 8006dd8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	4290      	cmp	r0, r2
 8006dde:	d900      	bls.n	8006de2 <xTaskResumeAll+0x56>
 8006de0:	6018      	str	r0, [r3, #0]
 8006de2:	4370      	muls	r0, r6
 8006de4:	4b18      	ldr	r3, [pc, #96]	@ (8006e48 <xTaskResumeAll+0xbc>)
 8006de6:	0029      	movs	r1, r5
 8006de8:	18c0      	adds	r0, r0, r3
 8006dea:	f7ff fa57 	bl	800629c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dee:	4b17      	ldr	r3, [pc, #92]	@ (8006e4c <xTaskResumeAll+0xc0>)
 8006df0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d301      	bcc.n	8006dfe <xTaskResumeAll+0x72>
						xYieldPending = pdTRUE;
 8006dfa:	4b15      	ldr	r3, [pc, #84]	@ (8006e50 <xTaskResumeAll+0xc4>)
 8006dfc:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dfe:	4b15      	ldr	r3, [pc, #84]	@ (8006e54 <xTaskResumeAll+0xc8>)
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	2a00      	cmp	r2, #0
 8006e04:	d1dd      	bne.n	8006dc2 <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
 8006e06:	2c00      	cmp	r4, #0
 8006e08:	d001      	beq.n	8006e0e <xTaskResumeAll+0x82>
					prvResetNextTaskUnblockTime();
 8006e0a:	f7ff fe09 	bl	8006a20 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e0e:	4d12      	ldr	r5, [pc, #72]	@ (8006e58 <xTaskResumeAll+0xcc>)
 8006e10:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e12:	2c00      	cmp	r4, #0
 8006e14:	d00a      	beq.n	8006e2c <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 8006e16:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 8006e18:	f7ff ff32 	bl	8006c80 <xTaskIncrementTick>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d001      	beq.n	8006e24 <xTaskResumeAll+0x98>
								xYieldPending = pdTRUE;
 8006e20:	4b0b      	ldr	r3, [pc, #44]	@ (8006e50 <xTaskResumeAll+0xc4>)
 8006e22:	601e      	str	r6, [r3, #0]
							--uxPendedCounts;
 8006e24:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e26:	2c00      	cmp	r4, #0
 8006e28:	d1f6      	bne.n	8006e18 <xTaskResumeAll+0x8c>
						uxPendedTicks = 0;
 8006e2a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8006e2c:	4b08      	ldr	r3, [pc, #32]	@ (8006e50 <xTaskResumeAll+0xc4>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0ba      	beq.n	8006daa <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 8006e34:	f000 fb72 	bl	800751c <vPortYield>
						xAlreadyYielded = pdTRUE;
 8006e38:	2401      	movs	r4, #1
 8006e3a:	e7b7      	b.n	8006dac <xTaskResumeAll+0x20>
 8006e3c:	20000b40 	.word	0x20000b40
 8006e40:	20000b64 	.word	0x20000b64
 8006e44:	20000b5c 	.word	0x20000b5c
 8006e48:	20000bd8 	.word	0x20000bd8
 8006e4c:	20001038 	.word	0x20001038
 8006e50:	20000b50 	.word	0x20000b50
 8006e54:	20000b94 	.word	0x20000b94
 8006e58:	20000b54 	.word	0x20000b54

08006e5c <vTaskDelay>:
	{
 8006e5c:	b570      	push	{r4, r5, r6, lr}
 8006e5e:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e60:	d102      	bne.n	8006e68 <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8006e62:	f000 fb5b 	bl	800751c <vPortYield>
	}
 8006e66:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8006e68:	4b08      	ldr	r3, [pc, #32]	@ (8006e8c <vTaskDelay+0x30>)
 8006e6a:	681d      	ldr	r5, [r3, #0]
 8006e6c:	2d00      	cmp	r5, #0
 8006e6e:	d001      	beq.n	8006e74 <vTaskDelay+0x18>
 8006e70:	b672      	cpsid	i
 8006e72:	e7fe      	b.n	8006e72 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8006e74:	f7ff fef6 	bl	8006c64 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e78:	0029      	movs	r1, r5
 8006e7a:	0020      	movs	r0, r4
 8006e7c:	f7ff fd98 	bl	80069b0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006e80:	f7ff ff84 	bl	8006d8c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006e84:	2800      	cmp	r0, #0
 8006e86:	d0ec      	beq.n	8006e62 <vTaskDelay+0x6>
 8006e88:	e7ed      	b.n	8006e66 <vTaskDelay+0xa>
 8006e8a:	46c0      	nop			@ (mov r8, r8)
 8006e8c:	20000b40 	.word	0x20000b40

08006e90 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e90:	4b15      	ldr	r3, [pc, #84]	@ (8006ee8 <vTaskSwitchContext+0x58>)
{
 8006e92:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	4b15      	ldr	r3, [pc, #84]	@ (8006eec <vTaskSwitchContext+0x5c>)
 8006e98:	2a00      	cmp	r2, #0
 8006e9a:	d002      	beq.n	8006ea2 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	601a      	str	r2, [r3, #0]
}
 8006ea0:	bd30      	pop	{r4, r5, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ea2:	2514      	movs	r5, #20
 8006ea4:	4812      	ldr	r0, [pc, #72]	@ (8006ef0 <vTaskSwitchContext+0x60>)
		xYieldPending = pdFALSE;
 8006ea6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ea8:	6802      	ldr	r2, [r0, #0]
 8006eaa:	4912      	ldr	r1, [pc, #72]	@ (8006ef4 <vTaskSwitchContext+0x64>)
 8006eac:	002b      	movs	r3, r5
 8006eae:	4353      	muls	r3, r2
 8006eb0:	585c      	ldr	r4, [r3, r1]
 8006eb2:	2c00      	cmp	r4, #0
 8006eb4:	d012      	beq.n	8006edc <vTaskSwitchContext+0x4c>
 8006eb6:	18cc      	adds	r4, r1, r3
 8006eb8:	6865      	ldr	r5, [r4, #4]
 8006eba:	3308      	adds	r3, #8
 8006ebc:	686d      	ldr	r5, [r5, #4]
 8006ebe:	185b      	adds	r3, r3, r1
 8006ec0:	6065      	str	r5, [r4, #4]
 8006ec2:	429d      	cmp	r5, r3
 8006ec4:	d101      	bne.n	8006eca <vTaskSwitchContext+0x3a>
 8006ec6:	686b      	ldr	r3, [r5, #4]
 8006ec8:	6063      	str	r3, [r4, #4]
 8006eca:	2314      	movs	r3, #20
 8006ecc:	4353      	muls	r3, r2
 8006ece:	18c9      	adds	r1, r1, r3
 8006ed0:	684b      	ldr	r3, [r1, #4]
 8006ed2:	68d9      	ldr	r1, [r3, #12]
 8006ed4:	4b08      	ldr	r3, [pc, #32]	@ (8006ef8 <vTaskSwitchContext+0x68>)
 8006ed6:	6019      	str	r1, [r3, #0]
 8006ed8:	6002      	str	r2, [r0, #0]
}
 8006eda:	e7e1      	b.n	8006ea0 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006edc:	2a00      	cmp	r2, #0
 8006ede:	d101      	bne.n	8006ee4 <vTaskSwitchContext+0x54>
 8006ee0:	b672      	cpsid	i
 8006ee2:	e7fe      	b.n	8006ee2 <vTaskSwitchContext+0x52>
 8006ee4:	3a01      	subs	r2, #1
 8006ee6:	e7e1      	b.n	8006eac <vTaskSwitchContext+0x1c>
 8006ee8:	20000b40 	.word	0x20000b40
 8006eec:	20000b50 	.word	0x20000b50
 8006ef0:	20000b5c 	.word	0x20000b5c
 8006ef4:	20000bd8 	.word	0x20000bd8
 8006ef8:	20001038 	.word	0x20001038

08006efc <vTaskPlaceOnEventList>:
{
 8006efc:	b510      	push	{r4, lr}
 8006efe:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 8006f00:	2800      	cmp	r0, #0
 8006f02:	d101      	bne.n	8006f08 <vTaskPlaceOnEventList+0xc>
 8006f04:	b672      	cpsid	i
 8006f06:	e7fe      	b.n	8006f06 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f08:	4b04      	ldr	r3, [pc, #16]	@ (8006f1c <vTaskPlaceOnEventList+0x20>)
 8006f0a:	6819      	ldr	r1, [r3, #0]
 8006f0c:	3118      	adds	r1, #24
 8006f0e:	f7ff f9d0 	bl	80062b2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f12:	2101      	movs	r1, #1
 8006f14:	0020      	movs	r0, r4
 8006f16:	f7ff fd4b 	bl	80069b0 <prvAddCurrentTaskToDelayedList>
}
 8006f1a:	bd10      	pop	{r4, pc}
 8006f1c:	20001038 	.word	0x20001038

08006f20 <vTaskPlaceOnEventListRestricted>:
	{
 8006f20:	b570      	push	{r4, r5, r6, lr}
 8006f22:	000c      	movs	r4, r1
 8006f24:	0015      	movs	r5, r2
		configASSERT( pxEventList );
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d101      	bne.n	8006f2e <vTaskPlaceOnEventListRestricted+0xe>
 8006f2a:	b672      	cpsid	i
 8006f2c:	e7fe      	b.n	8006f2c <vTaskPlaceOnEventListRestricted+0xc>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f2e:	4b07      	ldr	r3, [pc, #28]	@ (8006f4c <vTaskPlaceOnEventListRestricted+0x2c>)
 8006f30:	6819      	ldr	r1, [r3, #0]
 8006f32:	3118      	adds	r1, #24
 8006f34:	f7ff f9b2 	bl	800629c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8006f38:	2d00      	cmp	r5, #0
 8006f3a:	d001      	beq.n	8006f40 <vTaskPlaceOnEventListRestricted+0x20>
			xTicksToWait = portMAX_DELAY;
 8006f3c:	2401      	movs	r4, #1
 8006f3e:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f40:	0029      	movs	r1, r5
 8006f42:	0020      	movs	r0, r4
 8006f44:	f7ff fd34 	bl	80069b0 <prvAddCurrentTaskToDelayedList>
	}
 8006f48:	bd70      	pop	{r4, r5, r6, pc}
 8006f4a:	46c0      	nop			@ (mov r8, r8)
 8006f4c:	20001038 	.word	0x20001038

08006f50 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f50:	68c3      	ldr	r3, [r0, #12]
{
 8006f52:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f54:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006f56:	2c00      	cmp	r4, #0
 8006f58:	d101      	bne.n	8006f5e <xTaskRemoveFromEventList+0xe>
 8006f5a:	b672      	cpsid	i
 8006f5c:	e7fe      	b.n	8006f5c <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f5e:	0025      	movs	r5, r4
 8006f60:	3518      	adds	r5, #24
 8006f62:	0028      	movs	r0, r5
 8006f64:	f7ff f9bc 	bl	80062e0 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f68:	4b10      	ldr	r3, [pc, #64]	@ (8006fac <xTaskRemoveFromEventList+0x5c>)
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f6a:	4811      	ldr	r0, [pc, #68]	@ (8006fb0 <xTaskRemoveFromEventList+0x60>)
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10d      	bne.n	8006f8e <xTaskRemoveFromEventList+0x3e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f72:	1d25      	adds	r5, r4, #4
 8006f74:	0028      	movs	r0, r5
 8006f76:	f7ff f9b3 	bl	80062e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8006fb4 <xTaskRemoveFromEventList+0x64>)
 8006f7c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006f7e:	6811      	ldr	r1, [r2, #0]
 8006f80:	428b      	cmp	r3, r1
 8006f82:	d900      	bls.n	8006f86 <xTaskRemoveFromEventList+0x36>
 8006f84:	6013      	str	r3, [r2, #0]
 8006f86:	2014      	movs	r0, #20
 8006f88:	4358      	muls	r0, r3
 8006f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006fb8 <xTaskRemoveFromEventList+0x68>)
 8006f8c:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f8e:	0029      	movs	r1, r5
 8006f90:	f7ff f984 	bl	800629c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f94:	4b09      	ldr	r3, [pc, #36]	@ (8006fbc <xTaskRemoveFromEventList+0x6c>)
 8006f96:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006f98:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8006f9a:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d902      	bls.n	8006fa8 <xTaskRemoveFromEventList+0x58>
		xYieldPending = pdTRUE;
 8006fa2:	4b07      	ldr	r3, [pc, #28]	@ (8006fc0 <xTaskRemoveFromEventList+0x70>)
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	6018      	str	r0, [r3, #0]
}
 8006fa8:	bd70      	pop	{r4, r5, r6, pc}
 8006faa:	46c0      	nop			@ (mov r8, r8)
 8006fac:	20000b40 	.word	0x20000b40
 8006fb0:	20000b94 	.word	0x20000b94
 8006fb4:	20000b5c 	.word	0x20000b5c
 8006fb8:	20000bd8 	.word	0x20000bd8
 8006fbc:	20001038 	.word	0x20001038
 8006fc0:	20000b50 	.word	0x20000b50

08006fc4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006fc4:	4b03      	ldr	r3, [pc, #12]	@ (8006fd4 <vTaskInternalSetTimeOutState+0x10>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006fca:	4b03      	ldr	r3, [pc, #12]	@ (8006fd8 <vTaskInternalSetTimeOutState+0x14>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	6043      	str	r3, [r0, #4]
}
 8006fd0:	4770      	bx	lr
 8006fd2:	46c0      	nop			@ (mov r8, r8)
 8006fd4:	20000b4c 	.word	0x20000b4c
 8006fd8:	20000b60 	.word	0x20000b60

08006fdc <xTaskCheckForTimeOut>:
{
 8006fdc:	b570      	push	{r4, r5, r6, lr}
 8006fde:	0005      	movs	r5, r0
 8006fe0:	000c      	movs	r4, r1
	configASSERT( pxTimeOut );
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	d101      	bne.n	8006fea <xTaskCheckForTimeOut+0xe>
 8006fe6:	b672      	cpsid	i
 8006fe8:	e7fe      	b.n	8006fe8 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 8006fea:	2900      	cmp	r1, #0
 8006fec:	d101      	bne.n	8006ff2 <xTaskCheckForTimeOut+0x16>
 8006fee:	b672      	cpsid	i
 8006ff0:	e7fe      	b.n	8006ff0 <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 8006ff2:	f000 fa9f 	bl	8007534 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8007034 <xTaskCheckForTimeOut+0x58>)
 8006ff8:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	1c5a      	adds	r2, r3, #1
 8006ffe:	d010      	beq.n	8007022 <xTaskCheckForTimeOut+0x46>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007000:	480d      	ldr	r0, [pc, #52]	@ (8007038 <xTaskCheckForTimeOut+0x5c>)
 8007002:	682e      	ldr	r6, [r5, #0]
 8007004:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007006:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007008:	4286      	cmp	r6, r0
 800700a:	d001      	beq.n	8007010 <xTaskCheckForTimeOut+0x34>
 800700c:	428a      	cmp	r2, r1
 800700e:	d90f      	bls.n	8007030 <xTaskCheckForTimeOut+0x54>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007010:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007012:	4283      	cmp	r3, r0
 8007014:	d90a      	bls.n	800702c <xTaskCheckForTimeOut+0x50>
			*pxTicksToWait -= xElapsedTime;
 8007016:	1a5b      	subs	r3, r3, r1
 8007018:	189b      	adds	r3, r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 800701a:	0028      	movs	r0, r5
			*pxTicksToWait -= xElapsedTime;
 800701c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800701e:	f7ff ffd1 	bl	8006fc4 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8007022:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8007024:	f000 fa92 	bl	800754c <vPortExitCritical>
}
 8007028:	0020      	movs	r0, r4
 800702a:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 800702c:	2300      	movs	r3, #0
 800702e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8007030:	2401      	movs	r4, #1
 8007032:	e7f7      	b.n	8007024 <xTaskCheckForTimeOut+0x48>
 8007034:	20000b60 	.word	0x20000b60
 8007038:	20000b4c 	.word	0x20000b4c

0800703c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800703c:	2201      	movs	r2, #1
 800703e:	4b01      	ldr	r3, [pc, #4]	@ (8007044 <vTaskMissedYield+0x8>)
 8007040:	601a      	str	r2, [r3, #0]
}
 8007042:	4770      	bx	lr
 8007044:	20000b50 	.word	0x20000b50

08007048 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8007048:	4b05      	ldr	r3, [pc, #20]	@ (8007060 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 800704a:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d004      	beq.n	800705c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007052:	4b04      	ldr	r3, [pc, #16]	@ (8007064 <xTaskGetSchedulerState+0x1c>)
 8007054:	6818      	ldr	r0, [r3, #0]
 8007056:	4243      	negs	r3, r0
 8007058:	4158      	adcs	r0, r3
 800705a:	0040      	lsls	r0, r0, #1
	}
 800705c:	4770      	bx	lr
 800705e:	46c0      	nop			@ (mov r8, r8)
 8007060:	20000b58 	.word	0x20000b58
 8007064:	20000b40 	.word	0x20000b40

08007068 <xTaskPriorityDisinherit>:
	{
 8007068:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 800706a:	2800      	cmp	r0, #0
 800706c:	d101      	bne.n	8007072 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 800706e:	2000      	movs	r0, #0
	}
 8007070:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8007072:	4b15      	ldr	r3, [pc, #84]	@ (80070c8 <xTaskPriorityDisinherit+0x60>)
 8007074:	681c      	ldr	r4, [r3, #0]
 8007076:	4284      	cmp	r4, r0
 8007078:	d001      	beq.n	800707e <xTaskPriorityDisinherit+0x16>
 800707a:	b672      	cpsid	i
 800707c:	e7fe      	b.n	800707c <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 800707e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <xTaskPriorityDisinherit+0x20>
 8007084:	b672      	cpsid	i
 8007086:	e7fe      	b.n	8007086 <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007088:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800708a:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 800708c:	3b01      	subs	r3, #1
 800708e:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007090:	4291      	cmp	r1, r2
 8007092:	d0ec      	beq.n	800706e <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1ea      	bne.n	800706e <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007098:	1d25      	adds	r5, r4, #4
 800709a:	0028      	movs	r0, r5
 800709c:	f7ff f920 	bl	80062e0 <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070a0:	2238      	movs	r2, #56	@ 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80070a2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070a4:	1ad2      	subs	r2, r2, r3
 80070a6:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80070a8:	4a08      	ldr	r2, [pc, #32]	@ (80070cc <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80070aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxTCB );
 80070ac:	6811      	ldr	r1, [r2, #0]
 80070ae:	428b      	cmp	r3, r1
 80070b0:	d900      	bls.n	80070b4 <xTaskPriorityDisinherit+0x4c>
 80070b2:	6013      	str	r3, [r2, #0]
 80070b4:	2014      	movs	r0, #20
 80070b6:	4358      	muls	r0, r3
 80070b8:	4b05      	ldr	r3, [pc, #20]	@ (80070d0 <xTaskPriorityDisinherit+0x68>)
 80070ba:	0029      	movs	r1, r5
 80070bc:	18c0      	adds	r0, r0, r3
 80070be:	f7ff f8ed 	bl	800629c <vListInsertEnd>
					xReturn = pdTRUE;
 80070c2:	2001      	movs	r0, #1
		return xReturn;
 80070c4:	e7d4      	b.n	8007070 <xTaskPriorityDisinherit+0x8>
 80070c6:	46c0      	nop			@ (mov r8, r8)
 80070c8:	20001038 	.word	0x20001038
 80070cc:	20000b5c 	.word	0x20000b5c
 80070d0:	20000bd8 	.word	0x20000bd8

080070d4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80070d4:	b510      	push	{r4, lr}
 80070d6:	0004      	movs	r4, r0
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80070d8:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80070da:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 80070dc:	4291      	cmp	r1, r2
 80070de:	d80b      	bhi.n	80070f8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070e0:	1ad2      	subs	r2, r2, r3
 80070e2:	6983      	ldr	r3, [r0, #24]
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80070e4:	2001      	movs	r0, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d205      	bcs.n	80070f6 <prvInsertTimerInActiveList+0x22>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80070ea:	4b07      	ldr	r3, [pc, #28]	@ (8007108 <prvInsertTimerInActiveList+0x34>)
 80070ec:	1d21      	adds	r1, r4, #4
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	f7ff f8df 	bl	80062b2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80070f4:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 80070f6:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d202      	bcs.n	8007102 <prvInsertTimerInActiveList+0x2e>
			xProcessTimerNow = pdTRUE;
 80070fc:	2001      	movs	r0, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80070fe:	4299      	cmp	r1, r3
 8007100:	d2f9      	bcs.n	80070f6 <prvInsertTimerInActiveList+0x22>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007102:	4b02      	ldr	r3, [pc, #8]	@ (800710c <prvInsertTimerInActiveList+0x38>)
 8007104:	1d21      	adds	r1, r4, #4
 8007106:	e7f2      	b.n	80070ee <prvInsertTimerInActiveList+0x1a>
 8007108:	20001138 	.word	0x20001138
 800710c:	2000113c 	.word	0x2000113c

08007110 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007112:	f000 fa0f 	bl	8007534 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007116:	4c10      	ldr	r4, [pc, #64]	@ (8007158 <prvCheckForValidListAndQueue+0x48>)
 8007118:	6825      	ldr	r5, [r4, #0]
 800711a:	2d00      	cmp	r5, #0
 800711c:	d118      	bne.n	8007150 <prvCheckForValidListAndQueue+0x40>
		{
			vListInitialise( &xActiveTimerList1 );
 800711e:	4f0f      	ldr	r7, [pc, #60]	@ (800715c <prvCheckForValidListAndQueue+0x4c>)
 8007120:	0038      	movs	r0, r7
 8007122:	f7ff f8ad 	bl	8006280 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007126:	4e0e      	ldr	r6, [pc, #56]	@ (8007160 <prvCheckForValidListAndQueue+0x50>)
 8007128:	0030      	movs	r0, r6
 800712a:	f7ff f8a9 	bl	8006280 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800712e:	4b0d      	ldr	r3, [pc, #52]	@ (8007164 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007130:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8007132:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007134:	4b0c      	ldr	r3, [pc, #48]	@ (8007168 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007136:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8007138:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800713a:	4a0c      	ldr	r2, [pc, #48]	@ (800716c <prvCheckForValidListAndQueue+0x5c>)
 800713c:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <prvCheckForValidListAndQueue+0x60>)
 800713e:	9500      	str	r5, [sp, #0]
 8007140:	f7ff f99b 	bl	800647a <xQueueGenericCreateStatic>
 8007144:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007146:	2800      	cmp	r0, #0
 8007148:	d002      	beq.n	8007150 <prvCheckForValidListAndQueue+0x40>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800714a:	490a      	ldr	r1, [pc, #40]	@ (8007174 <prvCheckForValidListAndQueue+0x64>)
 800714c:	f7ff fb84 	bl	8006858 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007150:	f000 f9fc 	bl	800754c <vPortExitCritical>
}
 8007154:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8007156:	46c0      	nop			@ (mov r8, r8)
 8007158:	20001134 	.word	0x20001134
 800715c:	20001154 	.word	0x20001154
 8007160:	20001140 	.word	0x20001140
 8007164:	2000113c 	.word	0x2000113c
 8007168:	20001138 	.word	0x20001138
 800716c:	2000108c 	.word	0x2000108c
 8007170:	2000103c 	.word	0x2000103c
 8007174:	0800a6f0 	.word	0x0800a6f0

08007178 <xTimerCreateTimerTask>:
{
 8007178:	b510      	push	{r4, lr}
 800717a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800717c:	f7ff ffc8 	bl	8007110 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8007180:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <xTimerCreateTimerTask+0x4c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d017      	beq.n	80071b8 <xTimerCreateTimerTask+0x40>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007188:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800718a:	aa07      	add	r2, sp, #28
 800718c:	a906      	add	r1, sp, #24
 800718e:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007190:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007192:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007194:	f7ff f868 	bl	8006268 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007198:	9b05      	ldr	r3, [sp, #20]
 800719a:	490b      	ldr	r1, [pc, #44]	@ (80071c8 <xTimerCreateTimerTask+0x50>)
 800719c:	9302      	str	r3, [sp, #8]
 800719e:	9b06      	ldr	r3, [sp, #24]
 80071a0:	480a      	ldr	r0, [pc, #40]	@ (80071cc <xTimerCreateTimerTask+0x54>)
 80071a2:	9301      	str	r3, [sp, #4]
 80071a4:	2302      	movs	r3, #2
 80071a6:	9a07      	ldr	r2, [sp, #28]
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	0023      	movs	r3, r4
 80071ac:	f7ff fcd1 	bl	8006b52 <xTaskCreateStatic>
 80071b0:	4b07      	ldr	r3, [pc, #28]	@ (80071d0 <xTimerCreateTimerTask+0x58>)
 80071b2:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80071b4:	42a0      	cmp	r0, r4
 80071b6:	d101      	bne.n	80071bc <xTimerCreateTimerTask+0x44>
	configASSERT( xReturn );
 80071b8:	b672      	cpsid	i
 80071ba:	e7fe      	b.n	80071ba <xTimerCreateTimerTask+0x42>
}
 80071bc:	2001      	movs	r0, #1
 80071be:	b008      	add	sp, #32
 80071c0:	bd10      	pop	{r4, pc}
 80071c2:	46c0      	nop			@ (mov r8, r8)
 80071c4:	20001134 	.word	0x20001134
 80071c8:	0800a6f5 	.word	0x0800a6f5
 80071cc:	080072b5 	.word	0x080072b5
 80071d0:	20001130 	.word	0x20001130

080071d4 <xTimerGenericCommand>:
{
 80071d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071d6:	0017      	movs	r7, r2
 80071d8:	0004      	movs	r4, r0
 80071da:	001a      	movs	r2, r3
 80071dc:	b085      	sub	sp, #20
	configASSERT( xTimer );
 80071de:	2800      	cmp	r0, #0
 80071e0:	d101      	bne.n	80071e6 <xTimerGenericCommand+0x12>
 80071e2:	b672      	cpsid	i
 80071e4:	e7fe      	b.n	80071e4 <xTimerGenericCommand+0x10>
	if( xTimerQueue != NULL )
 80071e6:	4d0d      	ldr	r5, [pc, #52]	@ (800721c <xTimerGenericCommand+0x48>)
 80071e8:	682e      	ldr	r6, [r5, #0]
BaseType_t xReturn = pdFAIL;
 80071ea:	1e30      	subs	r0, r6, #0
	if( xTimerQueue != NULL )
 80071ec:	d00f      	beq.n	800720e <xTimerGenericCommand+0x3a>
		xMessage.xMessageID = xCommandID;
 80071ee:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80071f0:	9701      	str	r7, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80071f2:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80071f4:	2905      	cmp	r1, #5
 80071f6:	dc0c      	bgt.n	8007212 <xTimerGenericCommand+0x3e>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80071f8:	f7ff ff26 	bl	8007048 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80071fc:	2300      	movs	r3, #0
 80071fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007200:	2802      	cmp	r0, #2
 8007202:	d000      	beq.n	8007206 <xTimerGenericCommand+0x32>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007204:	001a      	movs	r2, r3
 8007206:	4669      	mov	r1, sp
 8007208:	6828      	ldr	r0, [r5, #0]
 800720a:	f7ff f98a 	bl	8006522 <xQueueGenericSend>
}
 800720e:	b005      	add	sp, #20
 8007210:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007212:	2300      	movs	r3, #0
 8007214:	4669      	mov	r1, sp
 8007216:	f7ff fa13 	bl	8006640 <xQueueGenericSendFromISR>
 800721a:	e7f8      	b.n	800720e <xTimerGenericCommand+0x3a>
 800721c:	20001134 	.word	0x20001134

08007220 <prvSampleTimeNow>:
{
 8007220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007222:	b087      	sub	sp, #28
 8007224:	9005      	str	r0, [sp, #20]
	xTimeNow = xTaskGetTickCount();
 8007226:	f7ff fd25 	bl	8006c74 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800722a:	4f1f      	ldr	r7, [pc, #124]	@ (80072a8 <prvSampleTimeNow+0x88>)
	xTimeNow = xTaskGetTickCount();
 800722c:	0005      	movs	r5, r0
	if( xTimeNow < xLastTime )
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	4283      	cmp	r3, r0
 8007232:	d823      	bhi.n	800727c <prvSampleTimeNow+0x5c>
 8007234:	2300      	movs	r3, #0
}
 8007236:	0028      	movs	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8007238:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 800723a:	603d      	str	r5, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 800723c:	6013      	str	r3, [r2, #0]
}
 800723e:	b007      	add	sp, #28
 8007240:	bdf0      	pop	{r4, r5, r6, r7, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007242:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007244:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007246:	681a      	ldr	r2, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007248:	1d23      	adds	r3, r4, #4
 800724a:	0018      	movs	r0, r3
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800724c:	9203      	str	r2, [sp, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800724e:	9304      	str	r3, [sp, #16]
 8007250:	f7ff f846 	bl	80062e0 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007254:	6a23      	ldr	r3, [r4, #32]
 8007256:	0020      	movs	r0, r4
 8007258:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800725a:	0023      	movs	r3, r4
 800725c:	2204      	movs	r2, #4
 800725e:	3328      	adds	r3, #40	@ 0x28
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	4213      	tst	r3, r2
 8007264:	d00a      	beq.n	800727c <prvSampleTimeNow+0x5c>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007266:	69a3      	ldr	r3, [r4, #24]
 8007268:	9a03      	ldr	r2, [sp, #12]
 800726a:	18d3      	adds	r3, r2, r3
			if( xReloadTime > xNextExpireTime )
 800726c:	429a      	cmp	r2, r3
 800726e:	d210      	bcs.n	8007292 <prvSampleTimeNow+0x72>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007270:	9904      	ldr	r1, [sp, #16]
 8007272:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007274:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007276:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007278:	f7ff f81b 	bl	80062b2 <vListInsert>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800727c:	4e0b      	ldr	r6, [pc, #44]	@ (80072ac <prvSampleTimeNow+0x8c>)
 800727e:	6833      	ldr	r3, [r6, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	2a00      	cmp	r2, #0
 8007284:	d1dd      	bne.n	8007242 <prvSampleTimeNow+0x22>
	pxCurrentTimerList = pxOverflowTimerList;
 8007286:	4a0a      	ldr	r2, [pc, #40]	@ (80072b0 <prvSampleTimeNow+0x90>)
 8007288:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800728a:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800728c:	6031      	str	r1, [r6, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 800728e:	2301      	movs	r3, #1
 8007290:	e7d1      	b.n	8007236 <prvSampleTimeNow+0x16>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007292:	2100      	movs	r1, #0
 8007294:	0020      	movs	r0, r4
 8007296:	000b      	movs	r3, r1
 8007298:	9a03      	ldr	r2, [sp, #12]
 800729a:	9100      	str	r1, [sp, #0]
 800729c:	f7ff ff9a 	bl	80071d4 <xTimerGenericCommand>
				configASSERT( xResult );
 80072a0:	2800      	cmp	r0, #0
 80072a2:	d1eb      	bne.n	800727c <prvSampleTimeNow+0x5c>
 80072a4:	b672      	cpsid	i
 80072a6:	e7fe      	b.n	80072a6 <prvSampleTimeNow+0x86>
 80072a8:	2000112c 	.word	0x2000112c
 80072ac:	2000113c 	.word	0x2000113c
 80072b0:	20001138 	.word	0x20001138

080072b4 <prvTimerTask>:
{
 80072b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072b6:	2701      	movs	r7, #1
{
 80072b8:	b08b      	sub	sp, #44	@ 0x2c
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072ba:	4e5a      	ldr	r6, [pc, #360]	@ (8007424 <prvTimerTask+0x170>)
 80072bc:	003d      	movs	r5, r7
 80072be:	6833      	ldr	r3, [r6, #0]
 80072c0:	681c      	ldr	r4, [r3, #0]
 80072c2:	2c00      	cmp	r4, #0
 80072c4:	d002      	beq.n	80072cc <prvTimerTask+0x18>
 80072c6:	2500      	movs	r5, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 80072cc:	f7ff fcca 	bl	8006c64 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80072d0:	a806      	add	r0, sp, #24
 80072d2:	f7ff ffa5 	bl	8007220 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 80072d6:	9b06      	ldr	r3, [sp, #24]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80072d8:	9003      	str	r0, [sp, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d15e      	bne.n	800739c <prvTimerTask+0xe8>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80072de:	2d00      	cmp	r5, #0
 80072e0:	d149      	bne.n	8007376 <prvTimerTask+0xc2>
 80072e2:	42a0      	cmp	r0, r4
 80072e4:	d34c      	bcc.n	8007380 <prvTimerTask+0xcc>
				( void ) xTaskResumeAll();
 80072e6:	f7ff fd51 	bl	8006d8c <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ea:	6833      	ldr	r3, [r6, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	68de      	ldr	r6, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072f0:	1d30      	adds	r0, r6, #4
 80072f2:	f7fe fff5 	bl	80062e0 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80072f6:	0032      	movs	r2, r6
 80072f8:	2104      	movs	r1, #4
 80072fa:	3228      	adds	r2, #40	@ 0x28
 80072fc:	7813      	ldrb	r3, [r2, #0]
 80072fe:	420b      	tst	r3, r1
 8007300:	d013      	beq.n	800732a <prvTimerTask+0x76>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007302:	69b1      	ldr	r1, [r6, #24]
 8007304:	0023      	movs	r3, r4
 8007306:	0030      	movs	r0, r6
 8007308:	9a03      	ldr	r2, [sp, #12]
 800730a:	1861      	adds	r1, r4, r1
 800730c:	f7ff fee2 	bl	80070d4 <prvInsertTimerInActiveList>
 8007310:	2800      	cmp	r0, #0
 8007312:	d00c      	beq.n	800732e <prvTimerTask+0x7a>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007314:	002b      	movs	r3, r5
 8007316:	0022      	movs	r2, r4
 8007318:	0029      	movs	r1, r5
 800731a:	0030      	movs	r0, r6
 800731c:	9500      	str	r5, [sp, #0]
 800731e:	f7ff ff59 	bl	80071d4 <xTimerGenericCommand>
			configASSERT( xResult );
 8007322:	2800      	cmp	r0, #0
 8007324:	d103      	bne.n	800732e <prvTimerTask+0x7a>
 8007326:	b672      	cpsid	i
 8007328:	e7fe      	b.n	8007328 <prvTimerTask+0x74>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800732a:	43bb      	bics	r3, r7
 800732c:	7013      	strb	r3, [r2, #0]
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800732e:	0030      	movs	r0, r6
 8007330:	6a33      	ldr	r3, [r6, #32]
 8007332:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007334:	4b3c      	ldr	r3, [pc, #240]	@ (8007428 <prvTimerTask+0x174>)
 8007336:	2200      	movs	r2, #0
 8007338:	6818      	ldr	r0, [r3, #0]
 800733a:	a906      	add	r1, sp, #24
 800733c:	f7ff f9c8 	bl	80066d0 <xQueueReceive>
 8007340:	2800      	cmp	r0, #0
 8007342:	d0ba      	beq.n	80072ba <prvTimerTask+0x6>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007344:	9b06      	ldr	r3, [sp, #24]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007346:	9808      	ldr	r0, [sp, #32]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007348:	2b00      	cmp	r3, #0
 800734a:	db2a      	blt.n	80073a2 <prvTimerTask+0xee>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800734c:	9c08      	ldr	r4, [sp, #32]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800734e:	6963      	ldr	r3, [r4, #20]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d12d      	bne.n	80073b0 <prvTimerTask+0xfc>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007354:	a805      	add	r0, sp, #20
 8007356:	f7ff ff63 	bl	8007220 <prvSampleTimeNow>
 800735a:	0002      	movs	r2, r0
			switch( xMessage.xMessageID )
 800735c:	9806      	ldr	r0, [sp, #24]
 800735e:	2809      	cmp	r0, #9
 8007360:	d8e8      	bhi.n	8007334 <prvTimerTask+0x80>
 8007362:	0025      	movs	r5, r4
 8007364:	3528      	adds	r5, #40	@ 0x28
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007366:	782b      	ldrb	r3, [r5, #0]
			switch( xMessage.xMessageID )
 8007368:	f7f8 fed6 	bl	8000118 <__gnu_thumb1_case_uqi>
 800736c:	58262626 	.word	0x58262626
 8007370:	26265244 	.word	0x26265244
 8007374:	4458      	.short	0x4458
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007376:	4b2d      	ldr	r3, [pc, #180]	@ (800742c <prvTimerTask+0x178>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681d      	ldr	r5, [r3, #0]
 800737c:	426b      	negs	r3, r5
 800737e:	415d      	adcs	r5, r3
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007380:	9b03      	ldr	r3, [sp, #12]
 8007382:	002a      	movs	r2, r5
 8007384:	1ae1      	subs	r1, r4, r3
 8007386:	4b28      	ldr	r3, [pc, #160]	@ (8007428 <prvTimerTask+0x174>)
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	f7ff fa77 	bl	800687c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800738e:	f7ff fcfd 	bl	8006d8c <xTaskResumeAll>
 8007392:	2800      	cmp	r0, #0
 8007394:	d1ce      	bne.n	8007334 <prvTimerTask+0x80>
					portYIELD_WITHIN_API();
 8007396:	f000 f8c1 	bl	800751c <vPortYield>
 800739a:	e7cb      	b.n	8007334 <prvTimerTask+0x80>
			( void ) xTaskResumeAll();
 800739c:	f7ff fcf6 	bl	8006d8c <xTaskResumeAll>
}
 80073a0:	e7c8      	b.n	8007334 <prvTimerTask+0x80>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80073a2:	9b07      	ldr	r3, [sp, #28]
 80073a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073a6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80073a8:	9b06      	ldr	r3, [sp, #24]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	dbc2      	blt.n	8007334 <prvTimerTask+0x80>
 80073ae:	e7cd      	b.n	800734c <prvTimerTask+0x98>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073b0:	1d20      	adds	r0, r4, #4
 80073b2:	f7fe ff95 	bl	80062e0 <uxListRemove>
 80073b6:	e7cd      	b.n	8007354 <prvTimerTask+0xa0>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80073b8:	433b      	orrs	r3, r7
 80073ba:	702b      	strb	r3, [r5, #0]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80073bc:	9b07      	ldr	r3, [sp, #28]
 80073be:	69a1      	ldr	r1, [r4, #24]
 80073c0:	0020      	movs	r0, r4
 80073c2:	1859      	adds	r1, r3, r1
 80073c4:	f7ff fe86 	bl	80070d4 <prvInsertTimerInActiveList>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d0b3      	beq.n	8007334 <prvTimerTask+0x80>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073cc:	6a23      	ldr	r3, [r4, #32]
 80073ce:	0020      	movs	r0, r4
 80073d0:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073d2:	2204      	movs	r2, #4
 80073d4:	782b      	ldrb	r3, [r5, #0]
 80073d6:	4213      	tst	r3, r2
 80073d8:	d0ac      	beq.n	8007334 <prvTimerTask+0x80>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80073da:	2100      	movs	r1, #0
 80073dc:	69a3      	ldr	r3, [r4, #24]
 80073de:	9a07      	ldr	r2, [sp, #28]
 80073e0:	0020      	movs	r0, r4
 80073e2:	18d2      	adds	r2, r2, r3
 80073e4:	9100      	str	r1, [sp, #0]
 80073e6:	000b      	movs	r3, r1
 80073e8:	f7ff fef4 	bl	80071d4 <xTimerGenericCommand>
							configASSERT( xResult );
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d1a1      	bne.n	8007334 <prvTimerTask+0x80>
 80073f0:	b672      	cpsid	i
 80073f2:	e7fe      	b.n	80073f2 <prvTimerTask+0x13e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80073f4:	433b      	orrs	r3, r7
 80073f6:	702b      	strb	r3, [r5, #0]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80073f8:	9907      	ldr	r1, [sp, #28]
 80073fa:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80073fc:	2900      	cmp	r1, #0
 80073fe:	d101      	bne.n	8007404 <prvTimerTask+0x150>
 8007400:	b672      	cpsid	i
 8007402:	e7fe      	b.n	8007402 <prvTimerTask+0x14e>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007404:	0013      	movs	r3, r2
 8007406:	0020      	movs	r0, r4
 8007408:	1851      	adds	r1, r2, r1
 800740a:	f7ff fe63 	bl	80070d4 <prvInsertTimerInActiveList>
					break;
 800740e:	e791      	b.n	8007334 <prvTimerTask+0x80>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007410:	079a      	lsls	r2, r3, #30
 8007412:	d403      	bmi.n	800741c <prvTimerTask+0x168>
							vPortFree( pxTimer );
 8007414:	0020      	movs	r0, r4
 8007416:	f000 f98d 	bl	8007734 <vPortFree>
 800741a:	e78b      	b.n	8007334 <prvTimerTask+0x80>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800741c:	43bb      	bics	r3, r7
 800741e:	702b      	strb	r3, [r5, #0]
 8007420:	e788      	b.n	8007334 <prvTimerTask+0x80>
 8007422:	46c0      	nop			@ (mov r8, r8)
 8007424:	2000113c 	.word	0x2000113c
 8007428:	20001134 	.word	0x20001134
 800742c:	20001138 	.word	0x20001138

08007430 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8007430:	2300      	movs	r3, #0
{
 8007432:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8007434:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007436:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <prvTaskExitError+0x20>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3301      	adds	r3, #1
 800743c:	d001      	beq.n	8007442 <prvTaskExitError+0x12>
 800743e:	b672      	cpsid	i
 8007440:	e7fe      	b.n	8007440 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 8007442:	b672      	cpsid	i
	while( ulDummy == 0 )
 8007444:	9b01      	ldr	r3, [sp, #4]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d0fc      	beq.n	8007444 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800744a:	b002      	add	sp, #8
 800744c:	4770      	bx	lr
 800744e:	46c0      	nop			@ (mov r8, r8)
 8007450:	2000000c 	.word	0x2000000c
	...

08007460 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8007460:	4a0b      	ldr	r2, [pc, #44]	@ (8007490 <pxCurrentTCBConst2>)
 8007462:	6813      	ldr	r3, [r2, #0]
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	3020      	adds	r0, #32
 8007468:	f380 8809 	msr	PSP, r0
 800746c:	2002      	movs	r0, #2
 800746e:	f380 8814 	msr	CONTROL, r0
 8007472:	f3bf 8f6f 	isb	sy
 8007476:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8007478:	46ae      	mov	lr, r5
 800747a:	bc08      	pop	{r3}
 800747c:	bc04      	pop	{r2}
 800747e:	b662      	cpsie	i
 8007480:	4718      	bx	r3
 8007482:	46c0      	nop			@ (mov r8, r8)
 8007484:	46c0      	nop			@ (mov r8, r8)
 8007486:	46c0      	nop			@ (mov r8, r8)
 8007488:	46c0      	nop			@ (mov r8, r8)
 800748a:	46c0      	nop			@ (mov r8, r8)
 800748c:	46c0      	nop			@ (mov r8, r8)
 800748e:	46c0      	nop			@ (mov r8, r8)

08007490 <pxCurrentTCBConst2>:
 8007490:	20001038 	.word	0x20001038

08007494 <pxPortInitialiseStack>:
{
 8007494:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007496:	2480      	movs	r4, #128	@ 0x80
 8007498:	1f03      	subs	r3, r0, #4
 800749a:	0464      	lsls	r4, r4, #17
 800749c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800749e:	3b04      	subs	r3, #4
 80074a0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80074a2:	4903      	ldr	r1, [pc, #12]	@ (80074b0 <pxPortInitialiseStack+0x1c>)
 80074a4:	3b04      	subs	r3, #4
 80074a6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80074a8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 80074aa:	3840      	subs	r0, #64	@ 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80074ac:	601a      	str	r2, [r3, #0]
}
 80074ae:	bd10      	pop	{r4, pc}
 80074b0:	08007431 	.word	0x08007431

080074b4 <SVC_Handler>:
}
 80074b4:	4770      	bx	lr
	...

080074b8 <xPortStartScheduler>:
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80074b8:	22ff      	movs	r2, #255	@ 0xff
 80074ba:	4b12      	ldr	r3, [pc, #72]	@ (8007504 <xPortStartScheduler+0x4c>)
 80074bc:	0412      	lsls	r2, r2, #16
 80074be:	6819      	ldr	r1, [r3, #0]
{
 80074c0:	b570      	push	{r4, r5, r6, lr}
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80074c2:	430a      	orrs	r2, r1
 80074c4:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80074c6:	22ff      	movs	r2, #255	@ 0xff
 80074c8:	6819      	ldr	r1, [r3, #0]
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80074ca:	2400      	movs	r4, #0
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80074cc:	0612      	lsls	r2, r2, #24
 80074ce:	430a      	orrs	r2, r1
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80074d0:	21fa      	movs	r1, #250	@ 0xfa
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80074d2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL = 0UL;
 80074d4:	4d0c      	ldr	r5, [pc, #48]	@ (8007508 <xPortStartScheduler+0x50>)
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80074d6:	4b0d      	ldr	r3, [pc, #52]	@ (800750c <xPortStartScheduler+0x54>)
	portNVIC_SYSTICK_CTRL = 0UL;
 80074d8:	602c      	str	r4, [r5, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80074da:	601c      	str	r4, [r3, #0]
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80074dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007510 <xPortStartScheduler+0x58>)
 80074de:	0089      	lsls	r1, r1, #2
 80074e0:	6818      	ldr	r0, [r3, #0]
 80074e2:	f7f8 fe2d 	bl	8000140 <__udivsi3>
 80074e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007514 <xPortStartScheduler+0x5c>)
 80074e8:	3801      	subs	r0, #1
 80074ea:	6018      	str	r0, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80074ec:	2307      	movs	r3, #7
 80074ee:	602b      	str	r3, [r5, #0]
	uxCriticalNesting = 0;
 80074f0:	4b09      	ldr	r3, [pc, #36]	@ (8007518 <xPortStartScheduler+0x60>)
 80074f2:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
 80074f4:	f7ff ffb4 	bl	8007460 <vPortStartFirstTask>
	vTaskSwitchContext();
 80074f8:	f7ff fcca 	bl	8006e90 <vTaskSwitchContext>
	prvTaskExitError();
 80074fc:	f7ff ff98 	bl	8007430 <prvTaskExitError>
}
 8007500:	0020      	movs	r0, r4
 8007502:	bd70      	pop	{r4, r5, r6, pc}
 8007504:	e000ed20 	.word	0xe000ed20
 8007508:	e000e010 	.word	0xe000e010
 800750c:	e000e018 	.word	0xe000e018
 8007510:	20000000 	.word	0x20000000
 8007514:	e000e014 	.word	0xe000e014
 8007518:	2000000c 	.word	0x2000000c

0800751c <vPortYield>:
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800751c:	2280      	movs	r2, #128	@ 0x80
 800751e:	4b04      	ldr	r3, [pc, #16]	@ (8007530 <vPortYield+0x14>)
 8007520:	0552      	lsls	r2, r2, #21
 8007522:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007524:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007528:	f3bf 8f6f 	isb	sy
}
 800752c:	4770      	bx	lr
 800752e:	46c0      	nop			@ (mov r8, r8)
 8007530:	e000ed04 	.word	0xe000ed04

08007534 <vPortEnterCritical>:
    portDISABLE_INTERRUPTS();
 8007534:	b672      	cpsid	i
    uxCriticalNesting++;
 8007536:	4a04      	ldr	r2, [pc, #16]	@ (8007548 <vPortEnterCritical+0x14>)
 8007538:	6813      	ldr	r3, [r2, #0]
 800753a:	3301      	adds	r3, #1
 800753c:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 800753e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007542:	f3bf 8f6f 	isb	sy
}
 8007546:	4770      	bx	lr
 8007548:	2000000c 	.word	0x2000000c

0800754c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800754c:	4a05      	ldr	r2, [pc, #20]	@ (8007564 <vPortExitCritical+0x18>)
 800754e:	6813      	ldr	r3, [r2, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d101      	bne.n	8007558 <vPortExitCritical+0xc>
 8007554:	b672      	cpsid	i
 8007556:	e7fe      	b.n	8007556 <vPortExitCritical+0xa>
    uxCriticalNesting--;
 8007558:	3b01      	subs	r3, #1
 800755a:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 800755c:	2b00      	cmp	r3, #0
 800755e:	d100      	bne.n	8007562 <vPortExitCritical+0x16>
        portENABLE_INTERRUPTS();
 8007560:	b662      	cpsie	i
}
 8007562:	4770      	bx	lr
 8007564:	2000000c 	.word	0x2000000c

08007568 <ulSetInterruptMaskFromISR>:
	__asm volatile(
 8007568:	f3ef 8010 	mrs	r0, PRIMASK
 800756c:	b672      	cpsid	i
 800756e:	4770      	bx	lr

08007570 <vClearInterruptMaskFromISR>:
	__asm volatile(
 8007570:	f380 8810 	msr	PRIMASK, r0
 8007574:	4770      	bx	lr
	...

08007580 <PendSV_Handler>:
	__asm volatile
 8007580:	f3ef 8009 	mrs	r0, PSP
 8007584:	4b0e      	ldr	r3, [pc, #56]	@ (80075c0 <pxCurrentTCBConst>)
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	3820      	subs	r0, #32
 800758a:	6010      	str	r0, [r2, #0]
 800758c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800758e:	4644      	mov	r4, r8
 8007590:	464d      	mov	r5, r9
 8007592:	4656      	mov	r6, sl
 8007594:	465f      	mov	r7, fp
 8007596:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007598:	b508      	push	{r3, lr}
 800759a:	b672      	cpsid	i
 800759c:	f7ff fc78 	bl	8006e90 <vTaskSwitchContext>
 80075a0:	b662      	cpsie	i
 80075a2:	bc0c      	pop	{r2, r3}
 80075a4:	6811      	ldr	r1, [r2, #0]
 80075a6:	6808      	ldr	r0, [r1, #0]
 80075a8:	3010      	adds	r0, #16
 80075aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80075ac:	46a0      	mov	r8, r4
 80075ae:	46a9      	mov	r9, r5
 80075b0:	46b2      	mov	sl, r6
 80075b2:	46bb      	mov	fp, r7
 80075b4:	f380 8809 	msr	PSP, r0
 80075b8:	3820      	subs	r0, #32
 80075ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80075bc:	4718      	bx	r3
 80075be:	46c0      	nop			@ (mov r8, r8)

080075c0 <pxCurrentTCBConst>:
 80075c0:	20001038 	.word	0x20001038

080075c4 <xPortSysTickHandler>:
{
 80075c4:	b510      	push	{r4, lr}
	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80075c6:	f7ff ffcf 	bl	8007568 <ulSetInterruptMaskFromISR>
 80075ca:	0004      	movs	r4, r0
		if( xTaskIncrementTick() != pdFALSE )
 80075cc:	f7ff fb58 	bl	8006c80 <xTaskIncrementTick>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d003      	beq.n	80075dc <xPortSysTickHandler+0x18>
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80075d4:	2280      	movs	r2, #128	@ 0x80
 80075d6:	4b03      	ldr	r3, [pc, #12]	@ (80075e4 <xPortSysTickHandler+0x20>)
 80075d8:	0552      	lsls	r2, r2, #21
 80075da:	601a      	str	r2, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80075dc:	0020      	movs	r0, r4
 80075de:	f7ff ffc7 	bl	8007570 <vClearInterruptMaskFromISR>
}
 80075e2:	bd10      	pop	{r4, pc}
 80075e4:	e000ed04 	.word	0xe000ed04

080075e8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80075e8:	b530      	push	{r4, r5, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80075ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007628 <prvInsertBlockIntoFreeList+0x40>)
 80075ec:	001a      	movs	r2, r3
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4283      	cmp	r3, r0
 80075f2:	d3fb      	bcc.n	80075ec <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80075f4:	6854      	ldr	r4, [r2, #4]
 80075f6:	1911      	adds	r1, r2, r4
 80075f8:	4288      	cmp	r0, r1
 80075fa:	d103      	bne.n	8007604 <prvInsertBlockIntoFreeList+0x1c>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80075fc:	6841      	ldr	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 80075fe:	0010      	movs	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007600:	1909      	adds	r1, r1, r4
 8007602:	6051      	str	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007604:	6844      	ldr	r4, [r0, #4]
 8007606:	0019      	movs	r1, r3
 8007608:	1905      	adds	r5, r0, r4
 800760a:	42ab      	cmp	r3, r5
 800760c:	d107      	bne.n	800761e <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800760e:	4907      	ldr	r1, [pc, #28]	@ (800762c <prvInsertBlockIntoFreeList+0x44>)
 8007610:	6809      	ldr	r1, [r1, #0]
 8007612:	428b      	cmp	r3, r1
 8007614:	d003      	beq.n	800761e <prvInsertBlockIntoFreeList+0x36>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007616:	6859      	ldr	r1, [r3, #4]
 8007618:	1909      	adds	r1, r1, r4
 800761a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800761c:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800761e:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007620:	4290      	cmp	r0, r2
 8007622:	d000      	beq.n	8007626 <prvInsertBlockIntoFreeList+0x3e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007624:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007626:	bd30      	pop	{r4, r5, pc}
 8007628:	20001178 	.word	0x20001178
 800762c:	20001174 	.word	0x20001174

08007630 <pvPortMalloc>:
{
 8007630:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007632:	0004      	movs	r4, r0
	vTaskSuspendAll();
 8007634:	f7ff fb16 	bl	8006c64 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8007638:	4a38      	ldr	r2, [pc, #224]	@ (800771c <pvPortMalloc+0xec>)
 800763a:	4839      	ldr	r0, [pc, #228]	@ (8007720 <pvPortMalloc+0xf0>)
 800763c:	6813      	ldr	r3, [r2, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d11e      	bne.n	8007680 <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 8007642:	4938      	ldr	r1, [pc, #224]	@ (8007724 <pvPortMalloc+0xf4>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007644:	3307      	adds	r3, #7
 8007646:	4219      	tst	r1, r3
 8007648:	d046      	beq.n	80076d8 <pvPortMalloc+0xa8>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800764a:	18cd      	adds	r5, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800764c:	439d      	bics	r5, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800764e:	23a0      	movs	r3, #160	@ 0xa0
 8007650:	011b      	lsls	r3, r3, #4
 8007652:	18cb      	adds	r3, r1, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007654:	0029      	movs	r1, r5
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007656:	1b5b      	subs	r3, r3, r5
	xStart.xBlockSize = ( size_t ) 0;
 8007658:	2500      	movs	r5, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800765a:	4e33      	ldr	r6, [pc, #204]	@ (8007728 <pvPortMalloc+0xf8>)
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800765c:	18cb      	adds	r3, r1, r3
	xStart.xBlockSize = ( size_t ) 0;
 800765e:	6075      	str	r5, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007660:	6031      	str	r1, [r6, #0]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007662:	2607      	movs	r6, #7
	uxAddress -= xHeapStructSize;
 8007664:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007666:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 8007668:	601d      	str	r5, [r3, #0]
	pxEnd->xBlockSize = 0;
 800766a:	605d      	str	r5, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800766c:	1a5d      	subs	r5, r3, r1
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800766e:	c128      	stmia	r1!, {r3, r5}
	pxEnd = ( void * ) uxAddress;
 8007670:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007672:	4b2e      	ldr	r3, [pc, #184]	@ (800772c <pvPortMalloc+0xfc>)
 8007674:	601d      	str	r5, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007676:	4b2e      	ldr	r3, [pc, #184]	@ (8007730 <pvPortMalloc+0x100>)
 8007678:	601d      	str	r5, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800767a:	2380      	movs	r3, #128	@ 0x80
 800767c:	061b      	lsls	r3, r3, #24
 800767e:	6003      	str	r3, [r0, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007680:	6806      	ldr	r6, [r0, #0]
 8007682:	4234      	tst	r4, r6
 8007684:	d146      	bne.n	8007714 <pvPortMalloc+0xe4>
			if( xWantedSize > 0 )
 8007686:	2c00      	cmp	r4, #0
 8007688:	d044      	beq.n	8007714 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 800768a:	0023      	movs	r3, r4
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800768c:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 800768e:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007690:	420b      	tst	r3, r1
 8007692:	d001      	beq.n	8007698 <pvPortMalloc+0x68>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007694:	438b      	bics	r3, r1
 8007696:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007698:	2b00      	cmp	r3, #0
 800769a:	d03b      	beq.n	8007714 <pvPortMalloc+0xe4>
 800769c:	4f24      	ldr	r7, [pc, #144]	@ (8007730 <pvPortMalloc+0x100>)
 800769e:	683d      	ldr	r5, [r7, #0]
 80076a0:	429d      	cmp	r5, r3
 80076a2:	d337      	bcc.n	8007714 <pvPortMalloc+0xe4>
				pxBlock = xStart.pxNextFreeBlock;
 80076a4:	4920      	ldr	r1, [pc, #128]	@ (8007728 <pvPortMalloc+0xf8>)
 80076a6:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076a8:	6860      	ldr	r0, [r4, #4]
 80076aa:	9000      	str	r0, [sp, #0]
 80076ac:	4298      	cmp	r0, r3
 80076ae:	d203      	bcs.n	80076b8 <pvPortMalloc+0x88>
 80076b0:	6820      	ldr	r0, [r4, #0]
 80076b2:	4684      	mov	ip, r0
 80076b4:	2800      	cmp	r0, #0
 80076b6:	d112      	bne.n	80076de <pvPortMalloc+0xae>
				if( pxBlock != pxEnd )
 80076b8:	6812      	ldr	r2, [r2, #0]
 80076ba:	42a2      	cmp	r2, r4
 80076bc:	d02a      	beq.n	8007714 <pvPortMalloc+0xe4>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80076be:	680a      	ldr	r2, [r1, #0]
 80076c0:	9201      	str	r2, [sp, #4]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80076c2:	6822      	ldr	r2, [r4, #0]
 80076c4:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076c6:	9a00      	ldr	r2, [sp, #0]
 80076c8:	1ad2      	subs	r2, r2, r3
 80076ca:	2a10      	cmp	r2, #16
 80076cc:	d90e      	bls.n	80076ec <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076ce:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076d0:	0741      	lsls	r1, r0, #29
 80076d2:	d007      	beq.n	80076e4 <pvPortMalloc+0xb4>
 80076d4:	b672      	cpsid	i
 80076d6:	e7fe      	b.n	80076d6 <pvPortMalloc+0xa6>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80076d8:	23a0      	movs	r3, #160	@ 0xa0
 80076da:	011b      	lsls	r3, r3, #4
 80076dc:	e7bc      	b.n	8007658 <pvPortMalloc+0x28>
					pxPreviousBlock = pxBlock;
 80076de:	0021      	movs	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 80076e0:	4664      	mov	r4, ip
 80076e2:	e7e1      	b.n	80076a8 <pvPortMalloc+0x78>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80076e4:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80076e6:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076e8:	f7ff ff7e 	bl	80075e8 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076ec:	4a0f      	ldr	r2, [pc, #60]	@ (800772c <pvPortMalloc+0xfc>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076ee:	6863      	ldr	r3, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076f0:	6811      	ldr	r1, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076f2:	1aed      	subs	r5, r5, r3
 80076f4:	603d      	str	r5, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076f6:	428d      	cmp	r5, r1
 80076f8:	d200      	bcs.n	80076fc <pvPortMalloc+0xcc>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80076fa:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80076fc:	431e      	orrs	r6, r3
					pxBlock->pxNextFreeBlock = NULL;
 80076fe:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007700:	9d01      	ldr	r5, [sp, #4]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007702:	6066      	str	r6, [r4, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007704:	3508      	adds	r5, #8
					pxBlock->pxNextFreeBlock = NULL;
 8007706:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8007708:	f7ff fb40 	bl	8006d8c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800770c:	076b      	lsls	r3, r5, #29
 800770e:	d003      	beq.n	8007718 <pvPortMalloc+0xe8>
 8007710:	b672      	cpsid	i
 8007712:	e7fe      	b.n	8007712 <pvPortMalloc+0xe2>
void *pvReturn = NULL;
 8007714:	2500      	movs	r5, #0
 8007716:	e7f7      	b.n	8007708 <pvPortMalloc+0xd8>
}
 8007718:	0028      	movs	r0, r5
 800771a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800771c:	20001174 	.word	0x20001174
 8007720:	20001168 	.word	0x20001168
 8007724:	20001180 	.word	0x20001180
 8007728:	20001178 	.word	0x20001178
 800772c:	2000116c 	.word	0x2000116c
 8007730:	20001170 	.word	0x20001170

08007734 <vPortFree>:
{
 8007734:	b510      	push	{r4, lr}
 8007736:	1e04      	subs	r4, r0, #0
	if( pv != NULL )
 8007738:	d01a      	beq.n	8007770 <vPortFree+0x3c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800773a:	4a0e      	ldr	r2, [pc, #56]	@ (8007774 <vPortFree+0x40>)
 800773c:	3c08      	subs	r4, #8
 800773e:	6863      	ldr	r3, [r4, #4]
 8007740:	6812      	ldr	r2, [r2, #0]
 8007742:	421a      	tst	r2, r3
 8007744:	d101      	bne.n	800774a <vPortFree+0x16>
 8007746:	b672      	cpsid	i
 8007748:	e7fe      	b.n	8007748 <vPortFree+0x14>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800774a:	6821      	ldr	r1, [r4, #0]
 800774c:	2900      	cmp	r1, #0
 800774e:	d001      	beq.n	8007754 <vPortFree+0x20>
 8007750:	b672      	cpsid	i
 8007752:	e7fe      	b.n	8007752 <vPortFree+0x1e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007754:	4393      	bics	r3, r2
 8007756:	6063      	str	r3, [r4, #4]
				vTaskSuspendAll();
 8007758:	f7ff fa84 	bl	8006c64 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800775c:	4a06      	ldr	r2, [pc, #24]	@ (8007778 <vPortFree+0x44>)
 800775e:	6863      	ldr	r3, [r4, #4]
 8007760:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007762:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007764:	185b      	adds	r3, r3, r1
 8007766:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007768:	f7ff ff3e 	bl	80075e8 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 800776c:	f7ff fb0e 	bl	8006d8c <xTaskResumeAll>
}
 8007770:	bd10      	pop	{r4, pc}
 8007772:	46c0      	nop			@ (mov r8, r8)
 8007774:	20001168 	.word	0x20001168
 8007778:	20001170 	.word	0x20001170

0800777c <__cvt>:
 800777c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800777e:	001f      	movs	r7, r3
 8007780:	2300      	movs	r3, #0
 8007782:	0016      	movs	r6, r2
 8007784:	b08b      	sub	sp, #44	@ 0x2c
 8007786:	429f      	cmp	r7, r3
 8007788:	da04      	bge.n	8007794 <__cvt+0x18>
 800778a:	2180      	movs	r1, #128	@ 0x80
 800778c:	0609      	lsls	r1, r1, #24
 800778e:	187b      	adds	r3, r7, r1
 8007790:	001f      	movs	r7, r3
 8007792:	232d      	movs	r3, #45	@ 0x2d
 8007794:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007796:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007798:	7013      	strb	r3, [r2, #0]
 800779a:	2320      	movs	r3, #32
 800779c:	2203      	movs	r2, #3
 800779e:	439d      	bics	r5, r3
 80077a0:	2d46      	cmp	r5, #70	@ 0x46
 80077a2:	d007      	beq.n	80077b4 <__cvt+0x38>
 80077a4:	002b      	movs	r3, r5
 80077a6:	3b45      	subs	r3, #69	@ 0x45
 80077a8:	4259      	negs	r1, r3
 80077aa:	414b      	adcs	r3, r1
 80077ac:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80077ae:	3a01      	subs	r2, #1
 80077b0:	18cb      	adds	r3, r1, r3
 80077b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80077b4:	ab09      	add	r3, sp, #36	@ 0x24
 80077b6:	9304      	str	r3, [sp, #16]
 80077b8:	ab08      	add	r3, sp, #32
 80077ba:	9303      	str	r3, [sp, #12]
 80077bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80077be:	9200      	str	r2, [sp, #0]
 80077c0:	9302      	str	r3, [sp, #8]
 80077c2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077c4:	0032      	movs	r2, r6
 80077c6:	9301      	str	r3, [sp, #4]
 80077c8:	003b      	movs	r3, r7
 80077ca:	f000 fe9d 	bl	8008508 <_dtoa_r>
 80077ce:	0004      	movs	r4, r0
 80077d0:	2d47      	cmp	r5, #71	@ 0x47
 80077d2:	d11b      	bne.n	800780c <__cvt+0x90>
 80077d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077d6:	07db      	lsls	r3, r3, #31
 80077d8:	d511      	bpl.n	80077fe <__cvt+0x82>
 80077da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80077dc:	18c3      	adds	r3, r0, r3
 80077de:	9307      	str	r3, [sp, #28]
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	0030      	movs	r0, r6
 80077e6:	0039      	movs	r1, r7
 80077e8:	f7f8 fe30 	bl	800044c <__aeabi_dcmpeq>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d001      	beq.n	80077f4 <__cvt+0x78>
 80077f0:	9b07      	ldr	r3, [sp, #28]
 80077f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80077f4:	2230      	movs	r2, #48	@ 0x30
 80077f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077f8:	9907      	ldr	r1, [sp, #28]
 80077fa:	428b      	cmp	r3, r1
 80077fc:	d320      	bcc.n	8007840 <__cvt+0xc4>
 80077fe:	0020      	movs	r0, r4
 8007800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007802:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007804:	1b1b      	subs	r3, r3, r4
 8007806:	6013      	str	r3, [r2, #0]
 8007808:	b00b      	add	sp, #44	@ 0x2c
 800780a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800780c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800780e:	18c3      	adds	r3, r0, r3
 8007810:	9307      	str	r3, [sp, #28]
 8007812:	2d46      	cmp	r5, #70	@ 0x46
 8007814:	d1e4      	bne.n	80077e0 <__cvt+0x64>
 8007816:	7803      	ldrb	r3, [r0, #0]
 8007818:	2b30      	cmp	r3, #48	@ 0x30
 800781a:	d10c      	bne.n	8007836 <__cvt+0xba>
 800781c:	2200      	movs	r2, #0
 800781e:	2300      	movs	r3, #0
 8007820:	0030      	movs	r0, r6
 8007822:	0039      	movs	r1, r7
 8007824:	f7f8 fe12 	bl	800044c <__aeabi_dcmpeq>
 8007828:	2800      	cmp	r0, #0
 800782a:	d104      	bne.n	8007836 <__cvt+0xba>
 800782c:	2301      	movs	r3, #1
 800782e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007830:	1a9b      	subs	r3, r3, r2
 8007832:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007838:	9a07      	ldr	r2, [sp, #28]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	18d3      	adds	r3, r2, r3
 800783e:	e7ce      	b.n	80077de <__cvt+0x62>
 8007840:	1c59      	adds	r1, r3, #1
 8007842:	9109      	str	r1, [sp, #36]	@ 0x24
 8007844:	701a      	strb	r2, [r3, #0]
 8007846:	e7d6      	b.n	80077f6 <__cvt+0x7a>

08007848 <__exponent>:
 8007848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800784a:	232b      	movs	r3, #43	@ 0x2b
 800784c:	b085      	sub	sp, #20
 800784e:	0005      	movs	r5, r0
 8007850:	1e0c      	subs	r4, r1, #0
 8007852:	7002      	strb	r2, [r0, #0]
 8007854:	da01      	bge.n	800785a <__exponent+0x12>
 8007856:	424c      	negs	r4, r1
 8007858:	3302      	adds	r3, #2
 800785a:	706b      	strb	r3, [r5, #1]
 800785c:	2c09      	cmp	r4, #9
 800785e:	dd2c      	ble.n	80078ba <__exponent+0x72>
 8007860:	ab02      	add	r3, sp, #8
 8007862:	1dde      	adds	r6, r3, #7
 8007864:	0020      	movs	r0, r4
 8007866:	210a      	movs	r1, #10
 8007868:	f7f8 fdda 	bl	8000420 <__aeabi_idivmod>
 800786c:	0037      	movs	r7, r6
 800786e:	3130      	adds	r1, #48	@ 0x30
 8007870:	3e01      	subs	r6, #1
 8007872:	0020      	movs	r0, r4
 8007874:	7031      	strb	r1, [r6, #0]
 8007876:	210a      	movs	r1, #10
 8007878:	9401      	str	r4, [sp, #4]
 800787a:	f7f8 fceb 	bl	8000254 <__divsi3>
 800787e:	9b01      	ldr	r3, [sp, #4]
 8007880:	0004      	movs	r4, r0
 8007882:	2b63      	cmp	r3, #99	@ 0x63
 8007884:	dcee      	bgt.n	8007864 <__exponent+0x1c>
 8007886:	1eba      	subs	r2, r7, #2
 8007888:	1ca8      	adds	r0, r5, #2
 800788a:	0001      	movs	r1, r0
 800788c:	0013      	movs	r3, r2
 800788e:	3430      	adds	r4, #48	@ 0x30
 8007890:	7014      	strb	r4, [r2, #0]
 8007892:	ac02      	add	r4, sp, #8
 8007894:	3407      	adds	r4, #7
 8007896:	429c      	cmp	r4, r3
 8007898:	d80a      	bhi.n	80078b0 <__exponent+0x68>
 800789a:	2300      	movs	r3, #0
 800789c:	4294      	cmp	r4, r2
 800789e:	d303      	bcc.n	80078a8 <__exponent+0x60>
 80078a0:	3309      	adds	r3, #9
 80078a2:	aa02      	add	r2, sp, #8
 80078a4:	189b      	adds	r3, r3, r2
 80078a6:	1bdb      	subs	r3, r3, r7
 80078a8:	18c0      	adds	r0, r0, r3
 80078aa:	1b40      	subs	r0, r0, r5
 80078ac:	b005      	add	sp, #20
 80078ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078b0:	781c      	ldrb	r4, [r3, #0]
 80078b2:	3301      	adds	r3, #1
 80078b4:	700c      	strb	r4, [r1, #0]
 80078b6:	3101      	adds	r1, #1
 80078b8:	e7eb      	b.n	8007892 <__exponent+0x4a>
 80078ba:	2330      	movs	r3, #48	@ 0x30
 80078bc:	18e4      	adds	r4, r4, r3
 80078be:	70ab      	strb	r3, [r5, #2]
 80078c0:	1d28      	adds	r0, r5, #4
 80078c2:	70ec      	strb	r4, [r5, #3]
 80078c4:	e7f1      	b.n	80078aa <__exponent+0x62>
	...

080078c8 <_printf_float>:
 80078c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ca:	b097      	sub	sp, #92	@ 0x5c
 80078cc:	000d      	movs	r5, r1
 80078ce:	920a      	str	r2, [sp, #40]	@ 0x28
 80078d0:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80078d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078d4:	9009      	str	r0, [sp, #36]	@ 0x24
 80078d6:	f000 fcff 	bl	80082d8 <_localeconv_r>
 80078da:	6803      	ldr	r3, [r0, #0]
 80078dc:	0018      	movs	r0, r3
 80078de:	930d      	str	r3, [sp, #52]	@ 0x34
 80078e0:	f7f8 fc12 	bl	8000108 <strlen>
 80078e4:	2300      	movs	r3, #0
 80078e6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80078e8:	9314      	str	r3, [sp, #80]	@ 0x50
 80078ea:	7e2b      	ldrb	r3, [r5, #24]
 80078ec:	2207      	movs	r2, #7
 80078ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80078f0:	682b      	ldr	r3, [r5, #0]
 80078f2:	930e      	str	r3, [sp, #56]	@ 0x38
 80078f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80078f6:	6823      	ldr	r3, [r4, #0]
 80078f8:	05c9      	lsls	r1, r1, #23
 80078fa:	d545      	bpl.n	8007988 <_printf_float+0xc0>
 80078fc:	189b      	adds	r3, r3, r2
 80078fe:	4393      	bics	r3, r2
 8007900:	001a      	movs	r2, r3
 8007902:	3208      	adds	r2, #8
 8007904:	6022      	str	r2, [r4, #0]
 8007906:	2201      	movs	r2, #1
 8007908:	681e      	ldr	r6, [r3, #0]
 800790a:	685f      	ldr	r7, [r3, #4]
 800790c:	007b      	lsls	r3, r7, #1
 800790e:	085b      	lsrs	r3, r3, #1
 8007910:	9311      	str	r3, [sp, #68]	@ 0x44
 8007912:	9610      	str	r6, [sp, #64]	@ 0x40
 8007914:	64ae      	str	r6, [r5, #72]	@ 0x48
 8007916:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8007918:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800791a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800791c:	4ba7      	ldr	r3, [pc, #668]	@ (8007bbc <_printf_float+0x2f4>)
 800791e:	4252      	negs	r2, r2
 8007920:	f7fb fb7c 	bl	800301c <__aeabi_dcmpun>
 8007924:	2800      	cmp	r0, #0
 8007926:	d131      	bne.n	800798c <_printf_float+0xc4>
 8007928:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800792a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800792c:	2201      	movs	r2, #1
 800792e:	4ba3      	ldr	r3, [pc, #652]	@ (8007bbc <_printf_float+0x2f4>)
 8007930:	4252      	negs	r2, r2
 8007932:	f7f8 fd9b 	bl	800046c <__aeabi_dcmple>
 8007936:	2800      	cmp	r0, #0
 8007938:	d128      	bne.n	800798c <_printf_float+0xc4>
 800793a:	2200      	movs	r2, #0
 800793c:	2300      	movs	r3, #0
 800793e:	0030      	movs	r0, r6
 8007940:	0039      	movs	r1, r7
 8007942:	f7f8 fd89 	bl	8000458 <__aeabi_dcmplt>
 8007946:	2800      	cmp	r0, #0
 8007948:	d003      	beq.n	8007952 <_printf_float+0x8a>
 800794a:	002b      	movs	r3, r5
 800794c:	222d      	movs	r2, #45	@ 0x2d
 800794e:	3343      	adds	r3, #67	@ 0x43
 8007950:	701a      	strb	r2, [r3, #0]
 8007952:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007954:	4f9a      	ldr	r7, [pc, #616]	@ (8007bc0 <_printf_float+0x2f8>)
 8007956:	2b47      	cmp	r3, #71	@ 0x47
 8007958:	d800      	bhi.n	800795c <_printf_float+0x94>
 800795a:	4f9a      	ldr	r7, [pc, #616]	@ (8007bc4 <_printf_float+0x2fc>)
 800795c:	2303      	movs	r3, #3
 800795e:	2400      	movs	r4, #0
 8007960:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007962:	612b      	str	r3, [r5, #16]
 8007964:	3301      	adds	r3, #1
 8007966:	439a      	bics	r2, r3
 8007968:	602a      	str	r2, [r5, #0]
 800796a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800796c:	0029      	movs	r1, r5
 800796e:	9300      	str	r3, [sp, #0]
 8007970:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007972:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007974:	aa15      	add	r2, sp, #84	@ 0x54
 8007976:	f000 f9e5 	bl	8007d44 <_printf_common>
 800797a:	3001      	adds	r0, #1
 800797c:	d000      	beq.n	8007980 <_printf_float+0xb8>
 800797e:	e09e      	b.n	8007abe <_printf_float+0x1f6>
 8007980:	2001      	movs	r0, #1
 8007982:	4240      	negs	r0, r0
 8007984:	b017      	add	sp, #92	@ 0x5c
 8007986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007988:	3307      	adds	r3, #7
 800798a:	e7b8      	b.n	80078fe <_printf_float+0x36>
 800798c:	0032      	movs	r2, r6
 800798e:	003b      	movs	r3, r7
 8007990:	0030      	movs	r0, r6
 8007992:	0039      	movs	r1, r7
 8007994:	f7fb fb42 	bl	800301c <__aeabi_dcmpun>
 8007998:	2800      	cmp	r0, #0
 800799a:	d00b      	beq.n	80079b4 <_printf_float+0xec>
 800799c:	2f00      	cmp	r7, #0
 800799e:	da03      	bge.n	80079a8 <_printf_float+0xe0>
 80079a0:	002b      	movs	r3, r5
 80079a2:	222d      	movs	r2, #45	@ 0x2d
 80079a4:	3343      	adds	r3, #67	@ 0x43
 80079a6:	701a      	strb	r2, [r3, #0]
 80079a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079aa:	4f87      	ldr	r7, [pc, #540]	@ (8007bc8 <_printf_float+0x300>)
 80079ac:	2b47      	cmp	r3, #71	@ 0x47
 80079ae:	d8d5      	bhi.n	800795c <_printf_float+0x94>
 80079b0:	4f86      	ldr	r7, [pc, #536]	@ (8007bcc <_printf_float+0x304>)
 80079b2:	e7d3      	b.n	800795c <_printf_float+0x94>
 80079b4:	2220      	movs	r2, #32
 80079b6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80079b8:	686b      	ldr	r3, [r5, #4]
 80079ba:	4394      	bics	r4, r2
 80079bc:	1c5a      	adds	r2, r3, #1
 80079be:	d146      	bne.n	8007a4e <_printf_float+0x186>
 80079c0:	3307      	adds	r3, #7
 80079c2:	606b      	str	r3, [r5, #4]
 80079c4:	2380      	movs	r3, #128	@ 0x80
 80079c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079c8:	00db      	lsls	r3, r3, #3
 80079ca:	4313      	orrs	r3, r2
 80079cc:	2200      	movs	r2, #0
 80079ce:	602b      	str	r3, [r5, #0]
 80079d0:	9206      	str	r2, [sp, #24]
 80079d2:	aa14      	add	r2, sp, #80	@ 0x50
 80079d4:	9205      	str	r2, [sp, #20]
 80079d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80079d8:	a90a      	add	r1, sp, #40	@ 0x28
 80079da:	9204      	str	r2, [sp, #16]
 80079dc:	aa13      	add	r2, sp, #76	@ 0x4c
 80079de:	9203      	str	r2, [sp, #12]
 80079e0:	2223      	movs	r2, #35	@ 0x23
 80079e2:	1852      	adds	r2, r2, r1
 80079e4:	9202      	str	r2, [sp, #8]
 80079e6:	9301      	str	r3, [sp, #4]
 80079e8:	686b      	ldr	r3, [r5, #4]
 80079ea:	0032      	movs	r2, r6
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079f0:	003b      	movs	r3, r7
 80079f2:	f7ff fec3 	bl	800777c <__cvt>
 80079f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80079f8:	0007      	movs	r7, r0
 80079fa:	2c47      	cmp	r4, #71	@ 0x47
 80079fc:	d12d      	bne.n	8007a5a <_printf_float+0x192>
 80079fe:	1cd3      	adds	r3, r2, #3
 8007a00:	db02      	blt.n	8007a08 <_printf_float+0x140>
 8007a02:	686b      	ldr	r3, [r5, #4]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	dd47      	ble.n	8007a98 <_printf_float+0x1d0>
 8007a08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a0a:	3b02      	subs	r3, #2
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a10:	0028      	movs	r0, r5
 8007a12:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007a14:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a16:	3901      	subs	r1, #1
 8007a18:	3050      	adds	r0, #80	@ 0x50
 8007a1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007a1c:	f7ff ff14 	bl	8007848 <__exponent>
 8007a20:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007a22:	0004      	movs	r4, r0
 8007a24:	1813      	adds	r3, r2, r0
 8007a26:	612b      	str	r3, [r5, #16]
 8007a28:	2a01      	cmp	r2, #1
 8007a2a:	dc02      	bgt.n	8007a32 <_printf_float+0x16a>
 8007a2c:	682a      	ldr	r2, [r5, #0]
 8007a2e:	07d2      	lsls	r2, r2, #31
 8007a30:	d501      	bpl.n	8007a36 <_printf_float+0x16e>
 8007a32:	3301      	adds	r3, #1
 8007a34:	612b      	str	r3, [r5, #16]
 8007a36:	2323      	movs	r3, #35	@ 0x23
 8007a38:	aa0a      	add	r2, sp, #40	@ 0x28
 8007a3a:	189b      	adds	r3, r3, r2
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d100      	bne.n	8007a44 <_printf_float+0x17c>
 8007a42:	e792      	b.n	800796a <_printf_float+0xa2>
 8007a44:	002b      	movs	r3, r5
 8007a46:	222d      	movs	r2, #45	@ 0x2d
 8007a48:	3343      	adds	r3, #67	@ 0x43
 8007a4a:	701a      	strb	r2, [r3, #0]
 8007a4c:	e78d      	b.n	800796a <_printf_float+0xa2>
 8007a4e:	2c47      	cmp	r4, #71	@ 0x47
 8007a50:	d1b8      	bne.n	80079c4 <_printf_float+0xfc>
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1b6      	bne.n	80079c4 <_printf_float+0xfc>
 8007a56:	3301      	adds	r3, #1
 8007a58:	e7b3      	b.n	80079c2 <_printf_float+0xfa>
 8007a5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a5c:	2b65      	cmp	r3, #101	@ 0x65
 8007a5e:	d9d7      	bls.n	8007a10 <_printf_float+0x148>
 8007a60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a62:	2b66      	cmp	r3, #102	@ 0x66
 8007a64:	d11a      	bne.n	8007a9c <_printf_float+0x1d4>
 8007a66:	686b      	ldr	r3, [r5, #4]
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	dd09      	ble.n	8007a80 <_printf_float+0x1b8>
 8007a6c:	612a      	str	r2, [r5, #16]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d102      	bne.n	8007a78 <_printf_float+0x1b0>
 8007a72:	6829      	ldr	r1, [r5, #0]
 8007a74:	07c9      	lsls	r1, r1, #31
 8007a76:	d50b      	bpl.n	8007a90 <_printf_float+0x1c8>
 8007a78:	3301      	adds	r3, #1
 8007a7a:	189b      	adds	r3, r3, r2
 8007a7c:	612b      	str	r3, [r5, #16]
 8007a7e:	e007      	b.n	8007a90 <_printf_float+0x1c8>
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d103      	bne.n	8007a8c <_printf_float+0x1c4>
 8007a84:	2201      	movs	r2, #1
 8007a86:	6829      	ldr	r1, [r5, #0]
 8007a88:	4211      	tst	r1, r2
 8007a8a:	d000      	beq.n	8007a8e <_printf_float+0x1c6>
 8007a8c:	1c9a      	adds	r2, r3, #2
 8007a8e:	612a      	str	r2, [r5, #16]
 8007a90:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a92:	2400      	movs	r4, #0
 8007a94:	65ab      	str	r3, [r5, #88]	@ 0x58
 8007a96:	e7ce      	b.n	8007a36 <_printf_float+0x16e>
 8007a98:	2367      	movs	r3, #103	@ 0x67
 8007a9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a9c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007a9e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007aa0:	4299      	cmp	r1, r3
 8007aa2:	db06      	blt.n	8007ab2 <_printf_float+0x1ea>
 8007aa4:	682b      	ldr	r3, [r5, #0]
 8007aa6:	6129      	str	r1, [r5, #16]
 8007aa8:	07db      	lsls	r3, r3, #31
 8007aaa:	d5f1      	bpl.n	8007a90 <_printf_float+0x1c8>
 8007aac:	3101      	adds	r1, #1
 8007aae:	6129      	str	r1, [r5, #16]
 8007ab0:	e7ee      	b.n	8007a90 <_printf_float+0x1c8>
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	dce0      	bgt.n	8007a7a <_printf_float+0x1b2>
 8007ab8:	1892      	adds	r2, r2, r2
 8007aba:	1a52      	subs	r2, r2, r1
 8007abc:	e7dd      	b.n	8007a7a <_printf_float+0x1b2>
 8007abe:	682a      	ldr	r2, [r5, #0]
 8007ac0:	0553      	lsls	r3, r2, #21
 8007ac2:	d408      	bmi.n	8007ad6 <_printf_float+0x20e>
 8007ac4:	692b      	ldr	r3, [r5, #16]
 8007ac6:	003a      	movs	r2, r7
 8007ac8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007aca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007acc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007ace:	47a0      	blx	r4
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	d129      	bne.n	8007b28 <_printf_float+0x260>
 8007ad4:	e754      	b.n	8007980 <_printf_float+0xb8>
 8007ad6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ad8:	2b65      	cmp	r3, #101	@ 0x65
 8007ada:	d800      	bhi.n	8007ade <_printf_float+0x216>
 8007adc:	e0db      	b.n	8007c96 <_printf_float+0x3ce>
 8007ade:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007ae0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	f7f8 fcb1 	bl	800044c <__aeabi_dcmpeq>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d033      	beq.n	8007b56 <_printf_float+0x28e>
 8007aee:	2301      	movs	r3, #1
 8007af0:	4a37      	ldr	r2, [pc, #220]	@ (8007bd0 <_printf_float+0x308>)
 8007af2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007af4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007af6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007af8:	47a0      	blx	r4
 8007afa:	3001      	adds	r0, #1
 8007afc:	d100      	bne.n	8007b00 <_printf_float+0x238>
 8007afe:	e73f      	b.n	8007980 <_printf_float+0xb8>
 8007b00:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007b02:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b04:	42b3      	cmp	r3, r6
 8007b06:	db02      	blt.n	8007b0e <_printf_float+0x246>
 8007b08:	682b      	ldr	r3, [r5, #0]
 8007b0a:	07db      	lsls	r3, r3, #31
 8007b0c:	d50c      	bpl.n	8007b28 <_printf_float+0x260>
 8007b0e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b12:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b18:	47a0      	blx	r4
 8007b1a:	2400      	movs	r4, #0
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d100      	bne.n	8007b22 <_printf_float+0x25a>
 8007b20:	e72e      	b.n	8007980 <_printf_float+0xb8>
 8007b22:	1e73      	subs	r3, r6, #1
 8007b24:	42a3      	cmp	r3, r4
 8007b26:	dc0a      	bgt.n	8007b3e <_printf_float+0x276>
 8007b28:	682b      	ldr	r3, [r5, #0]
 8007b2a:	079b      	lsls	r3, r3, #30
 8007b2c:	d500      	bpl.n	8007b30 <_printf_float+0x268>
 8007b2e:	e106      	b.n	8007d3e <_printf_float+0x476>
 8007b30:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b32:	68e8      	ldr	r0, [r5, #12]
 8007b34:	4298      	cmp	r0, r3
 8007b36:	db00      	blt.n	8007b3a <_printf_float+0x272>
 8007b38:	e724      	b.n	8007984 <_printf_float+0xbc>
 8007b3a:	0018      	movs	r0, r3
 8007b3c:	e722      	b.n	8007984 <_printf_float+0xbc>
 8007b3e:	002a      	movs	r2, r5
 8007b40:	2301      	movs	r3, #1
 8007b42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b44:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b46:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007b48:	321a      	adds	r2, #26
 8007b4a:	47b8      	blx	r7
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d100      	bne.n	8007b52 <_printf_float+0x28a>
 8007b50:	e716      	b.n	8007980 <_printf_float+0xb8>
 8007b52:	3401      	adds	r4, #1
 8007b54:	e7e5      	b.n	8007b22 <_printf_float+0x25a>
 8007b56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	dc3b      	bgt.n	8007bd4 <_printf_float+0x30c>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8007bd0 <_printf_float+0x308>)
 8007b60:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b64:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007b66:	47a0      	blx	r4
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d100      	bne.n	8007b6e <_printf_float+0x2a6>
 8007b6c:	e708      	b.n	8007980 <_printf_float+0xb8>
 8007b6e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007b70:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b72:	4333      	orrs	r3, r6
 8007b74:	d102      	bne.n	8007b7c <_printf_float+0x2b4>
 8007b76:	682b      	ldr	r3, [r5, #0]
 8007b78:	07db      	lsls	r3, r3, #31
 8007b7a:	d5d5      	bpl.n	8007b28 <_printf_float+0x260>
 8007b7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b7e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b80:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b84:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007b86:	47a0      	blx	r4
 8007b88:	2300      	movs	r3, #0
 8007b8a:	3001      	adds	r0, #1
 8007b8c:	d100      	bne.n	8007b90 <_printf_float+0x2c8>
 8007b8e:	e6f7      	b.n	8007980 <_printf_float+0xb8>
 8007b90:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b92:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b94:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007b96:	425b      	negs	r3, r3
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	dc01      	bgt.n	8007ba0 <_printf_float+0x2d8>
 8007b9c:	0033      	movs	r3, r6
 8007b9e:	e792      	b.n	8007ac6 <_printf_float+0x1fe>
 8007ba0:	002a      	movs	r2, r5
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ba6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ba8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007baa:	321a      	adds	r2, #26
 8007bac:	47a0      	blx	r4
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d100      	bne.n	8007bb4 <_printf_float+0x2ec>
 8007bb2:	e6e5      	b.n	8007980 <_printf_float+0xb8>
 8007bb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	e7ea      	b.n	8007b90 <_printf_float+0x2c8>
 8007bba:	46c0      	nop			@ (mov r8, r8)
 8007bbc:	7fefffff 	.word	0x7fefffff
 8007bc0:	0800a701 	.word	0x0800a701
 8007bc4:	0800a6fd 	.word	0x0800a6fd
 8007bc8:	0800a709 	.word	0x0800a709
 8007bcc:	0800a705 	.word	0x0800a705
 8007bd0:	0800a70d 	.word	0x0800a70d
 8007bd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007bd6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007bd8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007bda:	429e      	cmp	r6, r3
 8007bdc:	dd00      	ble.n	8007be0 <_printf_float+0x318>
 8007bde:	001e      	movs	r6, r3
 8007be0:	2e00      	cmp	r6, #0
 8007be2:	dc31      	bgt.n	8007c48 <_printf_float+0x380>
 8007be4:	43f3      	mvns	r3, r6
 8007be6:	2400      	movs	r4, #0
 8007be8:	17db      	asrs	r3, r3, #31
 8007bea:	4033      	ands	r3, r6
 8007bec:	930e      	str	r3, [sp, #56]	@ 0x38
 8007bee:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007bf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bf2:	1af3      	subs	r3, r6, r3
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	dc30      	bgt.n	8007c5a <_printf_float+0x392>
 8007bf8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007bfa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	dc38      	bgt.n	8007c72 <_printf_float+0x3aa>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	07db      	lsls	r3, r3, #31
 8007c04:	d435      	bmi.n	8007c72 <_printf_float+0x3aa>
 8007c06:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007c08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007c0c:	1b9b      	subs	r3, r3, r6
 8007c0e:	1b14      	subs	r4, r2, r4
 8007c10:	429c      	cmp	r4, r3
 8007c12:	dd00      	ble.n	8007c16 <_printf_float+0x34e>
 8007c14:	001c      	movs	r4, r3
 8007c16:	2c00      	cmp	r4, #0
 8007c18:	dc34      	bgt.n	8007c84 <_printf_float+0x3bc>
 8007c1a:	43e3      	mvns	r3, r4
 8007c1c:	2600      	movs	r6, #0
 8007c1e:	17db      	asrs	r3, r3, #31
 8007c20:	401c      	ands	r4, r3
 8007c22:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007c24:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	1b1b      	subs	r3, r3, r4
 8007c2a:	42b3      	cmp	r3, r6
 8007c2c:	dc00      	bgt.n	8007c30 <_printf_float+0x368>
 8007c2e:	e77b      	b.n	8007b28 <_printf_float+0x260>
 8007c30:	002a      	movs	r2, r5
 8007c32:	2301      	movs	r3, #1
 8007c34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c38:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007c3a:	321a      	adds	r2, #26
 8007c3c:	47b8      	blx	r7
 8007c3e:	3001      	adds	r0, #1
 8007c40:	d100      	bne.n	8007c44 <_printf_float+0x37c>
 8007c42:	e69d      	b.n	8007980 <_printf_float+0xb8>
 8007c44:	3601      	adds	r6, #1
 8007c46:	e7ec      	b.n	8007c22 <_printf_float+0x35a>
 8007c48:	0033      	movs	r3, r6
 8007c4a:	003a      	movs	r2, r7
 8007c4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c50:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007c52:	47a0      	blx	r4
 8007c54:	3001      	adds	r0, #1
 8007c56:	d1c5      	bne.n	8007be4 <_printf_float+0x31c>
 8007c58:	e692      	b.n	8007980 <_printf_float+0xb8>
 8007c5a:	002a      	movs	r2, r5
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c60:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c62:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007c64:	321a      	adds	r2, #26
 8007c66:	47b0      	blx	r6
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d100      	bne.n	8007c6e <_printf_float+0x3a6>
 8007c6c:	e688      	b.n	8007980 <_printf_float+0xb8>
 8007c6e:	3401      	adds	r4, #1
 8007c70:	e7bd      	b.n	8007bee <_printf_float+0x326>
 8007c72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c7a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007c7c:	47a0      	blx	r4
 8007c7e:	3001      	adds	r0, #1
 8007c80:	d1c1      	bne.n	8007c06 <_printf_float+0x33e>
 8007c82:	e67d      	b.n	8007980 <_printf_float+0xb8>
 8007c84:	19ba      	adds	r2, r7, r6
 8007c86:	0023      	movs	r3, r4
 8007c88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c8c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007c8e:	47b0      	blx	r6
 8007c90:	3001      	adds	r0, #1
 8007c92:	d1c2      	bne.n	8007c1a <_printf_float+0x352>
 8007c94:	e674      	b.n	8007980 <_printf_float+0xb8>
 8007c96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c98:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	dc02      	bgt.n	8007ca4 <_printf_float+0x3dc>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	421a      	tst	r2, r3
 8007ca2:	d039      	beq.n	8007d18 <_printf_float+0x450>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	003a      	movs	r2, r7
 8007ca8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007cae:	47b0      	blx	r6
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d100      	bne.n	8007cb6 <_printf_float+0x3ee>
 8007cb4:	e664      	b.n	8007980 <_printf_float+0xb8>
 8007cb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007cba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007cbc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cbe:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007cc0:	47b0      	blx	r6
 8007cc2:	3001      	adds	r0, #1
 8007cc4:	d100      	bne.n	8007cc8 <_printf_float+0x400>
 8007cc6:	e65b      	b.n	8007980 <_printf_float+0xb8>
 8007cc8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007cca:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007ccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cce:	2200      	movs	r2, #0
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f7f8 fbb9 	bl	800044c <__aeabi_dcmpeq>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d11a      	bne.n	8007d14 <_printf_float+0x44c>
 8007cde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ce0:	1c7a      	adds	r2, r7, #1
 8007ce2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ce4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ce6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007ce8:	47b0      	blx	r6
 8007cea:	3001      	adds	r0, #1
 8007cec:	d10e      	bne.n	8007d0c <_printf_float+0x444>
 8007cee:	e647      	b.n	8007980 <_printf_float+0xb8>
 8007cf0:	002a      	movs	r2, r5
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007cf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cf8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007cfa:	321a      	adds	r2, #26
 8007cfc:	47b8      	blx	r7
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d100      	bne.n	8007d04 <_printf_float+0x43c>
 8007d02:	e63d      	b.n	8007980 <_printf_float+0xb8>
 8007d04:	3601      	adds	r6, #1
 8007d06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d08:	429e      	cmp	r6, r3
 8007d0a:	dbf1      	blt.n	8007cf0 <_printf_float+0x428>
 8007d0c:	002a      	movs	r2, r5
 8007d0e:	0023      	movs	r3, r4
 8007d10:	3250      	adds	r2, #80	@ 0x50
 8007d12:	e6d9      	b.n	8007ac8 <_printf_float+0x200>
 8007d14:	2600      	movs	r6, #0
 8007d16:	e7f6      	b.n	8007d06 <_printf_float+0x43e>
 8007d18:	003a      	movs	r2, r7
 8007d1a:	e7e2      	b.n	8007ce2 <_printf_float+0x41a>
 8007d1c:	002a      	movs	r2, r5
 8007d1e:	2301      	movs	r3, #1
 8007d20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d24:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007d26:	3219      	adds	r2, #25
 8007d28:	47b0      	blx	r6
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d100      	bne.n	8007d30 <_printf_float+0x468>
 8007d2e:	e627      	b.n	8007980 <_printf_float+0xb8>
 8007d30:	3401      	adds	r4, #1
 8007d32:	68eb      	ldr	r3, [r5, #12]
 8007d34:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007d36:	1a9b      	subs	r3, r3, r2
 8007d38:	42a3      	cmp	r3, r4
 8007d3a:	dcef      	bgt.n	8007d1c <_printf_float+0x454>
 8007d3c:	e6f8      	b.n	8007b30 <_printf_float+0x268>
 8007d3e:	2400      	movs	r4, #0
 8007d40:	e7f7      	b.n	8007d32 <_printf_float+0x46a>
 8007d42:	46c0      	nop			@ (mov r8, r8)

08007d44 <_printf_common>:
 8007d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d46:	0016      	movs	r6, r2
 8007d48:	9301      	str	r3, [sp, #4]
 8007d4a:	688a      	ldr	r2, [r1, #8]
 8007d4c:	690b      	ldr	r3, [r1, #16]
 8007d4e:	000c      	movs	r4, r1
 8007d50:	9000      	str	r0, [sp, #0]
 8007d52:	4293      	cmp	r3, r2
 8007d54:	da00      	bge.n	8007d58 <_printf_common+0x14>
 8007d56:	0013      	movs	r3, r2
 8007d58:	0022      	movs	r2, r4
 8007d5a:	6033      	str	r3, [r6, #0]
 8007d5c:	3243      	adds	r2, #67	@ 0x43
 8007d5e:	7812      	ldrb	r2, [r2, #0]
 8007d60:	2a00      	cmp	r2, #0
 8007d62:	d001      	beq.n	8007d68 <_printf_common+0x24>
 8007d64:	3301      	adds	r3, #1
 8007d66:	6033      	str	r3, [r6, #0]
 8007d68:	6823      	ldr	r3, [r4, #0]
 8007d6a:	069b      	lsls	r3, r3, #26
 8007d6c:	d502      	bpl.n	8007d74 <_printf_common+0x30>
 8007d6e:	6833      	ldr	r3, [r6, #0]
 8007d70:	3302      	adds	r3, #2
 8007d72:	6033      	str	r3, [r6, #0]
 8007d74:	6822      	ldr	r2, [r4, #0]
 8007d76:	2306      	movs	r3, #6
 8007d78:	0015      	movs	r5, r2
 8007d7a:	401d      	ands	r5, r3
 8007d7c:	421a      	tst	r2, r3
 8007d7e:	d027      	beq.n	8007dd0 <_printf_common+0x8c>
 8007d80:	0023      	movs	r3, r4
 8007d82:	3343      	adds	r3, #67	@ 0x43
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	1e5a      	subs	r2, r3, #1
 8007d88:	4193      	sbcs	r3, r2
 8007d8a:	6822      	ldr	r2, [r4, #0]
 8007d8c:	0692      	lsls	r2, r2, #26
 8007d8e:	d430      	bmi.n	8007df2 <_printf_common+0xae>
 8007d90:	0022      	movs	r2, r4
 8007d92:	9901      	ldr	r1, [sp, #4]
 8007d94:	9800      	ldr	r0, [sp, #0]
 8007d96:	9d08      	ldr	r5, [sp, #32]
 8007d98:	3243      	adds	r2, #67	@ 0x43
 8007d9a:	47a8      	blx	r5
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	d025      	beq.n	8007dec <_printf_common+0xa8>
 8007da0:	2206      	movs	r2, #6
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	2500      	movs	r5, #0
 8007da6:	4013      	ands	r3, r2
 8007da8:	2b04      	cmp	r3, #4
 8007daa:	d105      	bne.n	8007db8 <_printf_common+0x74>
 8007dac:	6833      	ldr	r3, [r6, #0]
 8007dae:	68e5      	ldr	r5, [r4, #12]
 8007db0:	1aed      	subs	r5, r5, r3
 8007db2:	43eb      	mvns	r3, r5
 8007db4:	17db      	asrs	r3, r3, #31
 8007db6:	401d      	ands	r5, r3
 8007db8:	68a3      	ldr	r3, [r4, #8]
 8007dba:	6922      	ldr	r2, [r4, #16]
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	dd01      	ble.n	8007dc4 <_printf_common+0x80>
 8007dc0:	1a9b      	subs	r3, r3, r2
 8007dc2:	18ed      	adds	r5, r5, r3
 8007dc4:	2600      	movs	r6, #0
 8007dc6:	42b5      	cmp	r5, r6
 8007dc8:	d120      	bne.n	8007e0c <_printf_common+0xc8>
 8007dca:	2000      	movs	r0, #0
 8007dcc:	e010      	b.n	8007df0 <_printf_common+0xac>
 8007dce:	3501      	adds	r5, #1
 8007dd0:	68e3      	ldr	r3, [r4, #12]
 8007dd2:	6832      	ldr	r2, [r6, #0]
 8007dd4:	1a9b      	subs	r3, r3, r2
 8007dd6:	42ab      	cmp	r3, r5
 8007dd8:	ddd2      	ble.n	8007d80 <_printf_common+0x3c>
 8007dda:	0022      	movs	r2, r4
 8007ddc:	2301      	movs	r3, #1
 8007dde:	9901      	ldr	r1, [sp, #4]
 8007de0:	9800      	ldr	r0, [sp, #0]
 8007de2:	9f08      	ldr	r7, [sp, #32]
 8007de4:	3219      	adds	r2, #25
 8007de6:	47b8      	blx	r7
 8007de8:	3001      	adds	r0, #1
 8007dea:	d1f0      	bne.n	8007dce <_printf_common+0x8a>
 8007dec:	2001      	movs	r0, #1
 8007dee:	4240      	negs	r0, r0
 8007df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007df2:	2030      	movs	r0, #48	@ 0x30
 8007df4:	18e1      	adds	r1, r4, r3
 8007df6:	3143      	adds	r1, #67	@ 0x43
 8007df8:	7008      	strb	r0, [r1, #0]
 8007dfa:	0021      	movs	r1, r4
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	3145      	adds	r1, #69	@ 0x45
 8007e00:	7809      	ldrb	r1, [r1, #0]
 8007e02:	18a2      	adds	r2, r4, r2
 8007e04:	3243      	adds	r2, #67	@ 0x43
 8007e06:	3302      	adds	r3, #2
 8007e08:	7011      	strb	r1, [r2, #0]
 8007e0a:	e7c1      	b.n	8007d90 <_printf_common+0x4c>
 8007e0c:	0022      	movs	r2, r4
 8007e0e:	2301      	movs	r3, #1
 8007e10:	9901      	ldr	r1, [sp, #4]
 8007e12:	9800      	ldr	r0, [sp, #0]
 8007e14:	9f08      	ldr	r7, [sp, #32]
 8007e16:	321a      	adds	r2, #26
 8007e18:	47b8      	blx	r7
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	d0e6      	beq.n	8007dec <_printf_common+0xa8>
 8007e1e:	3601      	adds	r6, #1
 8007e20:	e7d1      	b.n	8007dc6 <_printf_common+0x82>
	...

08007e24 <_printf_i>:
 8007e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e26:	b08b      	sub	sp, #44	@ 0x2c
 8007e28:	9206      	str	r2, [sp, #24]
 8007e2a:	000a      	movs	r2, r1
 8007e2c:	3243      	adds	r2, #67	@ 0x43
 8007e2e:	9307      	str	r3, [sp, #28]
 8007e30:	9005      	str	r0, [sp, #20]
 8007e32:	9203      	str	r2, [sp, #12]
 8007e34:	7e0a      	ldrb	r2, [r1, #24]
 8007e36:	000c      	movs	r4, r1
 8007e38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e3a:	2a78      	cmp	r2, #120	@ 0x78
 8007e3c:	d809      	bhi.n	8007e52 <_printf_i+0x2e>
 8007e3e:	2a62      	cmp	r2, #98	@ 0x62
 8007e40:	d80b      	bhi.n	8007e5a <_printf_i+0x36>
 8007e42:	2a00      	cmp	r2, #0
 8007e44:	d100      	bne.n	8007e48 <_printf_i+0x24>
 8007e46:	e0ba      	b.n	8007fbe <_printf_i+0x19a>
 8007e48:	497a      	ldr	r1, [pc, #488]	@ (8008034 <_printf_i+0x210>)
 8007e4a:	9104      	str	r1, [sp, #16]
 8007e4c:	2a58      	cmp	r2, #88	@ 0x58
 8007e4e:	d100      	bne.n	8007e52 <_printf_i+0x2e>
 8007e50:	e08e      	b.n	8007f70 <_printf_i+0x14c>
 8007e52:	0025      	movs	r5, r4
 8007e54:	3542      	adds	r5, #66	@ 0x42
 8007e56:	702a      	strb	r2, [r5, #0]
 8007e58:	e022      	b.n	8007ea0 <_printf_i+0x7c>
 8007e5a:	0010      	movs	r0, r2
 8007e5c:	3863      	subs	r0, #99	@ 0x63
 8007e5e:	2815      	cmp	r0, #21
 8007e60:	d8f7      	bhi.n	8007e52 <_printf_i+0x2e>
 8007e62:	f7f8 f963 	bl	800012c <__gnu_thumb1_case_shi>
 8007e66:	0016      	.short	0x0016
 8007e68:	fff6001f 	.word	0xfff6001f
 8007e6c:	fff6fff6 	.word	0xfff6fff6
 8007e70:	001ffff6 	.word	0x001ffff6
 8007e74:	fff6fff6 	.word	0xfff6fff6
 8007e78:	fff6fff6 	.word	0xfff6fff6
 8007e7c:	0036009f 	.word	0x0036009f
 8007e80:	fff6007e 	.word	0xfff6007e
 8007e84:	00b0fff6 	.word	0x00b0fff6
 8007e88:	0036fff6 	.word	0x0036fff6
 8007e8c:	fff6fff6 	.word	0xfff6fff6
 8007e90:	0082      	.short	0x0082
 8007e92:	0025      	movs	r5, r4
 8007e94:	681a      	ldr	r2, [r3, #0]
 8007e96:	3542      	adds	r5, #66	@ 0x42
 8007e98:	1d11      	adds	r1, r2, #4
 8007e9a:	6019      	str	r1, [r3, #0]
 8007e9c:	6813      	ldr	r3, [r2, #0]
 8007e9e:	702b      	strb	r3, [r5, #0]
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e09e      	b.n	8007fe2 <_printf_i+0x1be>
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	6809      	ldr	r1, [r1, #0]
 8007ea8:	1d02      	adds	r2, r0, #4
 8007eaa:	060d      	lsls	r5, r1, #24
 8007eac:	d50b      	bpl.n	8007ec6 <_printf_i+0xa2>
 8007eae:	6806      	ldr	r6, [r0, #0]
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	2e00      	cmp	r6, #0
 8007eb4:	da03      	bge.n	8007ebe <_printf_i+0x9a>
 8007eb6:	232d      	movs	r3, #45	@ 0x2d
 8007eb8:	9a03      	ldr	r2, [sp, #12]
 8007eba:	4276      	negs	r6, r6
 8007ebc:	7013      	strb	r3, [r2, #0]
 8007ebe:	4b5d      	ldr	r3, [pc, #372]	@ (8008034 <_printf_i+0x210>)
 8007ec0:	270a      	movs	r7, #10
 8007ec2:	9304      	str	r3, [sp, #16]
 8007ec4:	e018      	b.n	8007ef8 <_printf_i+0xd4>
 8007ec6:	6806      	ldr	r6, [r0, #0]
 8007ec8:	601a      	str	r2, [r3, #0]
 8007eca:	0649      	lsls	r1, r1, #25
 8007ecc:	d5f1      	bpl.n	8007eb2 <_printf_i+0x8e>
 8007ece:	b236      	sxth	r6, r6
 8007ed0:	e7ef      	b.n	8007eb2 <_printf_i+0x8e>
 8007ed2:	6808      	ldr	r0, [r1, #0]
 8007ed4:	6819      	ldr	r1, [r3, #0]
 8007ed6:	c940      	ldmia	r1!, {r6}
 8007ed8:	0605      	lsls	r5, r0, #24
 8007eda:	d402      	bmi.n	8007ee2 <_printf_i+0xbe>
 8007edc:	0640      	lsls	r0, r0, #25
 8007ede:	d500      	bpl.n	8007ee2 <_printf_i+0xbe>
 8007ee0:	b2b6      	uxth	r6, r6
 8007ee2:	6019      	str	r1, [r3, #0]
 8007ee4:	4b53      	ldr	r3, [pc, #332]	@ (8008034 <_printf_i+0x210>)
 8007ee6:	270a      	movs	r7, #10
 8007ee8:	9304      	str	r3, [sp, #16]
 8007eea:	2a6f      	cmp	r2, #111	@ 0x6f
 8007eec:	d100      	bne.n	8007ef0 <_printf_i+0xcc>
 8007eee:	3f02      	subs	r7, #2
 8007ef0:	0023      	movs	r3, r4
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	3343      	adds	r3, #67	@ 0x43
 8007ef6:	701a      	strb	r2, [r3, #0]
 8007ef8:	6863      	ldr	r3, [r4, #4]
 8007efa:	60a3      	str	r3, [r4, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	db06      	blt.n	8007f0e <_printf_i+0xea>
 8007f00:	2104      	movs	r1, #4
 8007f02:	6822      	ldr	r2, [r4, #0]
 8007f04:	9d03      	ldr	r5, [sp, #12]
 8007f06:	438a      	bics	r2, r1
 8007f08:	6022      	str	r2, [r4, #0]
 8007f0a:	4333      	orrs	r3, r6
 8007f0c:	d00c      	beq.n	8007f28 <_printf_i+0x104>
 8007f0e:	9d03      	ldr	r5, [sp, #12]
 8007f10:	0030      	movs	r0, r6
 8007f12:	0039      	movs	r1, r7
 8007f14:	f7f8 f99a 	bl	800024c <__aeabi_uidivmod>
 8007f18:	9b04      	ldr	r3, [sp, #16]
 8007f1a:	3d01      	subs	r5, #1
 8007f1c:	5c5b      	ldrb	r3, [r3, r1]
 8007f1e:	702b      	strb	r3, [r5, #0]
 8007f20:	0033      	movs	r3, r6
 8007f22:	0006      	movs	r6, r0
 8007f24:	429f      	cmp	r7, r3
 8007f26:	d9f3      	bls.n	8007f10 <_printf_i+0xec>
 8007f28:	2f08      	cmp	r7, #8
 8007f2a:	d109      	bne.n	8007f40 <_printf_i+0x11c>
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	07db      	lsls	r3, r3, #31
 8007f30:	d506      	bpl.n	8007f40 <_printf_i+0x11c>
 8007f32:	6862      	ldr	r2, [r4, #4]
 8007f34:	6923      	ldr	r3, [r4, #16]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	dc02      	bgt.n	8007f40 <_printf_i+0x11c>
 8007f3a:	2330      	movs	r3, #48	@ 0x30
 8007f3c:	3d01      	subs	r5, #1
 8007f3e:	702b      	strb	r3, [r5, #0]
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	1b5b      	subs	r3, r3, r5
 8007f44:	6123      	str	r3, [r4, #16]
 8007f46:	9b07      	ldr	r3, [sp, #28]
 8007f48:	0021      	movs	r1, r4
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	9805      	ldr	r0, [sp, #20]
 8007f4e:	9b06      	ldr	r3, [sp, #24]
 8007f50:	aa09      	add	r2, sp, #36	@ 0x24
 8007f52:	f7ff fef7 	bl	8007d44 <_printf_common>
 8007f56:	3001      	adds	r0, #1
 8007f58:	d148      	bne.n	8007fec <_printf_i+0x1c8>
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	4240      	negs	r0, r0
 8007f5e:	b00b      	add	sp, #44	@ 0x2c
 8007f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f62:	2220      	movs	r2, #32
 8007f64:	6809      	ldr	r1, [r1, #0]
 8007f66:	430a      	orrs	r2, r1
 8007f68:	6022      	str	r2, [r4, #0]
 8007f6a:	2278      	movs	r2, #120	@ 0x78
 8007f6c:	4932      	ldr	r1, [pc, #200]	@ (8008038 <_printf_i+0x214>)
 8007f6e:	9104      	str	r1, [sp, #16]
 8007f70:	0021      	movs	r1, r4
 8007f72:	3145      	adds	r1, #69	@ 0x45
 8007f74:	700a      	strb	r2, [r1, #0]
 8007f76:	6819      	ldr	r1, [r3, #0]
 8007f78:	6822      	ldr	r2, [r4, #0]
 8007f7a:	c940      	ldmia	r1!, {r6}
 8007f7c:	0610      	lsls	r0, r2, #24
 8007f7e:	d402      	bmi.n	8007f86 <_printf_i+0x162>
 8007f80:	0650      	lsls	r0, r2, #25
 8007f82:	d500      	bpl.n	8007f86 <_printf_i+0x162>
 8007f84:	b2b6      	uxth	r6, r6
 8007f86:	6019      	str	r1, [r3, #0]
 8007f88:	07d3      	lsls	r3, r2, #31
 8007f8a:	d502      	bpl.n	8007f92 <_printf_i+0x16e>
 8007f8c:	2320      	movs	r3, #32
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	2e00      	cmp	r6, #0
 8007f94:	d001      	beq.n	8007f9a <_printf_i+0x176>
 8007f96:	2710      	movs	r7, #16
 8007f98:	e7aa      	b.n	8007ef0 <_printf_i+0xcc>
 8007f9a:	2220      	movs	r2, #32
 8007f9c:	6823      	ldr	r3, [r4, #0]
 8007f9e:	4393      	bics	r3, r2
 8007fa0:	6023      	str	r3, [r4, #0]
 8007fa2:	e7f8      	b.n	8007f96 <_printf_i+0x172>
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	680d      	ldr	r5, [r1, #0]
 8007fa8:	1d10      	adds	r0, r2, #4
 8007faa:	6949      	ldr	r1, [r1, #20]
 8007fac:	6018      	str	r0, [r3, #0]
 8007fae:	6813      	ldr	r3, [r2, #0]
 8007fb0:	062e      	lsls	r6, r5, #24
 8007fb2:	d501      	bpl.n	8007fb8 <_printf_i+0x194>
 8007fb4:	6019      	str	r1, [r3, #0]
 8007fb6:	e002      	b.n	8007fbe <_printf_i+0x19a>
 8007fb8:	066d      	lsls	r5, r5, #25
 8007fba:	d5fb      	bpl.n	8007fb4 <_printf_i+0x190>
 8007fbc:	8019      	strh	r1, [r3, #0]
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	9d03      	ldr	r5, [sp, #12]
 8007fc2:	6123      	str	r3, [r4, #16]
 8007fc4:	e7bf      	b.n	8007f46 <_printf_i+0x122>
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	1d11      	adds	r1, r2, #4
 8007fca:	6019      	str	r1, [r3, #0]
 8007fcc:	6815      	ldr	r5, [r2, #0]
 8007fce:	2100      	movs	r1, #0
 8007fd0:	0028      	movs	r0, r5
 8007fd2:	6862      	ldr	r2, [r4, #4]
 8007fd4:	f000 f9ff 	bl	80083d6 <memchr>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	d001      	beq.n	8007fe0 <_printf_i+0x1bc>
 8007fdc:	1b40      	subs	r0, r0, r5
 8007fde:	6060      	str	r0, [r4, #4]
 8007fe0:	6863      	ldr	r3, [r4, #4]
 8007fe2:	6123      	str	r3, [r4, #16]
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	9a03      	ldr	r2, [sp, #12]
 8007fe8:	7013      	strb	r3, [r2, #0]
 8007fea:	e7ac      	b.n	8007f46 <_printf_i+0x122>
 8007fec:	002a      	movs	r2, r5
 8007fee:	6923      	ldr	r3, [r4, #16]
 8007ff0:	9906      	ldr	r1, [sp, #24]
 8007ff2:	9805      	ldr	r0, [sp, #20]
 8007ff4:	9d07      	ldr	r5, [sp, #28]
 8007ff6:	47a8      	blx	r5
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d0ae      	beq.n	8007f5a <_printf_i+0x136>
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	079b      	lsls	r3, r3, #30
 8008000:	d415      	bmi.n	800802e <_printf_i+0x20a>
 8008002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008004:	68e0      	ldr	r0, [r4, #12]
 8008006:	4298      	cmp	r0, r3
 8008008:	daa9      	bge.n	8007f5e <_printf_i+0x13a>
 800800a:	0018      	movs	r0, r3
 800800c:	e7a7      	b.n	8007f5e <_printf_i+0x13a>
 800800e:	0022      	movs	r2, r4
 8008010:	2301      	movs	r3, #1
 8008012:	9906      	ldr	r1, [sp, #24]
 8008014:	9805      	ldr	r0, [sp, #20]
 8008016:	9e07      	ldr	r6, [sp, #28]
 8008018:	3219      	adds	r2, #25
 800801a:	47b0      	blx	r6
 800801c:	3001      	adds	r0, #1
 800801e:	d09c      	beq.n	8007f5a <_printf_i+0x136>
 8008020:	3501      	adds	r5, #1
 8008022:	68e3      	ldr	r3, [r4, #12]
 8008024:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008026:	1a9b      	subs	r3, r3, r2
 8008028:	42ab      	cmp	r3, r5
 800802a:	dcf0      	bgt.n	800800e <_printf_i+0x1ea>
 800802c:	e7e9      	b.n	8008002 <_printf_i+0x1de>
 800802e:	2500      	movs	r5, #0
 8008030:	e7f7      	b.n	8008022 <_printf_i+0x1fe>
 8008032:	46c0      	nop			@ (mov r8, r8)
 8008034:	0800a70f 	.word	0x0800a70f
 8008038:	0800a720 	.word	0x0800a720

0800803c <std>:
 800803c:	2300      	movs	r3, #0
 800803e:	b510      	push	{r4, lr}
 8008040:	0004      	movs	r4, r0
 8008042:	6003      	str	r3, [r0, #0]
 8008044:	6043      	str	r3, [r0, #4]
 8008046:	6083      	str	r3, [r0, #8]
 8008048:	8181      	strh	r1, [r0, #12]
 800804a:	6643      	str	r3, [r0, #100]	@ 0x64
 800804c:	81c2      	strh	r2, [r0, #14]
 800804e:	6103      	str	r3, [r0, #16]
 8008050:	6143      	str	r3, [r0, #20]
 8008052:	6183      	str	r3, [r0, #24]
 8008054:	0019      	movs	r1, r3
 8008056:	2208      	movs	r2, #8
 8008058:	305c      	adds	r0, #92	@ 0x5c
 800805a:	f000 f935 	bl	80082c8 <memset>
 800805e:	4b0b      	ldr	r3, [pc, #44]	@ (800808c <std+0x50>)
 8008060:	6224      	str	r4, [r4, #32]
 8008062:	6263      	str	r3, [r4, #36]	@ 0x24
 8008064:	4b0a      	ldr	r3, [pc, #40]	@ (8008090 <std+0x54>)
 8008066:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008068:	4b0a      	ldr	r3, [pc, #40]	@ (8008094 <std+0x58>)
 800806a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800806c:	4b0a      	ldr	r3, [pc, #40]	@ (8008098 <std+0x5c>)
 800806e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008070:	4b0a      	ldr	r3, [pc, #40]	@ (800809c <std+0x60>)
 8008072:	429c      	cmp	r4, r3
 8008074:	d005      	beq.n	8008082 <std+0x46>
 8008076:	4b0a      	ldr	r3, [pc, #40]	@ (80080a0 <std+0x64>)
 8008078:	429c      	cmp	r4, r3
 800807a:	d002      	beq.n	8008082 <std+0x46>
 800807c:	4b09      	ldr	r3, [pc, #36]	@ (80080a4 <std+0x68>)
 800807e:	429c      	cmp	r4, r3
 8008080:	d103      	bne.n	800808a <std+0x4e>
 8008082:	0020      	movs	r0, r4
 8008084:	3058      	adds	r0, #88	@ 0x58
 8008086:	f000 f9a3 	bl	80083d0 <__retarget_lock_init_recursive>
 800808a:	bd10      	pop	{r4, pc}
 800808c:	08008231 	.word	0x08008231
 8008090:	08008259 	.word	0x08008259
 8008094:	08008291 	.word	0x08008291
 8008098:	080082bd 	.word	0x080082bd
 800809c:	20001b80 	.word	0x20001b80
 80080a0:	20001be8 	.word	0x20001be8
 80080a4:	20001c50 	.word	0x20001c50

080080a8 <stdio_exit_handler>:
 80080a8:	b510      	push	{r4, lr}
 80080aa:	4a03      	ldr	r2, [pc, #12]	@ (80080b8 <stdio_exit_handler+0x10>)
 80080ac:	4903      	ldr	r1, [pc, #12]	@ (80080bc <stdio_exit_handler+0x14>)
 80080ae:	4804      	ldr	r0, [pc, #16]	@ (80080c0 <stdio_exit_handler+0x18>)
 80080b0:	f000 f86c 	bl	800818c <_fwalk_sglue>
 80080b4:	bd10      	pop	{r4, pc}
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	20000010 	.word	0x20000010
 80080bc:	08009df5 	.word	0x08009df5
 80080c0:	20000020 	.word	0x20000020

080080c4 <cleanup_stdio>:
 80080c4:	6841      	ldr	r1, [r0, #4]
 80080c6:	4b0b      	ldr	r3, [pc, #44]	@ (80080f4 <cleanup_stdio+0x30>)
 80080c8:	b510      	push	{r4, lr}
 80080ca:	0004      	movs	r4, r0
 80080cc:	4299      	cmp	r1, r3
 80080ce:	d001      	beq.n	80080d4 <cleanup_stdio+0x10>
 80080d0:	f001 fe90 	bl	8009df4 <_fflush_r>
 80080d4:	68a1      	ldr	r1, [r4, #8]
 80080d6:	4b08      	ldr	r3, [pc, #32]	@ (80080f8 <cleanup_stdio+0x34>)
 80080d8:	4299      	cmp	r1, r3
 80080da:	d002      	beq.n	80080e2 <cleanup_stdio+0x1e>
 80080dc:	0020      	movs	r0, r4
 80080de:	f001 fe89 	bl	8009df4 <_fflush_r>
 80080e2:	68e1      	ldr	r1, [r4, #12]
 80080e4:	4b05      	ldr	r3, [pc, #20]	@ (80080fc <cleanup_stdio+0x38>)
 80080e6:	4299      	cmp	r1, r3
 80080e8:	d002      	beq.n	80080f0 <cleanup_stdio+0x2c>
 80080ea:	0020      	movs	r0, r4
 80080ec:	f001 fe82 	bl	8009df4 <_fflush_r>
 80080f0:	bd10      	pop	{r4, pc}
 80080f2:	46c0      	nop			@ (mov r8, r8)
 80080f4:	20001b80 	.word	0x20001b80
 80080f8:	20001be8 	.word	0x20001be8
 80080fc:	20001c50 	.word	0x20001c50

08008100 <global_stdio_init.part.0>:
 8008100:	b510      	push	{r4, lr}
 8008102:	4b09      	ldr	r3, [pc, #36]	@ (8008128 <global_stdio_init.part.0+0x28>)
 8008104:	4a09      	ldr	r2, [pc, #36]	@ (800812c <global_stdio_init.part.0+0x2c>)
 8008106:	2104      	movs	r1, #4
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	4809      	ldr	r0, [pc, #36]	@ (8008130 <global_stdio_init.part.0+0x30>)
 800810c:	2200      	movs	r2, #0
 800810e:	f7ff ff95 	bl	800803c <std>
 8008112:	2201      	movs	r2, #1
 8008114:	2109      	movs	r1, #9
 8008116:	4807      	ldr	r0, [pc, #28]	@ (8008134 <global_stdio_init.part.0+0x34>)
 8008118:	f7ff ff90 	bl	800803c <std>
 800811c:	2202      	movs	r2, #2
 800811e:	2112      	movs	r1, #18
 8008120:	4805      	ldr	r0, [pc, #20]	@ (8008138 <global_stdio_init.part.0+0x38>)
 8008122:	f7ff ff8b 	bl	800803c <std>
 8008126:	bd10      	pop	{r4, pc}
 8008128:	20001cb8 	.word	0x20001cb8
 800812c:	080080a9 	.word	0x080080a9
 8008130:	20001b80 	.word	0x20001b80
 8008134:	20001be8 	.word	0x20001be8
 8008138:	20001c50 	.word	0x20001c50

0800813c <__sfp_lock_acquire>:
 800813c:	b510      	push	{r4, lr}
 800813e:	4802      	ldr	r0, [pc, #8]	@ (8008148 <__sfp_lock_acquire+0xc>)
 8008140:	f000 f947 	bl	80083d2 <__retarget_lock_acquire_recursive>
 8008144:	bd10      	pop	{r4, pc}
 8008146:	46c0      	nop			@ (mov r8, r8)
 8008148:	20001cc1 	.word	0x20001cc1

0800814c <__sfp_lock_release>:
 800814c:	b510      	push	{r4, lr}
 800814e:	4802      	ldr	r0, [pc, #8]	@ (8008158 <__sfp_lock_release+0xc>)
 8008150:	f000 f940 	bl	80083d4 <__retarget_lock_release_recursive>
 8008154:	bd10      	pop	{r4, pc}
 8008156:	46c0      	nop			@ (mov r8, r8)
 8008158:	20001cc1 	.word	0x20001cc1

0800815c <__sinit>:
 800815c:	b510      	push	{r4, lr}
 800815e:	0004      	movs	r4, r0
 8008160:	f7ff ffec 	bl	800813c <__sfp_lock_acquire>
 8008164:	6a23      	ldr	r3, [r4, #32]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d002      	beq.n	8008170 <__sinit+0x14>
 800816a:	f7ff ffef 	bl	800814c <__sfp_lock_release>
 800816e:	bd10      	pop	{r4, pc}
 8008170:	4b04      	ldr	r3, [pc, #16]	@ (8008184 <__sinit+0x28>)
 8008172:	6223      	str	r3, [r4, #32]
 8008174:	4b04      	ldr	r3, [pc, #16]	@ (8008188 <__sinit+0x2c>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d1f6      	bne.n	800816a <__sinit+0xe>
 800817c:	f7ff ffc0 	bl	8008100 <global_stdio_init.part.0>
 8008180:	e7f3      	b.n	800816a <__sinit+0xe>
 8008182:	46c0      	nop			@ (mov r8, r8)
 8008184:	080080c5 	.word	0x080080c5
 8008188:	20001cb8 	.word	0x20001cb8

0800818c <_fwalk_sglue>:
 800818c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800818e:	0014      	movs	r4, r2
 8008190:	2600      	movs	r6, #0
 8008192:	9000      	str	r0, [sp, #0]
 8008194:	9101      	str	r1, [sp, #4]
 8008196:	68a5      	ldr	r5, [r4, #8]
 8008198:	6867      	ldr	r7, [r4, #4]
 800819a:	3f01      	subs	r7, #1
 800819c:	d504      	bpl.n	80081a8 <_fwalk_sglue+0x1c>
 800819e:	6824      	ldr	r4, [r4, #0]
 80081a0:	2c00      	cmp	r4, #0
 80081a2:	d1f8      	bne.n	8008196 <_fwalk_sglue+0xa>
 80081a4:	0030      	movs	r0, r6
 80081a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80081a8:	89ab      	ldrh	r3, [r5, #12]
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d908      	bls.n	80081c0 <_fwalk_sglue+0x34>
 80081ae:	220e      	movs	r2, #14
 80081b0:	5eab      	ldrsh	r3, [r5, r2]
 80081b2:	3301      	adds	r3, #1
 80081b4:	d004      	beq.n	80081c0 <_fwalk_sglue+0x34>
 80081b6:	0029      	movs	r1, r5
 80081b8:	9800      	ldr	r0, [sp, #0]
 80081ba:	9b01      	ldr	r3, [sp, #4]
 80081bc:	4798      	blx	r3
 80081be:	4306      	orrs	r6, r0
 80081c0:	3568      	adds	r5, #104	@ 0x68
 80081c2:	e7ea      	b.n	800819a <_fwalk_sglue+0xe>

080081c4 <sniprintf>:
 80081c4:	b40c      	push	{r2, r3}
 80081c6:	b530      	push	{r4, r5, lr}
 80081c8:	4b18      	ldr	r3, [pc, #96]	@ (800822c <sniprintf+0x68>)
 80081ca:	000c      	movs	r4, r1
 80081cc:	681d      	ldr	r5, [r3, #0]
 80081ce:	b09d      	sub	sp, #116	@ 0x74
 80081d0:	2900      	cmp	r1, #0
 80081d2:	da08      	bge.n	80081e6 <sniprintf+0x22>
 80081d4:	238b      	movs	r3, #139	@ 0x8b
 80081d6:	2001      	movs	r0, #1
 80081d8:	602b      	str	r3, [r5, #0]
 80081da:	4240      	negs	r0, r0
 80081dc:	b01d      	add	sp, #116	@ 0x74
 80081de:	bc30      	pop	{r4, r5}
 80081e0:	bc08      	pop	{r3}
 80081e2:	b002      	add	sp, #8
 80081e4:	4718      	bx	r3
 80081e6:	2382      	movs	r3, #130	@ 0x82
 80081e8:	466a      	mov	r2, sp
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	8293      	strh	r3, [r2, #20]
 80081ee:	2300      	movs	r3, #0
 80081f0:	9002      	str	r0, [sp, #8]
 80081f2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80081f4:	9006      	str	r0, [sp, #24]
 80081f6:	4299      	cmp	r1, r3
 80081f8:	d000      	beq.n	80081fc <sniprintf+0x38>
 80081fa:	1e4b      	subs	r3, r1, #1
 80081fc:	9304      	str	r3, [sp, #16]
 80081fe:	9307      	str	r3, [sp, #28]
 8008200:	2301      	movs	r3, #1
 8008202:	466a      	mov	r2, sp
 8008204:	425b      	negs	r3, r3
 8008206:	82d3      	strh	r3, [r2, #22]
 8008208:	0028      	movs	r0, r5
 800820a:	ab21      	add	r3, sp, #132	@ 0x84
 800820c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800820e:	a902      	add	r1, sp, #8
 8008210:	9301      	str	r3, [sp, #4]
 8008212:	f001 fc6b 	bl	8009aec <_svfiprintf_r>
 8008216:	1c43      	adds	r3, r0, #1
 8008218:	da01      	bge.n	800821e <sniprintf+0x5a>
 800821a:	238b      	movs	r3, #139	@ 0x8b
 800821c:	602b      	str	r3, [r5, #0]
 800821e:	2c00      	cmp	r4, #0
 8008220:	d0dc      	beq.n	80081dc <sniprintf+0x18>
 8008222:	2200      	movs	r2, #0
 8008224:	9b02      	ldr	r3, [sp, #8]
 8008226:	701a      	strb	r2, [r3, #0]
 8008228:	e7d8      	b.n	80081dc <sniprintf+0x18>
 800822a:	46c0      	nop			@ (mov r8, r8)
 800822c:	2000001c 	.word	0x2000001c

08008230 <__sread>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	000c      	movs	r4, r1
 8008234:	250e      	movs	r5, #14
 8008236:	5f49      	ldrsh	r1, [r1, r5]
 8008238:	f000 f878 	bl	800832c <_read_r>
 800823c:	2800      	cmp	r0, #0
 800823e:	db03      	blt.n	8008248 <__sread+0x18>
 8008240:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8008242:	181b      	adds	r3, r3, r0
 8008244:	6563      	str	r3, [r4, #84]	@ 0x54
 8008246:	bd70      	pop	{r4, r5, r6, pc}
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	4a02      	ldr	r2, [pc, #8]	@ (8008254 <__sread+0x24>)
 800824c:	4013      	ands	r3, r2
 800824e:	81a3      	strh	r3, [r4, #12]
 8008250:	e7f9      	b.n	8008246 <__sread+0x16>
 8008252:	46c0      	nop			@ (mov r8, r8)
 8008254:	ffffefff 	.word	0xffffefff

08008258 <__swrite>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	001f      	movs	r7, r3
 800825c:	898b      	ldrh	r3, [r1, #12]
 800825e:	0005      	movs	r5, r0
 8008260:	000c      	movs	r4, r1
 8008262:	0016      	movs	r6, r2
 8008264:	05db      	lsls	r3, r3, #23
 8008266:	d505      	bpl.n	8008274 <__swrite+0x1c>
 8008268:	230e      	movs	r3, #14
 800826a:	5ec9      	ldrsh	r1, [r1, r3]
 800826c:	2200      	movs	r2, #0
 800826e:	2302      	movs	r3, #2
 8008270:	f000 f848 	bl	8008304 <_lseek_r>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	4a05      	ldr	r2, [pc, #20]	@ (800828c <__swrite+0x34>)
 8008278:	0028      	movs	r0, r5
 800827a:	4013      	ands	r3, r2
 800827c:	81a3      	strh	r3, [r4, #12]
 800827e:	0032      	movs	r2, r6
 8008280:	230e      	movs	r3, #14
 8008282:	5ee1      	ldrsh	r1, [r4, r3]
 8008284:	003b      	movs	r3, r7
 8008286:	f000 f865 	bl	8008354 <_write_r>
 800828a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828c:	ffffefff 	.word	0xffffefff

08008290 <__sseek>:
 8008290:	b570      	push	{r4, r5, r6, lr}
 8008292:	000c      	movs	r4, r1
 8008294:	250e      	movs	r5, #14
 8008296:	5f49      	ldrsh	r1, [r1, r5]
 8008298:	f000 f834 	bl	8008304 <_lseek_r>
 800829c:	89a3      	ldrh	r3, [r4, #12]
 800829e:	1c42      	adds	r2, r0, #1
 80082a0:	d103      	bne.n	80082aa <__sseek+0x1a>
 80082a2:	4a05      	ldr	r2, [pc, #20]	@ (80082b8 <__sseek+0x28>)
 80082a4:	4013      	ands	r3, r2
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	bd70      	pop	{r4, r5, r6, pc}
 80082aa:	2280      	movs	r2, #128	@ 0x80
 80082ac:	0152      	lsls	r2, r2, #5
 80082ae:	4313      	orrs	r3, r2
 80082b0:	81a3      	strh	r3, [r4, #12]
 80082b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80082b4:	e7f8      	b.n	80082a8 <__sseek+0x18>
 80082b6:	46c0      	nop			@ (mov r8, r8)
 80082b8:	ffffefff 	.word	0xffffefff

080082bc <__sclose>:
 80082bc:	b510      	push	{r4, lr}
 80082be:	230e      	movs	r3, #14
 80082c0:	5ec9      	ldrsh	r1, [r1, r3]
 80082c2:	f000 f80d 	bl	80082e0 <_close_r>
 80082c6:	bd10      	pop	{r4, pc}

080082c8 <memset>:
 80082c8:	0003      	movs	r3, r0
 80082ca:	1882      	adds	r2, r0, r2
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d100      	bne.n	80082d2 <memset+0xa>
 80082d0:	4770      	bx	lr
 80082d2:	7019      	strb	r1, [r3, #0]
 80082d4:	3301      	adds	r3, #1
 80082d6:	e7f9      	b.n	80082cc <memset+0x4>

080082d8 <_localeconv_r>:
 80082d8:	4800      	ldr	r0, [pc, #0]	@ (80082dc <_localeconv_r+0x4>)
 80082da:	4770      	bx	lr
 80082dc:	2000015c 	.word	0x2000015c

080082e0 <_close_r>:
 80082e0:	2300      	movs	r3, #0
 80082e2:	b570      	push	{r4, r5, r6, lr}
 80082e4:	4d06      	ldr	r5, [pc, #24]	@ (8008300 <_close_r+0x20>)
 80082e6:	0004      	movs	r4, r0
 80082e8:	0008      	movs	r0, r1
 80082ea:	602b      	str	r3, [r5, #0]
 80082ec:	f7fb fdfe 	bl	8003eec <_close>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d103      	bne.n	80082fc <_close_r+0x1c>
 80082f4:	682b      	ldr	r3, [r5, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d000      	beq.n	80082fc <_close_r+0x1c>
 80082fa:	6023      	str	r3, [r4, #0]
 80082fc:	bd70      	pop	{r4, r5, r6, pc}
 80082fe:	46c0      	nop			@ (mov r8, r8)
 8008300:	20001cbc 	.word	0x20001cbc

08008304 <_lseek_r>:
 8008304:	b570      	push	{r4, r5, r6, lr}
 8008306:	0004      	movs	r4, r0
 8008308:	0008      	movs	r0, r1
 800830a:	0011      	movs	r1, r2
 800830c:	001a      	movs	r2, r3
 800830e:	2300      	movs	r3, #0
 8008310:	4d05      	ldr	r5, [pc, #20]	@ (8008328 <_lseek_r+0x24>)
 8008312:	602b      	str	r3, [r5, #0]
 8008314:	f7fb fdf4 	bl	8003f00 <_lseek>
 8008318:	1c43      	adds	r3, r0, #1
 800831a:	d103      	bne.n	8008324 <_lseek_r+0x20>
 800831c:	682b      	ldr	r3, [r5, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d000      	beq.n	8008324 <_lseek_r+0x20>
 8008322:	6023      	str	r3, [r4, #0]
 8008324:	bd70      	pop	{r4, r5, r6, pc}
 8008326:	46c0      	nop			@ (mov r8, r8)
 8008328:	20001cbc 	.word	0x20001cbc

0800832c <_read_r>:
 800832c:	b570      	push	{r4, r5, r6, lr}
 800832e:	0004      	movs	r4, r0
 8008330:	0008      	movs	r0, r1
 8008332:	0011      	movs	r1, r2
 8008334:	001a      	movs	r2, r3
 8008336:	2300      	movs	r3, #0
 8008338:	4d05      	ldr	r5, [pc, #20]	@ (8008350 <_read_r+0x24>)
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7fb fdbc 	bl	8003eb8 <_read>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d103      	bne.n	800834c <_read_r+0x20>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d000      	beq.n	800834c <_read_r+0x20>
 800834a:	6023      	str	r3, [r4, #0]
 800834c:	bd70      	pop	{r4, r5, r6, pc}
 800834e:	46c0      	nop			@ (mov r8, r8)
 8008350:	20001cbc 	.word	0x20001cbc

08008354 <_write_r>:
 8008354:	b570      	push	{r4, r5, r6, lr}
 8008356:	0004      	movs	r4, r0
 8008358:	0008      	movs	r0, r1
 800835a:	0011      	movs	r1, r2
 800835c:	001a      	movs	r2, r3
 800835e:	2300      	movs	r3, #0
 8008360:	4d05      	ldr	r5, [pc, #20]	@ (8008378 <_write_r+0x24>)
 8008362:	602b      	str	r3, [r5, #0]
 8008364:	f7fb fdb5 	bl	8003ed2 <_write>
 8008368:	1c43      	adds	r3, r0, #1
 800836a:	d103      	bne.n	8008374 <_write_r+0x20>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d000      	beq.n	8008374 <_write_r+0x20>
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	bd70      	pop	{r4, r5, r6, pc}
 8008376:	46c0      	nop			@ (mov r8, r8)
 8008378:	20001cbc 	.word	0x20001cbc

0800837c <__errno>:
 800837c:	4b01      	ldr	r3, [pc, #4]	@ (8008384 <__errno+0x8>)
 800837e:	6818      	ldr	r0, [r3, #0]
 8008380:	4770      	bx	lr
 8008382:	46c0      	nop			@ (mov r8, r8)
 8008384:	2000001c 	.word	0x2000001c

08008388 <__libc_init_array>:
 8008388:	b570      	push	{r4, r5, r6, lr}
 800838a:	2600      	movs	r6, #0
 800838c:	4c0c      	ldr	r4, [pc, #48]	@ (80083c0 <__libc_init_array+0x38>)
 800838e:	4d0d      	ldr	r5, [pc, #52]	@ (80083c4 <__libc_init_array+0x3c>)
 8008390:	1b64      	subs	r4, r4, r5
 8008392:	10a4      	asrs	r4, r4, #2
 8008394:	42a6      	cmp	r6, r4
 8008396:	d109      	bne.n	80083ac <__libc_init_array+0x24>
 8008398:	2600      	movs	r6, #0
 800839a:	f002 f8f1 	bl	800a580 <_init>
 800839e:	4c0a      	ldr	r4, [pc, #40]	@ (80083c8 <__libc_init_array+0x40>)
 80083a0:	4d0a      	ldr	r5, [pc, #40]	@ (80083cc <__libc_init_array+0x44>)
 80083a2:	1b64      	subs	r4, r4, r5
 80083a4:	10a4      	asrs	r4, r4, #2
 80083a6:	42a6      	cmp	r6, r4
 80083a8:	d105      	bne.n	80083b6 <__libc_init_array+0x2e>
 80083aa:	bd70      	pop	{r4, r5, r6, pc}
 80083ac:	00b3      	lsls	r3, r6, #2
 80083ae:	58eb      	ldr	r3, [r5, r3]
 80083b0:	4798      	blx	r3
 80083b2:	3601      	adds	r6, #1
 80083b4:	e7ee      	b.n	8008394 <__libc_init_array+0xc>
 80083b6:	00b3      	lsls	r3, r6, #2
 80083b8:	58eb      	ldr	r3, [r5, r3]
 80083ba:	4798      	blx	r3
 80083bc:	3601      	adds	r6, #1
 80083be:	e7f2      	b.n	80083a6 <__libc_init_array+0x1e>
 80083c0:	0800aafc 	.word	0x0800aafc
 80083c4:	0800aafc 	.word	0x0800aafc
 80083c8:	0800ab00 	.word	0x0800ab00
 80083cc:	0800aafc 	.word	0x0800aafc

080083d0 <__retarget_lock_init_recursive>:
 80083d0:	4770      	bx	lr

080083d2 <__retarget_lock_acquire_recursive>:
 80083d2:	4770      	bx	lr

080083d4 <__retarget_lock_release_recursive>:
 80083d4:	4770      	bx	lr

080083d6 <memchr>:
 80083d6:	b2c9      	uxtb	r1, r1
 80083d8:	1882      	adds	r2, r0, r2
 80083da:	4290      	cmp	r0, r2
 80083dc:	d101      	bne.n	80083e2 <memchr+0xc>
 80083de:	2000      	movs	r0, #0
 80083e0:	4770      	bx	lr
 80083e2:	7803      	ldrb	r3, [r0, #0]
 80083e4:	428b      	cmp	r3, r1
 80083e6:	d0fb      	beq.n	80083e0 <memchr+0xa>
 80083e8:	3001      	adds	r0, #1
 80083ea:	e7f6      	b.n	80083da <memchr+0x4>

080083ec <memcpy>:
 80083ec:	2300      	movs	r3, #0
 80083ee:	b510      	push	{r4, lr}
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d100      	bne.n	80083f6 <memcpy+0xa>
 80083f4:	bd10      	pop	{r4, pc}
 80083f6:	5ccc      	ldrb	r4, [r1, r3]
 80083f8:	54c4      	strb	r4, [r0, r3]
 80083fa:	3301      	adds	r3, #1
 80083fc:	e7f8      	b.n	80083f0 <memcpy+0x4>

080083fe <quorem>:
 80083fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008400:	6903      	ldr	r3, [r0, #16]
 8008402:	690c      	ldr	r4, [r1, #16]
 8008404:	b089      	sub	sp, #36	@ 0x24
 8008406:	9003      	str	r0, [sp, #12]
 8008408:	9106      	str	r1, [sp, #24]
 800840a:	2000      	movs	r0, #0
 800840c:	42a3      	cmp	r3, r4
 800840e:	db63      	blt.n	80084d8 <quorem+0xda>
 8008410:	000b      	movs	r3, r1
 8008412:	3c01      	subs	r4, #1
 8008414:	3314      	adds	r3, #20
 8008416:	00a5      	lsls	r5, r4, #2
 8008418:	9304      	str	r3, [sp, #16]
 800841a:	195b      	adds	r3, r3, r5
 800841c:	9305      	str	r3, [sp, #20]
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	3314      	adds	r3, #20
 8008422:	9301      	str	r3, [sp, #4]
 8008424:	195d      	adds	r5, r3, r5
 8008426:	9b05      	ldr	r3, [sp, #20]
 8008428:	682f      	ldr	r7, [r5, #0]
 800842a:	681e      	ldr	r6, [r3, #0]
 800842c:	0038      	movs	r0, r7
 800842e:	3601      	adds	r6, #1
 8008430:	0031      	movs	r1, r6
 8008432:	f7f7 fe85 	bl	8000140 <__udivsi3>
 8008436:	9002      	str	r0, [sp, #8]
 8008438:	42b7      	cmp	r7, r6
 800843a:	d327      	bcc.n	800848c <quorem+0x8e>
 800843c:	9b04      	ldr	r3, [sp, #16]
 800843e:	2700      	movs	r7, #0
 8008440:	469c      	mov	ip, r3
 8008442:	9e01      	ldr	r6, [sp, #4]
 8008444:	9707      	str	r7, [sp, #28]
 8008446:	4662      	mov	r2, ip
 8008448:	ca08      	ldmia	r2!, {r3}
 800844a:	6830      	ldr	r0, [r6, #0]
 800844c:	4694      	mov	ip, r2
 800844e:	9a02      	ldr	r2, [sp, #8]
 8008450:	b299      	uxth	r1, r3
 8008452:	4351      	muls	r1, r2
 8008454:	0c1b      	lsrs	r3, r3, #16
 8008456:	4353      	muls	r3, r2
 8008458:	19c9      	adds	r1, r1, r7
 800845a:	0c0a      	lsrs	r2, r1, #16
 800845c:	189b      	adds	r3, r3, r2
 800845e:	b289      	uxth	r1, r1
 8008460:	b282      	uxth	r2, r0
 8008462:	1a52      	subs	r2, r2, r1
 8008464:	9907      	ldr	r1, [sp, #28]
 8008466:	0c1f      	lsrs	r7, r3, #16
 8008468:	1852      	adds	r2, r2, r1
 800846a:	0c00      	lsrs	r0, r0, #16
 800846c:	b29b      	uxth	r3, r3
 800846e:	1411      	asrs	r1, r2, #16
 8008470:	1ac3      	subs	r3, r0, r3
 8008472:	185b      	adds	r3, r3, r1
 8008474:	1419      	asrs	r1, r3, #16
 8008476:	b292      	uxth	r2, r2
 8008478:	041b      	lsls	r3, r3, #16
 800847a:	431a      	orrs	r2, r3
 800847c:	9b05      	ldr	r3, [sp, #20]
 800847e:	9107      	str	r1, [sp, #28]
 8008480:	c604      	stmia	r6!, {r2}
 8008482:	4563      	cmp	r3, ip
 8008484:	d2df      	bcs.n	8008446 <quorem+0x48>
 8008486:	682b      	ldr	r3, [r5, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d02b      	beq.n	80084e4 <quorem+0xe6>
 800848c:	9906      	ldr	r1, [sp, #24]
 800848e:	9803      	ldr	r0, [sp, #12]
 8008490:	f001 f9b6 	bl	8009800 <__mcmp>
 8008494:	2800      	cmp	r0, #0
 8008496:	db1e      	blt.n	80084d6 <quorem+0xd8>
 8008498:	2600      	movs	r6, #0
 800849a:	9d01      	ldr	r5, [sp, #4]
 800849c:	9904      	ldr	r1, [sp, #16]
 800849e:	c901      	ldmia	r1!, {r0}
 80084a0:	682b      	ldr	r3, [r5, #0]
 80084a2:	b287      	uxth	r7, r0
 80084a4:	b29a      	uxth	r2, r3
 80084a6:	1bd2      	subs	r2, r2, r7
 80084a8:	1992      	adds	r2, r2, r6
 80084aa:	0c00      	lsrs	r0, r0, #16
 80084ac:	0c1b      	lsrs	r3, r3, #16
 80084ae:	1a1b      	subs	r3, r3, r0
 80084b0:	1410      	asrs	r0, r2, #16
 80084b2:	181b      	adds	r3, r3, r0
 80084b4:	141e      	asrs	r6, r3, #16
 80084b6:	b292      	uxth	r2, r2
 80084b8:	041b      	lsls	r3, r3, #16
 80084ba:	431a      	orrs	r2, r3
 80084bc:	9b05      	ldr	r3, [sp, #20]
 80084be:	c504      	stmia	r5!, {r2}
 80084c0:	428b      	cmp	r3, r1
 80084c2:	d2ec      	bcs.n	800849e <quorem+0xa0>
 80084c4:	9a01      	ldr	r2, [sp, #4]
 80084c6:	00a3      	lsls	r3, r4, #2
 80084c8:	18d3      	adds	r3, r2, r3
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	d014      	beq.n	80084fa <quorem+0xfc>
 80084d0:	9b02      	ldr	r3, [sp, #8]
 80084d2:	3301      	adds	r3, #1
 80084d4:	9302      	str	r3, [sp, #8]
 80084d6:	9802      	ldr	r0, [sp, #8]
 80084d8:	b009      	add	sp, #36	@ 0x24
 80084da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084dc:	682b      	ldr	r3, [r5, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d104      	bne.n	80084ec <quorem+0xee>
 80084e2:	3c01      	subs	r4, #1
 80084e4:	9b01      	ldr	r3, [sp, #4]
 80084e6:	3d04      	subs	r5, #4
 80084e8:	42ab      	cmp	r3, r5
 80084ea:	d3f7      	bcc.n	80084dc <quorem+0xde>
 80084ec:	9b03      	ldr	r3, [sp, #12]
 80084ee:	611c      	str	r4, [r3, #16]
 80084f0:	e7cc      	b.n	800848c <quorem+0x8e>
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	2a00      	cmp	r2, #0
 80084f6:	d104      	bne.n	8008502 <quorem+0x104>
 80084f8:	3c01      	subs	r4, #1
 80084fa:	9a01      	ldr	r2, [sp, #4]
 80084fc:	3b04      	subs	r3, #4
 80084fe:	429a      	cmp	r2, r3
 8008500:	d3f7      	bcc.n	80084f2 <quorem+0xf4>
 8008502:	9b03      	ldr	r3, [sp, #12]
 8008504:	611c      	str	r4, [r3, #16]
 8008506:	e7e3      	b.n	80084d0 <quorem+0xd2>

08008508 <_dtoa_r>:
 8008508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800850a:	0014      	movs	r4, r2
 800850c:	001d      	movs	r5, r3
 800850e:	69c6      	ldr	r6, [r0, #28]
 8008510:	b09d      	sub	sp, #116	@ 0x74
 8008512:	940a      	str	r4, [sp, #40]	@ 0x28
 8008514:	950b      	str	r5, [sp, #44]	@ 0x2c
 8008516:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8008518:	9003      	str	r0, [sp, #12]
 800851a:	2e00      	cmp	r6, #0
 800851c:	d10f      	bne.n	800853e <_dtoa_r+0x36>
 800851e:	2010      	movs	r0, #16
 8008520:	f000 fe2c 	bl	800917c <malloc>
 8008524:	9b03      	ldr	r3, [sp, #12]
 8008526:	1e02      	subs	r2, r0, #0
 8008528:	61d8      	str	r0, [r3, #28]
 800852a:	d104      	bne.n	8008536 <_dtoa_r+0x2e>
 800852c:	21ef      	movs	r1, #239	@ 0xef
 800852e:	4bc7      	ldr	r3, [pc, #796]	@ (800884c <_dtoa_r+0x344>)
 8008530:	48c7      	ldr	r0, [pc, #796]	@ (8008850 <_dtoa_r+0x348>)
 8008532:	f001 fcaf 	bl	8009e94 <__assert_func>
 8008536:	6046      	str	r6, [r0, #4]
 8008538:	6086      	str	r6, [r0, #8]
 800853a:	6006      	str	r6, [r0, #0]
 800853c:	60c6      	str	r6, [r0, #12]
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	69db      	ldr	r3, [r3, #28]
 8008542:	6819      	ldr	r1, [r3, #0]
 8008544:	2900      	cmp	r1, #0
 8008546:	d00b      	beq.n	8008560 <_dtoa_r+0x58>
 8008548:	685a      	ldr	r2, [r3, #4]
 800854a:	2301      	movs	r3, #1
 800854c:	4093      	lsls	r3, r2
 800854e:	604a      	str	r2, [r1, #4]
 8008550:	608b      	str	r3, [r1, #8]
 8008552:	9803      	ldr	r0, [sp, #12]
 8008554:	f000 ff12 	bl	800937c <_Bfree>
 8008558:	2200      	movs	r2, #0
 800855a:	9b03      	ldr	r3, [sp, #12]
 800855c:	69db      	ldr	r3, [r3, #28]
 800855e:	601a      	str	r2, [r3, #0]
 8008560:	2d00      	cmp	r5, #0
 8008562:	da1e      	bge.n	80085a2 <_dtoa_r+0x9a>
 8008564:	2301      	movs	r3, #1
 8008566:	603b      	str	r3, [r7, #0]
 8008568:	006b      	lsls	r3, r5, #1
 800856a:	085b      	lsrs	r3, r3, #1
 800856c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800856e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008570:	4bb8      	ldr	r3, [pc, #736]	@ (8008854 <_dtoa_r+0x34c>)
 8008572:	4ab8      	ldr	r2, [pc, #736]	@ (8008854 <_dtoa_r+0x34c>)
 8008574:	403b      	ands	r3, r7
 8008576:	4293      	cmp	r3, r2
 8008578:	d116      	bne.n	80085a8 <_dtoa_r+0xa0>
 800857a:	4bb7      	ldr	r3, [pc, #732]	@ (8008858 <_dtoa_r+0x350>)
 800857c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	033b      	lsls	r3, r7, #12
 8008582:	0b1b      	lsrs	r3, r3, #12
 8008584:	4323      	orrs	r3, r4
 8008586:	d101      	bne.n	800858c <_dtoa_r+0x84>
 8008588:	f000 fd80 	bl	800908c <_dtoa_r+0xb84>
 800858c:	4bb3      	ldr	r3, [pc, #716]	@ (800885c <_dtoa_r+0x354>)
 800858e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008590:	9308      	str	r3, [sp, #32]
 8008592:	2a00      	cmp	r2, #0
 8008594:	d002      	beq.n	800859c <_dtoa_r+0x94>
 8008596:	4bb2      	ldr	r3, [pc, #712]	@ (8008860 <_dtoa_r+0x358>)
 8008598:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800859a:	6013      	str	r3, [r2, #0]
 800859c:	9808      	ldr	r0, [sp, #32]
 800859e:	b01d      	add	sp, #116	@ 0x74
 80085a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085a2:	2300      	movs	r3, #0
 80085a4:	603b      	str	r3, [r7, #0]
 80085a6:	e7e2      	b.n	800856e <_dtoa_r+0x66>
 80085a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085ac:	9212      	str	r2, [sp, #72]	@ 0x48
 80085ae:	9313      	str	r3, [sp, #76]	@ 0x4c
 80085b0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80085b2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80085b4:	2200      	movs	r2, #0
 80085b6:	2300      	movs	r3, #0
 80085b8:	f7f7 ff48 	bl	800044c <__aeabi_dcmpeq>
 80085bc:	1e06      	subs	r6, r0, #0
 80085be:	d00b      	beq.n	80085d8 <_dtoa_r+0xd0>
 80085c0:	2301      	movs	r3, #1
 80085c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80085c4:	6013      	str	r3, [r2, #0]
 80085c6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d002      	beq.n	80085d2 <_dtoa_r+0xca>
 80085cc:	4ba5      	ldr	r3, [pc, #660]	@ (8008864 <_dtoa_r+0x35c>)
 80085ce:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80085d0:	6013      	str	r3, [r2, #0]
 80085d2:	4ba5      	ldr	r3, [pc, #660]	@ (8008868 <_dtoa_r+0x360>)
 80085d4:	9308      	str	r3, [sp, #32]
 80085d6:	e7e1      	b.n	800859c <_dtoa_r+0x94>
 80085d8:	ab1a      	add	r3, sp, #104	@ 0x68
 80085da:	9301      	str	r3, [sp, #4]
 80085dc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80085de:	9300      	str	r3, [sp, #0]
 80085e0:	9803      	ldr	r0, [sp, #12]
 80085e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80085e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80085e6:	f001 f9c1 	bl	800996c <__d2b>
 80085ea:	007a      	lsls	r2, r7, #1
 80085ec:	9005      	str	r0, [sp, #20]
 80085ee:	0d52      	lsrs	r2, r2, #21
 80085f0:	d100      	bne.n	80085f4 <_dtoa_r+0xec>
 80085f2:	e07b      	b.n	80086ec <_dtoa_r+0x1e4>
 80085f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80085f6:	9618      	str	r6, [sp, #96]	@ 0x60
 80085f8:	0319      	lsls	r1, r3, #12
 80085fa:	4b9c      	ldr	r3, [pc, #624]	@ (800886c <_dtoa_r+0x364>)
 80085fc:	0b09      	lsrs	r1, r1, #12
 80085fe:	430b      	orrs	r3, r1
 8008600:	499b      	ldr	r1, [pc, #620]	@ (8008870 <_dtoa_r+0x368>)
 8008602:	1857      	adds	r7, r2, r1
 8008604:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008606:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008608:	0019      	movs	r1, r3
 800860a:	2200      	movs	r2, #0
 800860c:	4b99      	ldr	r3, [pc, #612]	@ (8008874 <_dtoa_r+0x36c>)
 800860e:	f7fa f8fb 	bl	8002808 <__aeabi_dsub>
 8008612:	4a99      	ldr	r2, [pc, #612]	@ (8008878 <_dtoa_r+0x370>)
 8008614:	4b99      	ldr	r3, [pc, #612]	@ (800887c <_dtoa_r+0x374>)
 8008616:	f7f9 fe11 	bl	800223c <__aeabi_dmul>
 800861a:	4a99      	ldr	r2, [pc, #612]	@ (8008880 <_dtoa_r+0x378>)
 800861c:	4b99      	ldr	r3, [pc, #612]	@ (8008884 <_dtoa_r+0x37c>)
 800861e:	f7f8 fe0d 	bl	800123c <__aeabi_dadd>
 8008622:	0004      	movs	r4, r0
 8008624:	0038      	movs	r0, r7
 8008626:	000d      	movs	r5, r1
 8008628:	f7fa fd56 	bl	80030d8 <__aeabi_i2d>
 800862c:	4a96      	ldr	r2, [pc, #600]	@ (8008888 <_dtoa_r+0x380>)
 800862e:	4b97      	ldr	r3, [pc, #604]	@ (800888c <_dtoa_r+0x384>)
 8008630:	f7f9 fe04 	bl	800223c <__aeabi_dmul>
 8008634:	0002      	movs	r2, r0
 8008636:	000b      	movs	r3, r1
 8008638:	0020      	movs	r0, r4
 800863a:	0029      	movs	r1, r5
 800863c:	f7f8 fdfe 	bl	800123c <__aeabi_dadd>
 8008640:	0004      	movs	r4, r0
 8008642:	000d      	movs	r5, r1
 8008644:	f7fa fd0c 	bl	8003060 <__aeabi_d2iz>
 8008648:	2200      	movs	r2, #0
 800864a:	9004      	str	r0, [sp, #16]
 800864c:	2300      	movs	r3, #0
 800864e:	0020      	movs	r0, r4
 8008650:	0029      	movs	r1, r5
 8008652:	f7f7 ff01 	bl	8000458 <__aeabi_dcmplt>
 8008656:	2800      	cmp	r0, #0
 8008658:	d00b      	beq.n	8008672 <_dtoa_r+0x16a>
 800865a:	9804      	ldr	r0, [sp, #16]
 800865c:	f7fa fd3c 	bl	80030d8 <__aeabi_i2d>
 8008660:	002b      	movs	r3, r5
 8008662:	0022      	movs	r2, r4
 8008664:	f7f7 fef2 	bl	800044c <__aeabi_dcmpeq>
 8008668:	4243      	negs	r3, r0
 800866a:	4158      	adcs	r0, r3
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	1a1b      	subs	r3, r3, r0
 8008670:	9304      	str	r3, [sp, #16]
 8008672:	2301      	movs	r3, #1
 8008674:	9315      	str	r3, [sp, #84]	@ 0x54
 8008676:	9b04      	ldr	r3, [sp, #16]
 8008678:	2b16      	cmp	r3, #22
 800867a:	d810      	bhi.n	800869e <_dtoa_r+0x196>
 800867c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800867e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008680:	9a04      	ldr	r2, [sp, #16]
 8008682:	4b83      	ldr	r3, [pc, #524]	@ (8008890 <_dtoa_r+0x388>)
 8008684:	00d2      	lsls	r2, r2, #3
 8008686:	189b      	adds	r3, r3, r2
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	f7f7 fee4 	bl	8000458 <__aeabi_dcmplt>
 8008690:	2800      	cmp	r0, #0
 8008692:	d047      	beq.n	8008724 <_dtoa_r+0x21c>
 8008694:	9b04      	ldr	r3, [sp, #16]
 8008696:	3b01      	subs	r3, #1
 8008698:	9304      	str	r3, [sp, #16]
 800869a:	2300      	movs	r3, #0
 800869c:	9315      	str	r3, [sp, #84]	@ 0x54
 800869e:	2200      	movs	r2, #0
 80086a0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80086a2:	9206      	str	r2, [sp, #24]
 80086a4:	1bdb      	subs	r3, r3, r7
 80086a6:	1e5a      	subs	r2, r3, #1
 80086a8:	d53e      	bpl.n	8008728 <_dtoa_r+0x220>
 80086aa:	2201      	movs	r2, #1
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	9306      	str	r3, [sp, #24]
 80086b0:	2300      	movs	r3, #0
 80086b2:	930d      	str	r3, [sp, #52]	@ 0x34
 80086b4:	9b04      	ldr	r3, [sp, #16]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	db38      	blt.n	800872c <_dtoa_r+0x224>
 80086ba:	9a04      	ldr	r2, [sp, #16]
 80086bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086be:	4694      	mov	ip, r2
 80086c0:	4463      	add	r3, ip
 80086c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80086c4:	2300      	movs	r3, #0
 80086c6:	9214      	str	r2, [sp, #80]	@ 0x50
 80086c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80086ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80086cc:	2401      	movs	r4, #1
 80086ce:	2b09      	cmp	r3, #9
 80086d0:	d862      	bhi.n	8008798 <_dtoa_r+0x290>
 80086d2:	2b05      	cmp	r3, #5
 80086d4:	dd02      	ble.n	80086dc <_dtoa_r+0x1d4>
 80086d6:	2400      	movs	r4, #0
 80086d8:	3b04      	subs	r3, #4
 80086da:	9322      	str	r3, [sp, #136]	@ 0x88
 80086dc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80086de:	1e98      	subs	r0, r3, #2
 80086e0:	2803      	cmp	r0, #3
 80086e2:	d863      	bhi.n	80087ac <_dtoa_r+0x2a4>
 80086e4:	f7f7 fd18 	bl	8000118 <__gnu_thumb1_case_uqi>
 80086e8:	2b385654 	.word	0x2b385654
 80086ec:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80086ee:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80086f0:	18f6      	adds	r6, r6, r3
 80086f2:	4b68      	ldr	r3, [pc, #416]	@ (8008894 <_dtoa_r+0x38c>)
 80086f4:	18f2      	adds	r2, r6, r3
 80086f6:	2a20      	cmp	r2, #32
 80086f8:	dd0f      	ble.n	800871a <_dtoa_r+0x212>
 80086fa:	2340      	movs	r3, #64	@ 0x40
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	409f      	lsls	r7, r3
 8008700:	4b65      	ldr	r3, [pc, #404]	@ (8008898 <_dtoa_r+0x390>)
 8008702:	0038      	movs	r0, r7
 8008704:	18f3      	adds	r3, r6, r3
 8008706:	40dc      	lsrs	r4, r3
 8008708:	4320      	orrs	r0, r4
 800870a:	f7fa fd13 	bl	8003134 <__aeabi_ui2d>
 800870e:	2201      	movs	r2, #1
 8008710:	4b62      	ldr	r3, [pc, #392]	@ (800889c <_dtoa_r+0x394>)
 8008712:	1e77      	subs	r7, r6, #1
 8008714:	18cb      	adds	r3, r1, r3
 8008716:	9218      	str	r2, [sp, #96]	@ 0x60
 8008718:	e776      	b.n	8008608 <_dtoa_r+0x100>
 800871a:	2320      	movs	r3, #32
 800871c:	0020      	movs	r0, r4
 800871e:	1a9b      	subs	r3, r3, r2
 8008720:	4098      	lsls	r0, r3
 8008722:	e7f2      	b.n	800870a <_dtoa_r+0x202>
 8008724:	9015      	str	r0, [sp, #84]	@ 0x54
 8008726:	e7ba      	b.n	800869e <_dtoa_r+0x196>
 8008728:	920d      	str	r2, [sp, #52]	@ 0x34
 800872a:	e7c3      	b.n	80086b4 <_dtoa_r+0x1ac>
 800872c:	9b06      	ldr	r3, [sp, #24]
 800872e:	9a04      	ldr	r2, [sp, #16]
 8008730:	1a9b      	subs	r3, r3, r2
 8008732:	9306      	str	r3, [sp, #24]
 8008734:	4253      	negs	r3, r2
 8008736:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008738:	2300      	movs	r3, #0
 800873a:	9314      	str	r3, [sp, #80]	@ 0x50
 800873c:	e7c5      	b.n	80086ca <_dtoa_r+0x1c2>
 800873e:	2301      	movs	r3, #1
 8008740:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008742:	9310      	str	r3, [sp, #64]	@ 0x40
 8008744:	4694      	mov	ip, r2
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	4463      	add	r3, ip
 800874a:	930e      	str	r3, [sp, #56]	@ 0x38
 800874c:	3301      	adds	r3, #1
 800874e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008750:	2b00      	cmp	r3, #0
 8008752:	dc08      	bgt.n	8008766 <_dtoa_r+0x25e>
 8008754:	2301      	movs	r3, #1
 8008756:	e006      	b.n	8008766 <_dtoa_r+0x25e>
 8008758:	2301      	movs	r3, #1
 800875a:	9310      	str	r3, [sp, #64]	@ 0x40
 800875c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800875e:	2b00      	cmp	r3, #0
 8008760:	dd28      	ble.n	80087b4 <_dtoa_r+0x2ac>
 8008762:	930e      	str	r3, [sp, #56]	@ 0x38
 8008764:	9309      	str	r3, [sp, #36]	@ 0x24
 8008766:	9a03      	ldr	r2, [sp, #12]
 8008768:	2100      	movs	r1, #0
 800876a:	69d0      	ldr	r0, [r2, #28]
 800876c:	2204      	movs	r2, #4
 800876e:	0015      	movs	r5, r2
 8008770:	3514      	adds	r5, #20
 8008772:	429d      	cmp	r5, r3
 8008774:	d923      	bls.n	80087be <_dtoa_r+0x2b6>
 8008776:	6041      	str	r1, [r0, #4]
 8008778:	9803      	ldr	r0, [sp, #12]
 800877a:	f000 fdbb 	bl	80092f4 <_Balloc>
 800877e:	9008      	str	r0, [sp, #32]
 8008780:	2800      	cmp	r0, #0
 8008782:	d11f      	bne.n	80087c4 <_dtoa_r+0x2bc>
 8008784:	21b0      	movs	r1, #176	@ 0xb0
 8008786:	4b46      	ldr	r3, [pc, #280]	@ (80088a0 <_dtoa_r+0x398>)
 8008788:	4831      	ldr	r0, [pc, #196]	@ (8008850 <_dtoa_r+0x348>)
 800878a:	9a08      	ldr	r2, [sp, #32]
 800878c:	31ff      	adds	r1, #255	@ 0xff
 800878e:	e6d0      	b.n	8008532 <_dtoa_r+0x2a>
 8008790:	2300      	movs	r3, #0
 8008792:	e7e2      	b.n	800875a <_dtoa_r+0x252>
 8008794:	2300      	movs	r3, #0
 8008796:	e7d3      	b.n	8008740 <_dtoa_r+0x238>
 8008798:	2300      	movs	r3, #0
 800879a:	9410      	str	r4, [sp, #64]	@ 0x40
 800879c:	9322      	str	r3, [sp, #136]	@ 0x88
 800879e:	3b01      	subs	r3, #1
 80087a0:	2200      	movs	r2, #0
 80087a2:	930e      	str	r3, [sp, #56]	@ 0x38
 80087a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80087a6:	3313      	adds	r3, #19
 80087a8:	9223      	str	r2, [sp, #140]	@ 0x8c
 80087aa:	e7dc      	b.n	8008766 <_dtoa_r+0x25e>
 80087ac:	2301      	movs	r3, #1
 80087ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80087b0:	3b02      	subs	r3, #2
 80087b2:	e7f5      	b.n	80087a0 <_dtoa_r+0x298>
 80087b4:	2301      	movs	r3, #1
 80087b6:	001a      	movs	r2, r3
 80087b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80087ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80087bc:	e7f4      	b.n	80087a8 <_dtoa_r+0x2a0>
 80087be:	3101      	adds	r1, #1
 80087c0:	0052      	lsls	r2, r2, #1
 80087c2:	e7d4      	b.n	800876e <_dtoa_r+0x266>
 80087c4:	9b03      	ldr	r3, [sp, #12]
 80087c6:	9a08      	ldr	r2, [sp, #32]
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	601a      	str	r2, [r3, #0]
 80087cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ce:	2b0e      	cmp	r3, #14
 80087d0:	d900      	bls.n	80087d4 <_dtoa_r+0x2cc>
 80087d2:	e0d6      	b.n	8008982 <_dtoa_r+0x47a>
 80087d4:	2c00      	cmp	r4, #0
 80087d6:	d100      	bne.n	80087da <_dtoa_r+0x2d2>
 80087d8:	e0d3      	b.n	8008982 <_dtoa_r+0x47a>
 80087da:	9b04      	ldr	r3, [sp, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	dd63      	ble.n	80088a8 <_dtoa_r+0x3a0>
 80087e0:	210f      	movs	r1, #15
 80087e2:	9a04      	ldr	r2, [sp, #16]
 80087e4:	4b2a      	ldr	r3, [pc, #168]	@ (8008890 <_dtoa_r+0x388>)
 80087e6:	400a      	ands	r2, r1
 80087e8:	00d2      	lsls	r2, r2, #3
 80087ea:	189b      	adds	r3, r3, r2
 80087ec:	681e      	ldr	r6, [r3, #0]
 80087ee:	685f      	ldr	r7, [r3, #4]
 80087f0:	9b04      	ldr	r3, [sp, #16]
 80087f2:	2402      	movs	r4, #2
 80087f4:	111d      	asrs	r5, r3, #4
 80087f6:	05db      	lsls	r3, r3, #23
 80087f8:	d50a      	bpl.n	8008810 <_dtoa_r+0x308>
 80087fa:	4b2a      	ldr	r3, [pc, #168]	@ (80088a4 <_dtoa_r+0x39c>)
 80087fc:	400d      	ands	r5, r1
 80087fe:	6a1a      	ldr	r2, [r3, #32]
 8008800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008802:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008804:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008806:	f7f9 f8df 	bl	80019c8 <__aeabi_ddiv>
 800880a:	900a      	str	r0, [sp, #40]	@ 0x28
 800880c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800880e:	3401      	adds	r4, #1
 8008810:	4b24      	ldr	r3, [pc, #144]	@ (80088a4 <_dtoa_r+0x39c>)
 8008812:	930c      	str	r3, [sp, #48]	@ 0x30
 8008814:	2d00      	cmp	r5, #0
 8008816:	d108      	bne.n	800882a <_dtoa_r+0x322>
 8008818:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800881a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800881c:	0032      	movs	r2, r6
 800881e:	003b      	movs	r3, r7
 8008820:	f7f9 f8d2 	bl	80019c8 <__aeabi_ddiv>
 8008824:	900a      	str	r0, [sp, #40]	@ 0x28
 8008826:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008828:	e059      	b.n	80088de <_dtoa_r+0x3d6>
 800882a:	2301      	movs	r3, #1
 800882c:	421d      	tst	r5, r3
 800882e:	d009      	beq.n	8008844 <_dtoa_r+0x33c>
 8008830:	18e4      	adds	r4, r4, r3
 8008832:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008834:	0030      	movs	r0, r6
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	0039      	movs	r1, r7
 800883c:	f7f9 fcfe 	bl	800223c <__aeabi_dmul>
 8008840:	0006      	movs	r6, r0
 8008842:	000f      	movs	r7, r1
 8008844:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008846:	106d      	asrs	r5, r5, #1
 8008848:	3308      	adds	r3, #8
 800884a:	e7e2      	b.n	8008812 <_dtoa_r+0x30a>
 800884c:	0800a73e 	.word	0x0800a73e
 8008850:	0800a755 	.word	0x0800a755
 8008854:	7ff00000 	.word	0x7ff00000
 8008858:	0000270f 	.word	0x0000270f
 800885c:	0800a73a 	.word	0x0800a73a
 8008860:	0800a73d 	.word	0x0800a73d
 8008864:	0800a70e 	.word	0x0800a70e
 8008868:	0800a70d 	.word	0x0800a70d
 800886c:	3ff00000 	.word	0x3ff00000
 8008870:	fffffc01 	.word	0xfffffc01
 8008874:	3ff80000 	.word	0x3ff80000
 8008878:	636f4361 	.word	0x636f4361
 800887c:	3fd287a7 	.word	0x3fd287a7
 8008880:	8b60c8b3 	.word	0x8b60c8b3
 8008884:	3fc68a28 	.word	0x3fc68a28
 8008888:	509f79fb 	.word	0x509f79fb
 800888c:	3fd34413 	.word	0x3fd34413
 8008890:	0800a928 	.word	0x0800a928
 8008894:	00000432 	.word	0x00000432
 8008898:	00000412 	.word	0x00000412
 800889c:	fe100000 	.word	0xfe100000
 80088a0:	0800a7ad 	.word	0x0800a7ad
 80088a4:	0800a900 	.word	0x0800a900
 80088a8:	9b04      	ldr	r3, [sp, #16]
 80088aa:	2402      	movs	r4, #2
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d016      	beq.n	80088de <_dtoa_r+0x3d6>
 80088b0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80088b2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80088b4:	220f      	movs	r2, #15
 80088b6:	425d      	negs	r5, r3
 80088b8:	402a      	ands	r2, r5
 80088ba:	4bd5      	ldr	r3, [pc, #852]	@ (8008c10 <_dtoa_r+0x708>)
 80088bc:	00d2      	lsls	r2, r2, #3
 80088be:	189b      	adds	r3, r3, r2
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	f7f9 fcba 	bl	800223c <__aeabi_dmul>
 80088c8:	2701      	movs	r7, #1
 80088ca:	2300      	movs	r3, #0
 80088cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80088ce:	910b      	str	r1, [sp, #44]	@ 0x2c
 80088d0:	4ed0      	ldr	r6, [pc, #832]	@ (8008c14 <_dtoa_r+0x70c>)
 80088d2:	112d      	asrs	r5, r5, #4
 80088d4:	2d00      	cmp	r5, #0
 80088d6:	d000      	beq.n	80088da <_dtoa_r+0x3d2>
 80088d8:	e095      	b.n	8008a06 <_dtoa_r+0x4fe>
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1a2      	bne.n	8008824 <_dtoa_r+0x31c>
 80088de:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80088e0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80088e2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d100      	bne.n	80088ea <_dtoa_r+0x3e2>
 80088e8:	e098      	b.n	8008a1c <_dtoa_r+0x514>
 80088ea:	2200      	movs	r2, #0
 80088ec:	0030      	movs	r0, r6
 80088ee:	0039      	movs	r1, r7
 80088f0:	4bc9      	ldr	r3, [pc, #804]	@ (8008c18 <_dtoa_r+0x710>)
 80088f2:	f7f7 fdb1 	bl	8000458 <__aeabi_dcmplt>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d100      	bne.n	80088fc <_dtoa_r+0x3f4>
 80088fa:	e08f      	b.n	8008a1c <_dtoa_r+0x514>
 80088fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d100      	bne.n	8008904 <_dtoa_r+0x3fc>
 8008902:	e08b      	b.n	8008a1c <_dtoa_r+0x514>
 8008904:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008906:	2b00      	cmp	r3, #0
 8008908:	dd37      	ble.n	800897a <_dtoa_r+0x472>
 800890a:	9b04      	ldr	r3, [sp, #16]
 800890c:	2200      	movs	r2, #0
 800890e:	3b01      	subs	r3, #1
 8008910:	930c      	str	r3, [sp, #48]	@ 0x30
 8008912:	0030      	movs	r0, r6
 8008914:	4bc1      	ldr	r3, [pc, #772]	@ (8008c1c <_dtoa_r+0x714>)
 8008916:	0039      	movs	r1, r7
 8008918:	f7f9 fc90 	bl	800223c <__aeabi_dmul>
 800891c:	900a      	str	r0, [sp, #40]	@ 0x28
 800891e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008920:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008922:	3401      	adds	r4, #1
 8008924:	0020      	movs	r0, r4
 8008926:	9311      	str	r3, [sp, #68]	@ 0x44
 8008928:	f7fa fbd6 	bl	80030d8 <__aeabi_i2d>
 800892c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800892e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008930:	f7f9 fc84 	bl	800223c <__aeabi_dmul>
 8008934:	4bba      	ldr	r3, [pc, #744]	@ (8008c20 <_dtoa_r+0x718>)
 8008936:	2200      	movs	r2, #0
 8008938:	f7f8 fc80 	bl	800123c <__aeabi_dadd>
 800893c:	4bb9      	ldr	r3, [pc, #740]	@ (8008c24 <_dtoa_r+0x71c>)
 800893e:	0006      	movs	r6, r0
 8008940:	18cf      	adds	r7, r1, r3
 8008942:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008944:	2b00      	cmp	r3, #0
 8008946:	d16d      	bne.n	8008a24 <_dtoa_r+0x51c>
 8008948:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800894a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800894c:	2200      	movs	r2, #0
 800894e:	4bb6      	ldr	r3, [pc, #728]	@ (8008c28 <_dtoa_r+0x720>)
 8008950:	f7f9 ff5a 	bl	8002808 <__aeabi_dsub>
 8008954:	0032      	movs	r2, r6
 8008956:	003b      	movs	r3, r7
 8008958:	0004      	movs	r4, r0
 800895a:	000d      	movs	r5, r1
 800895c:	f7f7 fd90 	bl	8000480 <__aeabi_dcmpgt>
 8008960:	2800      	cmp	r0, #0
 8008962:	d000      	beq.n	8008966 <_dtoa_r+0x45e>
 8008964:	e2b6      	b.n	8008ed4 <_dtoa_r+0x9cc>
 8008966:	2180      	movs	r1, #128	@ 0x80
 8008968:	0609      	lsls	r1, r1, #24
 800896a:	187b      	adds	r3, r7, r1
 800896c:	0032      	movs	r2, r6
 800896e:	0020      	movs	r0, r4
 8008970:	0029      	movs	r1, r5
 8008972:	f7f7 fd71 	bl	8000458 <__aeabi_dcmplt>
 8008976:	2800      	cmp	r0, #0
 8008978:	d128      	bne.n	80089cc <_dtoa_r+0x4c4>
 800897a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800897c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800897e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008980:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008982:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008984:	2b00      	cmp	r3, #0
 8008986:	da00      	bge.n	800898a <_dtoa_r+0x482>
 8008988:	e174      	b.n	8008c74 <_dtoa_r+0x76c>
 800898a:	9a04      	ldr	r2, [sp, #16]
 800898c:	2a0e      	cmp	r2, #14
 800898e:	dd00      	ble.n	8008992 <_dtoa_r+0x48a>
 8008990:	e170      	b.n	8008c74 <_dtoa_r+0x76c>
 8008992:	4b9f      	ldr	r3, [pc, #636]	@ (8008c10 <_dtoa_r+0x708>)
 8008994:	00d2      	lsls	r2, r2, #3
 8008996:	189b      	adds	r3, r3, r2
 8008998:	685c      	ldr	r4, [r3, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	9306      	str	r3, [sp, #24]
 800899e:	9407      	str	r4, [sp, #28]
 80089a0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	db00      	blt.n	80089a8 <_dtoa_r+0x4a0>
 80089a6:	e0e7      	b.n	8008b78 <_dtoa_r+0x670>
 80089a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	dd00      	ble.n	80089b0 <_dtoa_r+0x4a8>
 80089ae:	e0e3      	b.n	8008b78 <_dtoa_r+0x670>
 80089b0:	d10c      	bne.n	80089cc <_dtoa_r+0x4c4>
 80089b2:	9806      	ldr	r0, [sp, #24]
 80089b4:	9907      	ldr	r1, [sp, #28]
 80089b6:	2200      	movs	r2, #0
 80089b8:	4b9b      	ldr	r3, [pc, #620]	@ (8008c28 <_dtoa_r+0x720>)
 80089ba:	f7f9 fc3f 	bl	800223c <__aeabi_dmul>
 80089be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80089c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089c2:	f7f7 fd67 	bl	8000494 <__aeabi_dcmpge>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d100      	bne.n	80089cc <_dtoa_r+0x4c4>
 80089ca:	e286      	b.n	8008eda <_dtoa_r+0x9d2>
 80089cc:	2600      	movs	r6, #0
 80089ce:	0037      	movs	r7, r6
 80089d0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80089d2:	9c08      	ldr	r4, [sp, #32]
 80089d4:	43db      	mvns	r3, r3
 80089d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80089d8:	9704      	str	r7, [sp, #16]
 80089da:	2700      	movs	r7, #0
 80089dc:	0031      	movs	r1, r6
 80089de:	9803      	ldr	r0, [sp, #12]
 80089e0:	f000 fccc 	bl	800937c <_Bfree>
 80089e4:	9b04      	ldr	r3, [sp, #16]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d100      	bne.n	80089ec <_dtoa_r+0x4e4>
 80089ea:	e0bb      	b.n	8008b64 <_dtoa_r+0x65c>
 80089ec:	2f00      	cmp	r7, #0
 80089ee:	d005      	beq.n	80089fc <_dtoa_r+0x4f4>
 80089f0:	429f      	cmp	r7, r3
 80089f2:	d003      	beq.n	80089fc <_dtoa_r+0x4f4>
 80089f4:	0039      	movs	r1, r7
 80089f6:	9803      	ldr	r0, [sp, #12]
 80089f8:	f000 fcc0 	bl	800937c <_Bfree>
 80089fc:	9904      	ldr	r1, [sp, #16]
 80089fe:	9803      	ldr	r0, [sp, #12]
 8008a00:	f000 fcbc 	bl	800937c <_Bfree>
 8008a04:	e0ae      	b.n	8008b64 <_dtoa_r+0x65c>
 8008a06:	423d      	tst	r5, r7
 8008a08:	d005      	beq.n	8008a16 <_dtoa_r+0x50e>
 8008a0a:	6832      	ldr	r2, [r6, #0]
 8008a0c:	6873      	ldr	r3, [r6, #4]
 8008a0e:	f7f9 fc15 	bl	800223c <__aeabi_dmul>
 8008a12:	003b      	movs	r3, r7
 8008a14:	3401      	adds	r4, #1
 8008a16:	106d      	asrs	r5, r5, #1
 8008a18:	3608      	adds	r6, #8
 8008a1a:	e75b      	b.n	80088d4 <_dtoa_r+0x3cc>
 8008a1c:	9b04      	ldr	r3, [sp, #16]
 8008a1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a22:	e77f      	b.n	8008924 <_dtoa_r+0x41c>
 8008a24:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a26:	4b7a      	ldr	r3, [pc, #488]	@ (8008c10 <_dtoa_r+0x708>)
 8008a28:	3a01      	subs	r2, #1
 8008a2a:	00d2      	lsls	r2, r2, #3
 8008a2c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008a2e:	189b      	adds	r3, r3, r2
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	2900      	cmp	r1, #0
 8008a36:	d04c      	beq.n	8008ad2 <_dtoa_r+0x5ca>
 8008a38:	2000      	movs	r0, #0
 8008a3a:	497c      	ldr	r1, [pc, #496]	@ (8008c2c <_dtoa_r+0x724>)
 8008a3c:	f7f8 ffc4 	bl	80019c8 <__aeabi_ddiv>
 8008a40:	0032      	movs	r2, r6
 8008a42:	003b      	movs	r3, r7
 8008a44:	f7f9 fee0 	bl	8002808 <__aeabi_dsub>
 8008a48:	9a08      	ldr	r2, [sp, #32]
 8008a4a:	0006      	movs	r6, r0
 8008a4c:	4694      	mov	ip, r2
 8008a4e:	000f      	movs	r7, r1
 8008a50:	9b08      	ldr	r3, [sp, #32]
 8008a52:	9316      	str	r3, [sp, #88]	@ 0x58
 8008a54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a56:	4463      	add	r3, ip
 8008a58:	9311      	str	r3, [sp, #68]	@ 0x44
 8008a5a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a5e:	f7fa faff 	bl	8003060 <__aeabi_d2iz>
 8008a62:	0005      	movs	r5, r0
 8008a64:	f7fa fb38 	bl	80030d8 <__aeabi_i2d>
 8008a68:	0002      	movs	r2, r0
 8008a6a:	000b      	movs	r3, r1
 8008a6c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a6e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a70:	f7f9 feca 	bl	8002808 <__aeabi_dsub>
 8008a74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a76:	3530      	adds	r5, #48	@ 0x30
 8008a78:	1c5c      	adds	r4, r3, #1
 8008a7a:	701d      	strb	r5, [r3, #0]
 8008a7c:	0032      	movs	r2, r6
 8008a7e:	003b      	movs	r3, r7
 8008a80:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a82:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008a84:	f7f7 fce8 	bl	8000458 <__aeabi_dcmplt>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d16b      	bne.n	8008b64 <_dtoa_r+0x65c>
 8008a8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a90:	2000      	movs	r0, #0
 8008a92:	4961      	ldr	r1, [pc, #388]	@ (8008c18 <_dtoa_r+0x710>)
 8008a94:	f7f9 feb8 	bl	8002808 <__aeabi_dsub>
 8008a98:	0032      	movs	r2, r6
 8008a9a:	003b      	movs	r3, r7
 8008a9c:	f7f7 fcdc 	bl	8000458 <__aeabi_dcmplt>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d000      	beq.n	8008aa6 <_dtoa_r+0x59e>
 8008aa4:	e0c6      	b.n	8008c34 <_dtoa_r+0x72c>
 8008aa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008aa8:	42a3      	cmp	r3, r4
 8008aaa:	d100      	bne.n	8008aae <_dtoa_r+0x5a6>
 8008aac:	e765      	b.n	800897a <_dtoa_r+0x472>
 8008aae:	2200      	movs	r2, #0
 8008ab0:	0030      	movs	r0, r6
 8008ab2:	0039      	movs	r1, r7
 8008ab4:	4b59      	ldr	r3, [pc, #356]	@ (8008c1c <_dtoa_r+0x714>)
 8008ab6:	f7f9 fbc1 	bl	800223c <__aeabi_dmul>
 8008aba:	2200      	movs	r2, #0
 8008abc:	0006      	movs	r6, r0
 8008abe:	000f      	movs	r7, r1
 8008ac0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008ac2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008ac4:	4b55      	ldr	r3, [pc, #340]	@ (8008c1c <_dtoa_r+0x714>)
 8008ac6:	f7f9 fbb9 	bl	800223c <__aeabi_dmul>
 8008aca:	9416      	str	r4, [sp, #88]	@ 0x58
 8008acc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ace:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008ad0:	e7c3      	b.n	8008a5a <_dtoa_r+0x552>
 8008ad2:	0030      	movs	r0, r6
 8008ad4:	0039      	movs	r1, r7
 8008ad6:	f7f9 fbb1 	bl	800223c <__aeabi_dmul>
 8008ada:	9d08      	ldr	r5, [sp, #32]
 8008adc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008ade:	002b      	movs	r3, r5
 8008ae0:	4694      	mov	ip, r2
 8008ae2:	9016      	str	r0, [sp, #88]	@ 0x58
 8008ae4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8008ae6:	4463      	add	r3, ip
 8008ae8:	9319      	str	r3, [sp, #100]	@ 0x64
 8008aea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008aec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008aee:	f7fa fab7 	bl	8003060 <__aeabi_d2iz>
 8008af2:	0004      	movs	r4, r0
 8008af4:	f7fa faf0 	bl	80030d8 <__aeabi_i2d>
 8008af8:	000b      	movs	r3, r1
 8008afa:	0002      	movs	r2, r0
 8008afc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008afe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b00:	f7f9 fe82 	bl	8002808 <__aeabi_dsub>
 8008b04:	3430      	adds	r4, #48	@ 0x30
 8008b06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b08:	702c      	strb	r4, [r5, #0]
 8008b0a:	3501      	adds	r5, #1
 8008b0c:	0006      	movs	r6, r0
 8008b0e:	000f      	movs	r7, r1
 8008b10:	42ab      	cmp	r3, r5
 8008b12:	d12a      	bne.n	8008b6a <_dtoa_r+0x662>
 8008b14:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008b16:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8008b18:	9b08      	ldr	r3, [sp, #32]
 8008b1a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8008b1c:	469c      	mov	ip, r3
 8008b1e:	2200      	movs	r2, #0
 8008b20:	4b42      	ldr	r3, [pc, #264]	@ (8008c2c <_dtoa_r+0x724>)
 8008b22:	4464      	add	r4, ip
 8008b24:	f7f8 fb8a 	bl	800123c <__aeabi_dadd>
 8008b28:	0002      	movs	r2, r0
 8008b2a:	000b      	movs	r3, r1
 8008b2c:	0030      	movs	r0, r6
 8008b2e:	0039      	movs	r1, r7
 8008b30:	f7f7 fca6 	bl	8000480 <__aeabi_dcmpgt>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d000      	beq.n	8008b3a <_dtoa_r+0x632>
 8008b38:	e07c      	b.n	8008c34 <_dtoa_r+0x72c>
 8008b3a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008b3c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b3e:	2000      	movs	r0, #0
 8008b40:	493a      	ldr	r1, [pc, #232]	@ (8008c2c <_dtoa_r+0x724>)
 8008b42:	f7f9 fe61 	bl	8002808 <__aeabi_dsub>
 8008b46:	0002      	movs	r2, r0
 8008b48:	000b      	movs	r3, r1
 8008b4a:	0030      	movs	r0, r6
 8008b4c:	0039      	movs	r1, r7
 8008b4e:	f7f7 fc83 	bl	8000458 <__aeabi_dcmplt>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d100      	bne.n	8008b58 <_dtoa_r+0x650>
 8008b56:	e710      	b.n	800897a <_dtoa_r+0x472>
 8008b58:	0023      	movs	r3, r4
 8008b5a:	3c01      	subs	r4, #1
 8008b5c:	7822      	ldrb	r2, [r4, #0]
 8008b5e:	2a30      	cmp	r2, #48	@ 0x30
 8008b60:	d0fa      	beq.n	8008b58 <_dtoa_r+0x650>
 8008b62:	001c      	movs	r4, r3
 8008b64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b66:	9304      	str	r3, [sp, #16]
 8008b68:	e042      	b.n	8008bf0 <_dtoa_r+0x6e8>
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	4b2b      	ldr	r3, [pc, #172]	@ (8008c1c <_dtoa_r+0x714>)
 8008b6e:	f7f9 fb65 	bl	800223c <__aeabi_dmul>
 8008b72:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b74:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b76:	e7b8      	b.n	8008aea <_dtoa_r+0x5e2>
 8008b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7a:	9d08      	ldr	r5, [sp, #32]
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	195b      	adds	r3, r3, r5
 8008b80:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008b82:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008b84:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b86:	9a06      	ldr	r2, [sp, #24]
 8008b88:	9b07      	ldr	r3, [sp, #28]
 8008b8a:	0030      	movs	r0, r6
 8008b8c:	0039      	movs	r1, r7
 8008b8e:	f7f8 ff1b 	bl	80019c8 <__aeabi_ddiv>
 8008b92:	f7fa fa65 	bl	8003060 <__aeabi_d2iz>
 8008b96:	9009      	str	r0, [sp, #36]	@ 0x24
 8008b98:	f7fa fa9e 	bl	80030d8 <__aeabi_i2d>
 8008b9c:	9a06      	ldr	r2, [sp, #24]
 8008b9e:	9b07      	ldr	r3, [sp, #28]
 8008ba0:	f7f9 fb4c 	bl	800223c <__aeabi_dmul>
 8008ba4:	0002      	movs	r2, r0
 8008ba6:	000b      	movs	r3, r1
 8008ba8:	0030      	movs	r0, r6
 8008baa:	0039      	movs	r1, r7
 8008bac:	f7f9 fe2c 	bl	8002808 <__aeabi_dsub>
 8008bb0:	002b      	movs	r3, r5
 8008bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bb4:	3501      	adds	r5, #1
 8008bb6:	3230      	adds	r2, #48	@ 0x30
 8008bb8:	701a      	strb	r2, [r3, #0]
 8008bba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bbc:	002c      	movs	r4, r5
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d14b      	bne.n	8008c5a <_dtoa_r+0x752>
 8008bc2:	0002      	movs	r2, r0
 8008bc4:	000b      	movs	r3, r1
 8008bc6:	f7f8 fb39 	bl	800123c <__aeabi_dadd>
 8008bca:	9a06      	ldr	r2, [sp, #24]
 8008bcc:	9b07      	ldr	r3, [sp, #28]
 8008bce:	0006      	movs	r6, r0
 8008bd0:	000f      	movs	r7, r1
 8008bd2:	f7f7 fc55 	bl	8000480 <__aeabi_dcmpgt>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d12a      	bne.n	8008c30 <_dtoa_r+0x728>
 8008bda:	9a06      	ldr	r2, [sp, #24]
 8008bdc:	9b07      	ldr	r3, [sp, #28]
 8008bde:	0030      	movs	r0, r6
 8008be0:	0039      	movs	r1, r7
 8008be2:	f7f7 fc33 	bl	800044c <__aeabi_dcmpeq>
 8008be6:	2800      	cmp	r0, #0
 8008be8:	d002      	beq.n	8008bf0 <_dtoa_r+0x6e8>
 8008bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bec:	07dd      	lsls	r5, r3, #31
 8008bee:	d41f      	bmi.n	8008c30 <_dtoa_r+0x728>
 8008bf0:	9905      	ldr	r1, [sp, #20]
 8008bf2:	9803      	ldr	r0, [sp, #12]
 8008bf4:	f000 fbc2 	bl	800937c <_Bfree>
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	7023      	strb	r3, [r4, #0]
 8008bfc:	9b04      	ldr	r3, [sp, #16]
 8008bfe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008c00:	3301      	adds	r3, #1
 8008c02:	6013      	str	r3, [r2, #0]
 8008c04:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d100      	bne.n	8008c0c <_dtoa_r+0x704>
 8008c0a:	e4c7      	b.n	800859c <_dtoa_r+0x94>
 8008c0c:	601c      	str	r4, [r3, #0]
 8008c0e:	e4c5      	b.n	800859c <_dtoa_r+0x94>
 8008c10:	0800a928 	.word	0x0800a928
 8008c14:	0800a900 	.word	0x0800a900
 8008c18:	3ff00000 	.word	0x3ff00000
 8008c1c:	40240000 	.word	0x40240000
 8008c20:	401c0000 	.word	0x401c0000
 8008c24:	fcc00000 	.word	0xfcc00000
 8008c28:	40140000 	.word	0x40140000
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	9b04      	ldr	r3, [sp, #16]
 8008c32:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c34:	0023      	movs	r3, r4
 8008c36:	001c      	movs	r4, r3
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	781a      	ldrb	r2, [r3, #0]
 8008c3c:	2a39      	cmp	r2, #57	@ 0x39
 8008c3e:	d108      	bne.n	8008c52 <_dtoa_r+0x74a>
 8008c40:	9a08      	ldr	r2, [sp, #32]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d1f7      	bne.n	8008c36 <_dtoa_r+0x72e>
 8008c46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008c48:	9908      	ldr	r1, [sp, #32]
 8008c4a:	3201      	adds	r2, #1
 8008c4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c4e:	2230      	movs	r2, #48	@ 0x30
 8008c50:	700a      	strb	r2, [r1, #0]
 8008c52:	781a      	ldrb	r2, [r3, #0]
 8008c54:	3201      	adds	r2, #1
 8008c56:	701a      	strb	r2, [r3, #0]
 8008c58:	e784      	b.n	8008b64 <_dtoa_r+0x65c>
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	4bc6      	ldr	r3, [pc, #792]	@ (8008f78 <_dtoa_r+0xa70>)
 8008c5e:	f7f9 faed 	bl	800223c <__aeabi_dmul>
 8008c62:	2200      	movs	r2, #0
 8008c64:	2300      	movs	r3, #0
 8008c66:	0006      	movs	r6, r0
 8008c68:	000f      	movs	r7, r1
 8008c6a:	f7f7 fbef 	bl	800044c <__aeabi_dcmpeq>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	d089      	beq.n	8008b86 <_dtoa_r+0x67e>
 8008c72:	e7bd      	b.n	8008bf0 <_dtoa_r+0x6e8>
 8008c74:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8008c76:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008c78:	9c06      	ldr	r4, [sp, #24]
 8008c7a:	2f00      	cmp	r7, #0
 8008c7c:	d014      	beq.n	8008ca8 <_dtoa_r+0x7a0>
 8008c7e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008c80:	2a01      	cmp	r2, #1
 8008c82:	dd00      	ble.n	8008c86 <_dtoa_r+0x77e>
 8008c84:	e0e4      	b.n	8008e50 <_dtoa_r+0x948>
 8008c86:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	d100      	bne.n	8008c8e <_dtoa_r+0x786>
 8008c8c:	e0da      	b.n	8008e44 <_dtoa_r+0x93c>
 8008c8e:	4abb      	ldr	r2, [pc, #748]	@ (8008f7c <_dtoa_r+0xa74>)
 8008c90:	189b      	adds	r3, r3, r2
 8008c92:	9a06      	ldr	r2, [sp, #24]
 8008c94:	2101      	movs	r1, #1
 8008c96:	18d2      	adds	r2, r2, r3
 8008c98:	9206      	str	r2, [sp, #24]
 8008c9a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c9c:	9803      	ldr	r0, [sp, #12]
 8008c9e:	18d3      	adds	r3, r2, r3
 8008ca0:	930d      	str	r3, [sp, #52]	@ 0x34
 8008ca2:	f000 fc23 	bl	80094ec <__i2b>
 8008ca6:	0007      	movs	r7, r0
 8008ca8:	2c00      	cmp	r4, #0
 8008caa:	d00e      	beq.n	8008cca <_dtoa_r+0x7c2>
 8008cac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	dd0b      	ble.n	8008cca <_dtoa_r+0x7c2>
 8008cb2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008cb4:	0023      	movs	r3, r4
 8008cb6:	4294      	cmp	r4, r2
 8008cb8:	dd00      	ble.n	8008cbc <_dtoa_r+0x7b4>
 8008cba:	0013      	movs	r3, r2
 8008cbc:	9a06      	ldr	r2, [sp, #24]
 8008cbe:	1ae4      	subs	r4, r4, r3
 8008cc0:	1ad2      	subs	r2, r2, r3
 8008cc2:	9206      	str	r2, [sp, #24]
 8008cc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	930d      	str	r3, [sp, #52]	@ 0x34
 8008cca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d021      	beq.n	8008d14 <_dtoa_r+0x80c>
 8008cd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d100      	bne.n	8008cd8 <_dtoa_r+0x7d0>
 8008cd6:	e0d3      	b.n	8008e80 <_dtoa_r+0x978>
 8008cd8:	9e05      	ldr	r6, [sp, #20]
 8008cda:	2d00      	cmp	r5, #0
 8008cdc:	d014      	beq.n	8008d08 <_dtoa_r+0x800>
 8008cde:	0039      	movs	r1, r7
 8008ce0:	002a      	movs	r2, r5
 8008ce2:	9803      	ldr	r0, [sp, #12]
 8008ce4:	f000 fcc4 	bl	8009670 <__pow5mult>
 8008ce8:	9a05      	ldr	r2, [sp, #20]
 8008cea:	0001      	movs	r1, r0
 8008cec:	0007      	movs	r7, r0
 8008cee:	9803      	ldr	r0, [sp, #12]
 8008cf0:	f000 fc14 	bl	800951c <__multiply>
 8008cf4:	0006      	movs	r6, r0
 8008cf6:	9905      	ldr	r1, [sp, #20]
 8008cf8:	9803      	ldr	r0, [sp, #12]
 8008cfa:	f000 fb3f 	bl	800937c <_Bfree>
 8008cfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d00:	9605      	str	r6, [sp, #20]
 8008d02:	1b5b      	subs	r3, r3, r5
 8008d04:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d06:	d005      	beq.n	8008d14 <_dtoa_r+0x80c>
 8008d08:	0031      	movs	r1, r6
 8008d0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008d0c:	9803      	ldr	r0, [sp, #12]
 8008d0e:	f000 fcaf 	bl	8009670 <__pow5mult>
 8008d12:	9005      	str	r0, [sp, #20]
 8008d14:	2101      	movs	r1, #1
 8008d16:	9803      	ldr	r0, [sp, #12]
 8008d18:	f000 fbe8 	bl	80094ec <__i2b>
 8008d1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d1e:	0006      	movs	r6, r0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d100      	bne.n	8008d26 <_dtoa_r+0x81e>
 8008d24:	e1bc      	b.n	80090a0 <_dtoa_r+0xb98>
 8008d26:	001a      	movs	r2, r3
 8008d28:	0001      	movs	r1, r0
 8008d2a:	9803      	ldr	r0, [sp, #12]
 8008d2c:	f000 fca0 	bl	8009670 <__pow5mult>
 8008d30:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008d32:	0006      	movs	r6, r0
 8008d34:	2500      	movs	r5, #0
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	dc16      	bgt.n	8008d68 <_dtoa_r+0x860>
 8008d3a:	2500      	movs	r5, #0
 8008d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d3e:	42ab      	cmp	r3, r5
 8008d40:	d10e      	bne.n	8008d60 <_dtoa_r+0x858>
 8008d42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d44:	031b      	lsls	r3, r3, #12
 8008d46:	42ab      	cmp	r3, r5
 8008d48:	d10a      	bne.n	8008d60 <_dtoa_r+0x858>
 8008d4a:	4b8d      	ldr	r3, [pc, #564]	@ (8008f80 <_dtoa_r+0xa78>)
 8008d4c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008d4e:	4213      	tst	r3, r2
 8008d50:	d006      	beq.n	8008d60 <_dtoa_r+0x858>
 8008d52:	9b06      	ldr	r3, [sp, #24]
 8008d54:	3501      	adds	r5, #1
 8008d56:	3301      	adds	r3, #1
 8008d58:	9306      	str	r3, [sp, #24]
 8008d5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d62:	2001      	movs	r0, #1
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d008      	beq.n	8008d7a <_dtoa_r+0x872>
 8008d68:	6933      	ldr	r3, [r6, #16]
 8008d6a:	3303      	adds	r3, #3
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	18f3      	adds	r3, r6, r3
 8008d70:	6858      	ldr	r0, [r3, #4]
 8008d72:	f000 fb6b 	bl	800944c <__hi0bits>
 8008d76:	2320      	movs	r3, #32
 8008d78:	1a18      	subs	r0, r3, r0
 8008d7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d7c:	1818      	adds	r0, r3, r0
 8008d7e:	0002      	movs	r2, r0
 8008d80:	231f      	movs	r3, #31
 8008d82:	401a      	ands	r2, r3
 8008d84:	4218      	tst	r0, r3
 8008d86:	d100      	bne.n	8008d8a <_dtoa_r+0x882>
 8008d88:	e081      	b.n	8008e8e <_dtoa_r+0x986>
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	dd79      	ble.n	8008e86 <_dtoa_r+0x97e>
 8008d92:	231c      	movs	r3, #28
 8008d94:	1a9b      	subs	r3, r3, r2
 8008d96:	9a06      	ldr	r2, [sp, #24]
 8008d98:	18e4      	adds	r4, r4, r3
 8008d9a:	18d2      	adds	r2, r2, r3
 8008d9c:	9206      	str	r2, [sp, #24]
 8008d9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008da0:	18d3      	adds	r3, r2, r3
 8008da2:	930d      	str	r3, [sp, #52]	@ 0x34
 8008da4:	9b06      	ldr	r3, [sp, #24]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	dd05      	ble.n	8008db6 <_dtoa_r+0x8ae>
 8008daa:	001a      	movs	r2, r3
 8008dac:	9905      	ldr	r1, [sp, #20]
 8008dae:	9803      	ldr	r0, [sp, #12]
 8008db0:	f000 fcba 	bl	8009728 <__lshift>
 8008db4:	9005      	str	r0, [sp, #20]
 8008db6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	dd05      	ble.n	8008dc8 <_dtoa_r+0x8c0>
 8008dbc:	0031      	movs	r1, r6
 8008dbe:	001a      	movs	r2, r3
 8008dc0:	9803      	ldr	r0, [sp, #12]
 8008dc2:	f000 fcb1 	bl	8009728 <__lshift>
 8008dc6:	0006      	movs	r6, r0
 8008dc8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d061      	beq.n	8008e92 <_dtoa_r+0x98a>
 8008dce:	0031      	movs	r1, r6
 8008dd0:	9805      	ldr	r0, [sp, #20]
 8008dd2:	f000 fd15 	bl	8009800 <__mcmp>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	da5b      	bge.n	8008e92 <_dtoa_r+0x98a>
 8008dda:	9b04      	ldr	r3, [sp, #16]
 8008ddc:	220a      	movs	r2, #10
 8008dde:	3b01      	subs	r3, #1
 8008de0:	930c      	str	r3, [sp, #48]	@ 0x30
 8008de2:	9905      	ldr	r1, [sp, #20]
 8008de4:	2300      	movs	r3, #0
 8008de6:	9803      	ldr	r0, [sp, #12]
 8008de8:	f000 faec 	bl	80093c4 <__multadd>
 8008dec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008dee:	9005      	str	r0, [sp, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d100      	bne.n	8008df6 <_dtoa_r+0x8ee>
 8008df4:	e15b      	b.n	80090ae <_dtoa_r+0xba6>
 8008df6:	2300      	movs	r3, #0
 8008df8:	0039      	movs	r1, r7
 8008dfa:	220a      	movs	r2, #10
 8008dfc:	9803      	ldr	r0, [sp, #12]
 8008dfe:	f000 fae1 	bl	80093c4 <__multadd>
 8008e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e04:	0007      	movs	r7, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dc4d      	bgt.n	8008ea6 <_dtoa_r+0x99e>
 8008e0a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	dd46      	ble.n	8008e9e <_dtoa_r+0x996>
 8008e10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d000      	beq.n	8008e18 <_dtoa_r+0x910>
 8008e16:	e5db      	b.n	80089d0 <_dtoa_r+0x4c8>
 8008e18:	0031      	movs	r1, r6
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	9803      	ldr	r0, [sp, #12]
 8008e1e:	f000 fad1 	bl	80093c4 <__multadd>
 8008e22:	0006      	movs	r6, r0
 8008e24:	0001      	movs	r1, r0
 8008e26:	9805      	ldr	r0, [sp, #20]
 8008e28:	f000 fcea 	bl	8009800 <__mcmp>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	dc00      	bgt.n	8008e32 <_dtoa_r+0x92a>
 8008e30:	e5ce      	b.n	80089d0 <_dtoa_r+0x4c8>
 8008e32:	9b08      	ldr	r3, [sp, #32]
 8008e34:	9a08      	ldr	r2, [sp, #32]
 8008e36:	1c5c      	adds	r4, r3, #1
 8008e38:	2331      	movs	r3, #49	@ 0x31
 8008e3a:	7013      	strb	r3, [r2, #0]
 8008e3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e3e:	3301      	adds	r3, #1
 8008e40:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e42:	e5c9      	b.n	80089d8 <_dtoa_r+0x4d0>
 8008e44:	2336      	movs	r3, #54	@ 0x36
 8008e46:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e48:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	9c06      	ldr	r4, [sp, #24]
 8008e4e:	e720      	b.n	8008c92 <_dtoa_r+0x78a>
 8008e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e52:	1e5d      	subs	r5, r3, #1
 8008e54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e56:	42ab      	cmp	r3, r5
 8008e58:	db08      	blt.n	8008e6c <_dtoa_r+0x964>
 8008e5a:	1b5d      	subs	r5, r3, r5
 8008e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	daf4      	bge.n	8008e4c <_dtoa_r+0x944>
 8008e62:	9b06      	ldr	r3, [sp, #24]
 8008e64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e66:	1a9c      	subs	r4, r3, r2
 8008e68:	2300      	movs	r3, #0
 8008e6a:	e712      	b.n	8008c92 <_dtoa_r+0x78a>
 8008e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e6e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008e70:	1aeb      	subs	r3, r5, r3
 8008e72:	18d3      	adds	r3, r2, r3
 8008e74:	9314      	str	r3, [sp, #80]	@ 0x50
 8008e76:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008e78:	9c06      	ldr	r4, [sp, #24]
 8008e7a:	2500      	movs	r5, #0
 8008e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e7e:	e708      	b.n	8008c92 <_dtoa_r+0x78a>
 8008e80:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008e82:	9905      	ldr	r1, [sp, #20]
 8008e84:	e742      	b.n	8008d0c <_dtoa_r+0x804>
 8008e86:	2b04      	cmp	r3, #4
 8008e88:	d08c      	beq.n	8008da4 <_dtoa_r+0x89c>
 8008e8a:	331c      	adds	r3, #28
 8008e8c:	e783      	b.n	8008d96 <_dtoa_r+0x88e>
 8008e8e:	0013      	movs	r3, r2
 8008e90:	e7fb      	b.n	8008e8a <_dtoa_r+0x982>
 8008e92:	9b04      	ldr	r3, [sp, #16]
 8008e94:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e98:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	ddb5      	ble.n	8008e0a <_dtoa_r+0x902>
 8008e9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d100      	bne.n	8008ea6 <_dtoa_r+0x99e>
 8008ea4:	e107      	b.n	80090b6 <_dtoa_r+0xbae>
 8008ea6:	2c00      	cmp	r4, #0
 8008ea8:	dd05      	ble.n	8008eb6 <_dtoa_r+0x9ae>
 8008eaa:	0039      	movs	r1, r7
 8008eac:	0022      	movs	r2, r4
 8008eae:	9803      	ldr	r0, [sp, #12]
 8008eb0:	f000 fc3a 	bl	8009728 <__lshift>
 8008eb4:	0007      	movs	r7, r0
 8008eb6:	9704      	str	r7, [sp, #16]
 8008eb8:	2d00      	cmp	r5, #0
 8008eba:	d020      	beq.n	8008efe <_dtoa_r+0x9f6>
 8008ebc:	6879      	ldr	r1, [r7, #4]
 8008ebe:	9803      	ldr	r0, [sp, #12]
 8008ec0:	f000 fa18 	bl	80092f4 <_Balloc>
 8008ec4:	1e04      	subs	r4, r0, #0
 8008ec6:	d10c      	bne.n	8008ee2 <_dtoa_r+0x9da>
 8008ec8:	0022      	movs	r2, r4
 8008eca:	4b2e      	ldr	r3, [pc, #184]	@ (8008f84 <_dtoa_r+0xa7c>)
 8008ecc:	482e      	ldr	r0, [pc, #184]	@ (8008f88 <_dtoa_r+0xa80>)
 8008ece:	492f      	ldr	r1, [pc, #188]	@ (8008f8c <_dtoa_r+0xa84>)
 8008ed0:	f7ff fb2f 	bl	8008532 <_dtoa_r+0x2a>
 8008ed4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008ed6:	0037      	movs	r7, r6
 8008ed8:	e7ab      	b.n	8008e32 <_dtoa_r+0x92a>
 8008eda:	9b04      	ldr	r3, [sp, #16]
 8008edc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008ede:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ee0:	e7f9      	b.n	8008ed6 <_dtoa_r+0x9ce>
 8008ee2:	0039      	movs	r1, r7
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	310c      	adds	r1, #12
 8008ee8:	3202      	adds	r2, #2
 8008eea:	0092      	lsls	r2, r2, #2
 8008eec:	300c      	adds	r0, #12
 8008eee:	f7ff fa7d 	bl	80083ec <memcpy>
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	0021      	movs	r1, r4
 8008ef6:	9803      	ldr	r0, [sp, #12]
 8008ef8:	f000 fc16 	bl	8009728 <__lshift>
 8008efc:	9004      	str	r0, [sp, #16]
 8008efe:	9b08      	ldr	r3, [sp, #32]
 8008f00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f02:	9306      	str	r3, [sp, #24]
 8008f04:	3b01      	subs	r3, #1
 8008f06:	189b      	adds	r3, r3, r2
 8008f08:	2201      	movs	r2, #1
 8008f0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f0e:	4013      	ands	r3, r2
 8008f10:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f12:	0031      	movs	r1, r6
 8008f14:	9805      	ldr	r0, [sp, #20]
 8008f16:	f7ff fa72 	bl	80083fe <quorem>
 8008f1a:	0039      	movs	r1, r7
 8008f1c:	0005      	movs	r5, r0
 8008f1e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008f20:	9805      	ldr	r0, [sp, #20]
 8008f22:	f000 fc6d 	bl	8009800 <__mcmp>
 8008f26:	9a04      	ldr	r2, [sp, #16]
 8008f28:	900d      	str	r0, [sp, #52]	@ 0x34
 8008f2a:	0031      	movs	r1, r6
 8008f2c:	9803      	ldr	r0, [sp, #12]
 8008f2e:	f000 fc83 	bl	8009838 <__mdiff>
 8008f32:	2201      	movs	r2, #1
 8008f34:	68c3      	ldr	r3, [r0, #12]
 8008f36:	0004      	movs	r4, r0
 8008f38:	3530      	adds	r5, #48	@ 0x30
 8008f3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d104      	bne.n	8008f4a <_dtoa_r+0xa42>
 8008f40:	0001      	movs	r1, r0
 8008f42:	9805      	ldr	r0, [sp, #20]
 8008f44:	f000 fc5c 	bl	8009800 <__mcmp>
 8008f48:	9009      	str	r0, [sp, #36]	@ 0x24
 8008f4a:	0021      	movs	r1, r4
 8008f4c:	9803      	ldr	r0, [sp, #12]
 8008f4e:	f000 fa15 	bl	800937c <_Bfree>
 8008f52:	9b06      	ldr	r3, [sp, #24]
 8008f54:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f56:	1c5c      	adds	r4, r3, #1
 8008f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	d116      	bne.n	8008f90 <_dtoa_r+0xa88>
 8008f62:	2d39      	cmp	r5, #57	@ 0x39
 8008f64:	d02f      	beq.n	8008fc6 <_dtoa_r+0xabe>
 8008f66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	dd01      	ble.n	8008f70 <_dtoa_r+0xa68>
 8008f6c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008f6e:	3531      	adds	r5, #49	@ 0x31
 8008f70:	9b06      	ldr	r3, [sp, #24]
 8008f72:	701d      	strb	r5, [r3, #0]
 8008f74:	e532      	b.n	80089dc <_dtoa_r+0x4d4>
 8008f76:	46c0      	nop			@ (mov r8, r8)
 8008f78:	40240000 	.word	0x40240000
 8008f7c:	00000433 	.word	0x00000433
 8008f80:	7ff00000 	.word	0x7ff00000
 8008f84:	0800a7ad 	.word	0x0800a7ad
 8008f88:	0800a755 	.word	0x0800a755
 8008f8c:	000002ef 	.word	0x000002ef
 8008f90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	db04      	blt.n	8008fa0 <_dtoa_r+0xa98>
 8008f96:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	d11e      	bne.n	8008fde <_dtoa_r+0xad6>
 8008fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	dde4      	ble.n	8008f70 <_dtoa_r+0xa68>
 8008fa6:	9905      	ldr	r1, [sp, #20]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	9803      	ldr	r0, [sp, #12]
 8008fac:	f000 fbbc 	bl	8009728 <__lshift>
 8008fb0:	0031      	movs	r1, r6
 8008fb2:	9005      	str	r0, [sp, #20]
 8008fb4:	f000 fc24 	bl	8009800 <__mcmp>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	dc02      	bgt.n	8008fc2 <_dtoa_r+0xaba>
 8008fbc:	d1d8      	bne.n	8008f70 <_dtoa_r+0xa68>
 8008fbe:	07eb      	lsls	r3, r5, #31
 8008fc0:	d5d6      	bpl.n	8008f70 <_dtoa_r+0xa68>
 8008fc2:	2d39      	cmp	r5, #57	@ 0x39
 8008fc4:	d1d2      	bne.n	8008f6c <_dtoa_r+0xa64>
 8008fc6:	2339      	movs	r3, #57	@ 0x39
 8008fc8:	9a06      	ldr	r2, [sp, #24]
 8008fca:	7013      	strb	r3, [r2, #0]
 8008fcc:	0023      	movs	r3, r4
 8008fce:	001c      	movs	r4, r3
 8008fd0:	3b01      	subs	r3, #1
 8008fd2:	781a      	ldrb	r2, [r3, #0]
 8008fd4:	2a39      	cmp	r2, #57	@ 0x39
 8008fd6:	d050      	beq.n	800907a <_dtoa_r+0xb72>
 8008fd8:	3201      	adds	r2, #1
 8008fda:	701a      	strb	r2, [r3, #0]
 8008fdc:	e4fe      	b.n	80089dc <_dtoa_r+0x4d4>
 8008fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	dd03      	ble.n	8008fec <_dtoa_r+0xae4>
 8008fe4:	2d39      	cmp	r5, #57	@ 0x39
 8008fe6:	d0ee      	beq.n	8008fc6 <_dtoa_r+0xabe>
 8008fe8:	3501      	adds	r5, #1
 8008fea:	e7c1      	b.n	8008f70 <_dtoa_r+0xa68>
 8008fec:	9b06      	ldr	r3, [sp, #24]
 8008fee:	9a06      	ldr	r2, [sp, #24]
 8008ff0:	701d      	strb	r5, [r3, #0]
 8008ff2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d02b      	beq.n	8009050 <_dtoa_r+0xb48>
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	220a      	movs	r2, #10
 8008ffc:	9905      	ldr	r1, [sp, #20]
 8008ffe:	9803      	ldr	r0, [sp, #12]
 8009000:	f000 f9e0 	bl	80093c4 <__multadd>
 8009004:	9b04      	ldr	r3, [sp, #16]
 8009006:	9005      	str	r0, [sp, #20]
 8009008:	429f      	cmp	r7, r3
 800900a:	d109      	bne.n	8009020 <_dtoa_r+0xb18>
 800900c:	0039      	movs	r1, r7
 800900e:	2300      	movs	r3, #0
 8009010:	220a      	movs	r2, #10
 8009012:	9803      	ldr	r0, [sp, #12]
 8009014:	f000 f9d6 	bl	80093c4 <__multadd>
 8009018:	0007      	movs	r7, r0
 800901a:	9004      	str	r0, [sp, #16]
 800901c:	9406      	str	r4, [sp, #24]
 800901e:	e778      	b.n	8008f12 <_dtoa_r+0xa0a>
 8009020:	0039      	movs	r1, r7
 8009022:	2300      	movs	r3, #0
 8009024:	220a      	movs	r2, #10
 8009026:	9803      	ldr	r0, [sp, #12]
 8009028:	f000 f9cc 	bl	80093c4 <__multadd>
 800902c:	2300      	movs	r3, #0
 800902e:	0007      	movs	r7, r0
 8009030:	220a      	movs	r2, #10
 8009032:	9904      	ldr	r1, [sp, #16]
 8009034:	9803      	ldr	r0, [sp, #12]
 8009036:	f000 f9c5 	bl	80093c4 <__multadd>
 800903a:	9004      	str	r0, [sp, #16]
 800903c:	e7ee      	b.n	800901c <_dtoa_r+0xb14>
 800903e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009040:	2401      	movs	r4, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	dd00      	ble.n	8009048 <_dtoa_r+0xb40>
 8009046:	001c      	movs	r4, r3
 8009048:	9704      	str	r7, [sp, #16]
 800904a:	2700      	movs	r7, #0
 800904c:	9b08      	ldr	r3, [sp, #32]
 800904e:	191c      	adds	r4, r3, r4
 8009050:	9905      	ldr	r1, [sp, #20]
 8009052:	2201      	movs	r2, #1
 8009054:	9803      	ldr	r0, [sp, #12]
 8009056:	f000 fb67 	bl	8009728 <__lshift>
 800905a:	0031      	movs	r1, r6
 800905c:	9005      	str	r0, [sp, #20]
 800905e:	f000 fbcf 	bl	8009800 <__mcmp>
 8009062:	2800      	cmp	r0, #0
 8009064:	dcb2      	bgt.n	8008fcc <_dtoa_r+0xac4>
 8009066:	d101      	bne.n	800906c <_dtoa_r+0xb64>
 8009068:	07ed      	lsls	r5, r5, #31
 800906a:	d4af      	bmi.n	8008fcc <_dtoa_r+0xac4>
 800906c:	0023      	movs	r3, r4
 800906e:	001c      	movs	r4, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	781a      	ldrb	r2, [r3, #0]
 8009074:	2a30      	cmp	r2, #48	@ 0x30
 8009076:	d0fa      	beq.n	800906e <_dtoa_r+0xb66>
 8009078:	e4b0      	b.n	80089dc <_dtoa_r+0x4d4>
 800907a:	9a08      	ldr	r2, [sp, #32]
 800907c:	429a      	cmp	r2, r3
 800907e:	d1a6      	bne.n	8008fce <_dtoa_r+0xac6>
 8009080:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009082:	3301      	adds	r3, #1
 8009084:	930c      	str	r3, [sp, #48]	@ 0x30
 8009086:	2331      	movs	r3, #49	@ 0x31
 8009088:	7013      	strb	r3, [r2, #0]
 800908a:	e4a7      	b.n	80089dc <_dtoa_r+0x4d4>
 800908c:	4b14      	ldr	r3, [pc, #80]	@ (80090e0 <_dtoa_r+0xbd8>)
 800908e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009090:	9308      	str	r3, [sp, #32]
 8009092:	4b14      	ldr	r3, [pc, #80]	@ (80090e4 <_dtoa_r+0xbdc>)
 8009094:	2a00      	cmp	r2, #0
 8009096:	d001      	beq.n	800909c <_dtoa_r+0xb94>
 8009098:	f7ff fa7e 	bl	8008598 <_dtoa_r+0x90>
 800909c:	f7ff fa7e 	bl	800859c <_dtoa_r+0x94>
 80090a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	dc00      	bgt.n	80090a8 <_dtoa_r+0xba0>
 80090a6:	e648      	b.n	8008d3a <_dtoa_r+0x832>
 80090a8:	2001      	movs	r0, #1
 80090aa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80090ac:	e665      	b.n	8008d7a <_dtoa_r+0x872>
 80090ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	dc00      	bgt.n	80090b6 <_dtoa_r+0xbae>
 80090b4:	e6a9      	b.n	8008e0a <_dtoa_r+0x902>
 80090b6:	2400      	movs	r4, #0
 80090b8:	0031      	movs	r1, r6
 80090ba:	9805      	ldr	r0, [sp, #20]
 80090bc:	f7ff f99f 	bl	80083fe <quorem>
 80090c0:	9b08      	ldr	r3, [sp, #32]
 80090c2:	3030      	adds	r0, #48	@ 0x30
 80090c4:	5518      	strb	r0, [r3, r4]
 80090c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090c8:	3401      	adds	r4, #1
 80090ca:	0005      	movs	r5, r0
 80090cc:	42a3      	cmp	r3, r4
 80090ce:	ddb6      	ble.n	800903e <_dtoa_r+0xb36>
 80090d0:	2300      	movs	r3, #0
 80090d2:	220a      	movs	r2, #10
 80090d4:	9905      	ldr	r1, [sp, #20]
 80090d6:	9803      	ldr	r0, [sp, #12]
 80090d8:	f000 f974 	bl	80093c4 <__multadd>
 80090dc:	9005      	str	r0, [sp, #20]
 80090de:	e7eb      	b.n	80090b8 <_dtoa_r+0xbb0>
 80090e0:	0800a731 	.word	0x0800a731
 80090e4:	0800a739 	.word	0x0800a739

080090e8 <_free_r>:
 80090e8:	b570      	push	{r4, r5, r6, lr}
 80090ea:	0005      	movs	r5, r0
 80090ec:	1e0c      	subs	r4, r1, #0
 80090ee:	d010      	beq.n	8009112 <_free_r+0x2a>
 80090f0:	3c04      	subs	r4, #4
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	da00      	bge.n	80090fa <_free_r+0x12>
 80090f8:	18e4      	adds	r4, r4, r3
 80090fa:	0028      	movs	r0, r5
 80090fc:	f000 f8ea 	bl	80092d4 <__malloc_lock>
 8009100:	4a1d      	ldr	r2, [pc, #116]	@ (8009178 <_free_r+0x90>)
 8009102:	6813      	ldr	r3, [r2, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d105      	bne.n	8009114 <_free_r+0x2c>
 8009108:	6063      	str	r3, [r4, #4]
 800910a:	6014      	str	r4, [r2, #0]
 800910c:	0028      	movs	r0, r5
 800910e:	f000 f8e9 	bl	80092e4 <__malloc_unlock>
 8009112:	bd70      	pop	{r4, r5, r6, pc}
 8009114:	42a3      	cmp	r3, r4
 8009116:	d908      	bls.n	800912a <_free_r+0x42>
 8009118:	6820      	ldr	r0, [r4, #0]
 800911a:	1821      	adds	r1, r4, r0
 800911c:	428b      	cmp	r3, r1
 800911e:	d1f3      	bne.n	8009108 <_free_r+0x20>
 8009120:	6819      	ldr	r1, [r3, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	1809      	adds	r1, r1, r0
 8009126:	6021      	str	r1, [r4, #0]
 8009128:	e7ee      	b.n	8009108 <_free_r+0x20>
 800912a:	001a      	movs	r2, r3
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d001      	beq.n	8009136 <_free_r+0x4e>
 8009132:	42a3      	cmp	r3, r4
 8009134:	d9f9      	bls.n	800912a <_free_r+0x42>
 8009136:	6811      	ldr	r1, [r2, #0]
 8009138:	1850      	adds	r0, r2, r1
 800913a:	42a0      	cmp	r0, r4
 800913c:	d10b      	bne.n	8009156 <_free_r+0x6e>
 800913e:	6820      	ldr	r0, [r4, #0]
 8009140:	1809      	adds	r1, r1, r0
 8009142:	1850      	adds	r0, r2, r1
 8009144:	6011      	str	r1, [r2, #0]
 8009146:	4283      	cmp	r3, r0
 8009148:	d1e0      	bne.n	800910c <_free_r+0x24>
 800914a:	6818      	ldr	r0, [r3, #0]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	1841      	adds	r1, r0, r1
 8009150:	6011      	str	r1, [r2, #0]
 8009152:	6053      	str	r3, [r2, #4]
 8009154:	e7da      	b.n	800910c <_free_r+0x24>
 8009156:	42a0      	cmp	r0, r4
 8009158:	d902      	bls.n	8009160 <_free_r+0x78>
 800915a:	230c      	movs	r3, #12
 800915c:	602b      	str	r3, [r5, #0]
 800915e:	e7d5      	b.n	800910c <_free_r+0x24>
 8009160:	6820      	ldr	r0, [r4, #0]
 8009162:	1821      	adds	r1, r4, r0
 8009164:	428b      	cmp	r3, r1
 8009166:	d103      	bne.n	8009170 <_free_r+0x88>
 8009168:	6819      	ldr	r1, [r3, #0]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	1809      	adds	r1, r1, r0
 800916e:	6021      	str	r1, [r4, #0]
 8009170:	6063      	str	r3, [r4, #4]
 8009172:	6054      	str	r4, [r2, #4]
 8009174:	e7ca      	b.n	800910c <_free_r+0x24>
 8009176:	46c0      	nop			@ (mov r8, r8)
 8009178:	20001cc8 	.word	0x20001cc8

0800917c <malloc>:
 800917c:	b510      	push	{r4, lr}
 800917e:	4b03      	ldr	r3, [pc, #12]	@ (800918c <malloc+0x10>)
 8009180:	0001      	movs	r1, r0
 8009182:	6818      	ldr	r0, [r3, #0]
 8009184:	f000 f826 	bl	80091d4 <_malloc_r>
 8009188:	bd10      	pop	{r4, pc}
 800918a:	46c0      	nop			@ (mov r8, r8)
 800918c:	2000001c 	.word	0x2000001c

08009190 <sbrk_aligned>:
 8009190:	b570      	push	{r4, r5, r6, lr}
 8009192:	4e0f      	ldr	r6, [pc, #60]	@ (80091d0 <sbrk_aligned+0x40>)
 8009194:	000d      	movs	r5, r1
 8009196:	6831      	ldr	r1, [r6, #0]
 8009198:	0004      	movs	r4, r0
 800919a:	2900      	cmp	r1, #0
 800919c:	d102      	bne.n	80091a4 <sbrk_aligned+0x14>
 800919e:	f000 fe67 	bl	8009e70 <_sbrk_r>
 80091a2:	6030      	str	r0, [r6, #0]
 80091a4:	0029      	movs	r1, r5
 80091a6:	0020      	movs	r0, r4
 80091a8:	f000 fe62 	bl	8009e70 <_sbrk_r>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d103      	bne.n	80091b8 <sbrk_aligned+0x28>
 80091b0:	2501      	movs	r5, #1
 80091b2:	426d      	negs	r5, r5
 80091b4:	0028      	movs	r0, r5
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	2303      	movs	r3, #3
 80091ba:	1cc5      	adds	r5, r0, #3
 80091bc:	439d      	bics	r5, r3
 80091be:	42a8      	cmp	r0, r5
 80091c0:	d0f8      	beq.n	80091b4 <sbrk_aligned+0x24>
 80091c2:	1a29      	subs	r1, r5, r0
 80091c4:	0020      	movs	r0, r4
 80091c6:	f000 fe53 	bl	8009e70 <_sbrk_r>
 80091ca:	3001      	adds	r0, #1
 80091cc:	d1f2      	bne.n	80091b4 <sbrk_aligned+0x24>
 80091ce:	e7ef      	b.n	80091b0 <sbrk_aligned+0x20>
 80091d0:	20001cc4 	.word	0x20001cc4

080091d4 <_malloc_r>:
 80091d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091d6:	2203      	movs	r2, #3
 80091d8:	1ccb      	adds	r3, r1, #3
 80091da:	4393      	bics	r3, r2
 80091dc:	3308      	adds	r3, #8
 80091de:	0005      	movs	r5, r0
 80091e0:	001f      	movs	r7, r3
 80091e2:	2b0c      	cmp	r3, #12
 80091e4:	d234      	bcs.n	8009250 <_malloc_r+0x7c>
 80091e6:	270c      	movs	r7, #12
 80091e8:	42b9      	cmp	r1, r7
 80091ea:	d833      	bhi.n	8009254 <_malloc_r+0x80>
 80091ec:	0028      	movs	r0, r5
 80091ee:	f000 f871 	bl	80092d4 <__malloc_lock>
 80091f2:	4e37      	ldr	r6, [pc, #220]	@ (80092d0 <_malloc_r+0xfc>)
 80091f4:	6833      	ldr	r3, [r6, #0]
 80091f6:	001c      	movs	r4, r3
 80091f8:	2c00      	cmp	r4, #0
 80091fa:	d12f      	bne.n	800925c <_malloc_r+0x88>
 80091fc:	0039      	movs	r1, r7
 80091fe:	0028      	movs	r0, r5
 8009200:	f7ff ffc6 	bl	8009190 <sbrk_aligned>
 8009204:	0004      	movs	r4, r0
 8009206:	1c43      	adds	r3, r0, #1
 8009208:	d15f      	bne.n	80092ca <_malloc_r+0xf6>
 800920a:	6834      	ldr	r4, [r6, #0]
 800920c:	9400      	str	r4, [sp, #0]
 800920e:	9b00      	ldr	r3, [sp, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d14a      	bne.n	80092aa <_malloc_r+0xd6>
 8009214:	2c00      	cmp	r4, #0
 8009216:	d052      	beq.n	80092be <_malloc_r+0xea>
 8009218:	6823      	ldr	r3, [r4, #0]
 800921a:	0028      	movs	r0, r5
 800921c:	18e3      	adds	r3, r4, r3
 800921e:	9900      	ldr	r1, [sp, #0]
 8009220:	9301      	str	r3, [sp, #4]
 8009222:	f000 fe25 	bl	8009e70 <_sbrk_r>
 8009226:	9b01      	ldr	r3, [sp, #4]
 8009228:	4283      	cmp	r3, r0
 800922a:	d148      	bne.n	80092be <_malloc_r+0xea>
 800922c:	6823      	ldr	r3, [r4, #0]
 800922e:	0028      	movs	r0, r5
 8009230:	1aff      	subs	r7, r7, r3
 8009232:	0039      	movs	r1, r7
 8009234:	f7ff ffac 	bl	8009190 <sbrk_aligned>
 8009238:	3001      	adds	r0, #1
 800923a:	d040      	beq.n	80092be <_malloc_r+0xea>
 800923c:	6823      	ldr	r3, [r4, #0]
 800923e:	19db      	adds	r3, r3, r7
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	6833      	ldr	r3, [r6, #0]
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	2a00      	cmp	r2, #0
 8009248:	d133      	bne.n	80092b2 <_malloc_r+0xde>
 800924a:	9b00      	ldr	r3, [sp, #0]
 800924c:	6033      	str	r3, [r6, #0]
 800924e:	e019      	b.n	8009284 <_malloc_r+0xb0>
 8009250:	2b00      	cmp	r3, #0
 8009252:	dac9      	bge.n	80091e8 <_malloc_r+0x14>
 8009254:	230c      	movs	r3, #12
 8009256:	602b      	str	r3, [r5, #0]
 8009258:	2000      	movs	r0, #0
 800925a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800925c:	6821      	ldr	r1, [r4, #0]
 800925e:	1bc9      	subs	r1, r1, r7
 8009260:	d420      	bmi.n	80092a4 <_malloc_r+0xd0>
 8009262:	290b      	cmp	r1, #11
 8009264:	d90a      	bls.n	800927c <_malloc_r+0xa8>
 8009266:	19e2      	adds	r2, r4, r7
 8009268:	6027      	str	r7, [r4, #0]
 800926a:	42a3      	cmp	r3, r4
 800926c:	d104      	bne.n	8009278 <_malloc_r+0xa4>
 800926e:	6032      	str	r2, [r6, #0]
 8009270:	6863      	ldr	r3, [r4, #4]
 8009272:	6011      	str	r1, [r2, #0]
 8009274:	6053      	str	r3, [r2, #4]
 8009276:	e005      	b.n	8009284 <_malloc_r+0xb0>
 8009278:	605a      	str	r2, [r3, #4]
 800927a:	e7f9      	b.n	8009270 <_malloc_r+0x9c>
 800927c:	6862      	ldr	r2, [r4, #4]
 800927e:	42a3      	cmp	r3, r4
 8009280:	d10e      	bne.n	80092a0 <_malloc_r+0xcc>
 8009282:	6032      	str	r2, [r6, #0]
 8009284:	0028      	movs	r0, r5
 8009286:	f000 f82d 	bl	80092e4 <__malloc_unlock>
 800928a:	0020      	movs	r0, r4
 800928c:	2207      	movs	r2, #7
 800928e:	300b      	adds	r0, #11
 8009290:	1d23      	adds	r3, r4, #4
 8009292:	4390      	bics	r0, r2
 8009294:	1ac2      	subs	r2, r0, r3
 8009296:	4298      	cmp	r0, r3
 8009298:	d0df      	beq.n	800925a <_malloc_r+0x86>
 800929a:	1a1b      	subs	r3, r3, r0
 800929c:	50a3      	str	r3, [r4, r2]
 800929e:	e7dc      	b.n	800925a <_malloc_r+0x86>
 80092a0:	605a      	str	r2, [r3, #4]
 80092a2:	e7ef      	b.n	8009284 <_malloc_r+0xb0>
 80092a4:	0023      	movs	r3, r4
 80092a6:	6864      	ldr	r4, [r4, #4]
 80092a8:	e7a6      	b.n	80091f8 <_malloc_r+0x24>
 80092aa:	9c00      	ldr	r4, [sp, #0]
 80092ac:	6863      	ldr	r3, [r4, #4]
 80092ae:	9300      	str	r3, [sp, #0]
 80092b0:	e7ad      	b.n	800920e <_malloc_r+0x3a>
 80092b2:	001a      	movs	r2, r3
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	42a3      	cmp	r3, r4
 80092b8:	d1fb      	bne.n	80092b2 <_malloc_r+0xde>
 80092ba:	2300      	movs	r3, #0
 80092bc:	e7da      	b.n	8009274 <_malloc_r+0xa0>
 80092be:	230c      	movs	r3, #12
 80092c0:	0028      	movs	r0, r5
 80092c2:	602b      	str	r3, [r5, #0]
 80092c4:	f000 f80e 	bl	80092e4 <__malloc_unlock>
 80092c8:	e7c6      	b.n	8009258 <_malloc_r+0x84>
 80092ca:	6007      	str	r7, [r0, #0]
 80092cc:	e7da      	b.n	8009284 <_malloc_r+0xb0>
 80092ce:	46c0      	nop			@ (mov r8, r8)
 80092d0:	20001cc8 	.word	0x20001cc8

080092d4 <__malloc_lock>:
 80092d4:	b510      	push	{r4, lr}
 80092d6:	4802      	ldr	r0, [pc, #8]	@ (80092e0 <__malloc_lock+0xc>)
 80092d8:	f7ff f87b 	bl	80083d2 <__retarget_lock_acquire_recursive>
 80092dc:	bd10      	pop	{r4, pc}
 80092de:	46c0      	nop			@ (mov r8, r8)
 80092e0:	20001cc0 	.word	0x20001cc0

080092e4 <__malloc_unlock>:
 80092e4:	b510      	push	{r4, lr}
 80092e6:	4802      	ldr	r0, [pc, #8]	@ (80092f0 <__malloc_unlock+0xc>)
 80092e8:	f7ff f874 	bl	80083d4 <__retarget_lock_release_recursive>
 80092ec:	bd10      	pop	{r4, pc}
 80092ee:	46c0      	nop			@ (mov r8, r8)
 80092f0:	20001cc0 	.word	0x20001cc0

080092f4 <_Balloc>:
 80092f4:	b570      	push	{r4, r5, r6, lr}
 80092f6:	69c5      	ldr	r5, [r0, #28]
 80092f8:	0006      	movs	r6, r0
 80092fa:	000c      	movs	r4, r1
 80092fc:	2d00      	cmp	r5, #0
 80092fe:	d10e      	bne.n	800931e <_Balloc+0x2a>
 8009300:	2010      	movs	r0, #16
 8009302:	f7ff ff3b 	bl	800917c <malloc>
 8009306:	1e02      	subs	r2, r0, #0
 8009308:	61f0      	str	r0, [r6, #28]
 800930a:	d104      	bne.n	8009316 <_Balloc+0x22>
 800930c:	216b      	movs	r1, #107	@ 0x6b
 800930e:	4b19      	ldr	r3, [pc, #100]	@ (8009374 <_Balloc+0x80>)
 8009310:	4819      	ldr	r0, [pc, #100]	@ (8009378 <_Balloc+0x84>)
 8009312:	f000 fdbf 	bl	8009e94 <__assert_func>
 8009316:	6045      	str	r5, [r0, #4]
 8009318:	6085      	str	r5, [r0, #8]
 800931a:	6005      	str	r5, [r0, #0]
 800931c:	60c5      	str	r5, [r0, #12]
 800931e:	69f5      	ldr	r5, [r6, #28]
 8009320:	68eb      	ldr	r3, [r5, #12]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d013      	beq.n	800934e <_Balloc+0x5a>
 8009326:	69f3      	ldr	r3, [r6, #28]
 8009328:	00a2      	lsls	r2, r4, #2
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	189b      	adds	r3, r3, r2
 800932e:	6818      	ldr	r0, [r3, #0]
 8009330:	2800      	cmp	r0, #0
 8009332:	d118      	bne.n	8009366 <_Balloc+0x72>
 8009334:	2101      	movs	r1, #1
 8009336:	000d      	movs	r5, r1
 8009338:	40a5      	lsls	r5, r4
 800933a:	1d6a      	adds	r2, r5, #5
 800933c:	0030      	movs	r0, r6
 800933e:	0092      	lsls	r2, r2, #2
 8009340:	f000 fdc6 	bl	8009ed0 <_calloc_r>
 8009344:	2800      	cmp	r0, #0
 8009346:	d00c      	beq.n	8009362 <_Balloc+0x6e>
 8009348:	6044      	str	r4, [r0, #4]
 800934a:	6085      	str	r5, [r0, #8]
 800934c:	e00d      	b.n	800936a <_Balloc+0x76>
 800934e:	2221      	movs	r2, #33	@ 0x21
 8009350:	2104      	movs	r1, #4
 8009352:	0030      	movs	r0, r6
 8009354:	f000 fdbc 	bl	8009ed0 <_calloc_r>
 8009358:	69f3      	ldr	r3, [r6, #28]
 800935a:	60e8      	str	r0, [r5, #12]
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1e1      	bne.n	8009326 <_Balloc+0x32>
 8009362:	2000      	movs	r0, #0
 8009364:	bd70      	pop	{r4, r5, r6, pc}
 8009366:	6802      	ldr	r2, [r0, #0]
 8009368:	601a      	str	r2, [r3, #0]
 800936a:	2300      	movs	r3, #0
 800936c:	6103      	str	r3, [r0, #16]
 800936e:	60c3      	str	r3, [r0, #12]
 8009370:	e7f8      	b.n	8009364 <_Balloc+0x70>
 8009372:	46c0      	nop			@ (mov r8, r8)
 8009374:	0800a73e 	.word	0x0800a73e
 8009378:	0800a7be 	.word	0x0800a7be

0800937c <_Bfree>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	69c6      	ldr	r6, [r0, #28]
 8009380:	0005      	movs	r5, r0
 8009382:	000c      	movs	r4, r1
 8009384:	2e00      	cmp	r6, #0
 8009386:	d10e      	bne.n	80093a6 <_Bfree+0x2a>
 8009388:	2010      	movs	r0, #16
 800938a:	f7ff fef7 	bl	800917c <malloc>
 800938e:	1e02      	subs	r2, r0, #0
 8009390:	61e8      	str	r0, [r5, #28]
 8009392:	d104      	bne.n	800939e <_Bfree+0x22>
 8009394:	218f      	movs	r1, #143	@ 0x8f
 8009396:	4b09      	ldr	r3, [pc, #36]	@ (80093bc <_Bfree+0x40>)
 8009398:	4809      	ldr	r0, [pc, #36]	@ (80093c0 <_Bfree+0x44>)
 800939a:	f000 fd7b 	bl	8009e94 <__assert_func>
 800939e:	6046      	str	r6, [r0, #4]
 80093a0:	6086      	str	r6, [r0, #8]
 80093a2:	6006      	str	r6, [r0, #0]
 80093a4:	60c6      	str	r6, [r0, #12]
 80093a6:	2c00      	cmp	r4, #0
 80093a8:	d007      	beq.n	80093ba <_Bfree+0x3e>
 80093aa:	69eb      	ldr	r3, [r5, #28]
 80093ac:	6862      	ldr	r2, [r4, #4]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	0092      	lsls	r2, r2, #2
 80093b2:	189b      	adds	r3, r3, r2
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	6022      	str	r2, [r4, #0]
 80093b8:	601c      	str	r4, [r3, #0]
 80093ba:	bd70      	pop	{r4, r5, r6, pc}
 80093bc:	0800a73e 	.word	0x0800a73e
 80093c0:	0800a7be 	.word	0x0800a7be

080093c4 <__multadd>:
 80093c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093c6:	000f      	movs	r7, r1
 80093c8:	9001      	str	r0, [sp, #4]
 80093ca:	000c      	movs	r4, r1
 80093cc:	001e      	movs	r6, r3
 80093ce:	2000      	movs	r0, #0
 80093d0:	690d      	ldr	r5, [r1, #16]
 80093d2:	3714      	adds	r7, #20
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	3001      	adds	r0, #1
 80093d8:	b299      	uxth	r1, r3
 80093da:	4351      	muls	r1, r2
 80093dc:	0c1b      	lsrs	r3, r3, #16
 80093de:	4353      	muls	r3, r2
 80093e0:	1989      	adds	r1, r1, r6
 80093e2:	0c0e      	lsrs	r6, r1, #16
 80093e4:	199b      	adds	r3, r3, r6
 80093e6:	0c1e      	lsrs	r6, r3, #16
 80093e8:	b289      	uxth	r1, r1
 80093ea:	041b      	lsls	r3, r3, #16
 80093ec:	185b      	adds	r3, r3, r1
 80093ee:	c708      	stmia	r7!, {r3}
 80093f0:	4285      	cmp	r5, r0
 80093f2:	dcef      	bgt.n	80093d4 <__multadd+0x10>
 80093f4:	2e00      	cmp	r6, #0
 80093f6:	d022      	beq.n	800943e <__multadd+0x7a>
 80093f8:	68a3      	ldr	r3, [r4, #8]
 80093fa:	42ab      	cmp	r3, r5
 80093fc:	dc19      	bgt.n	8009432 <__multadd+0x6e>
 80093fe:	6861      	ldr	r1, [r4, #4]
 8009400:	9801      	ldr	r0, [sp, #4]
 8009402:	3101      	adds	r1, #1
 8009404:	f7ff ff76 	bl	80092f4 <_Balloc>
 8009408:	1e07      	subs	r7, r0, #0
 800940a:	d105      	bne.n	8009418 <__multadd+0x54>
 800940c:	003a      	movs	r2, r7
 800940e:	21ba      	movs	r1, #186	@ 0xba
 8009410:	4b0c      	ldr	r3, [pc, #48]	@ (8009444 <__multadd+0x80>)
 8009412:	480d      	ldr	r0, [pc, #52]	@ (8009448 <__multadd+0x84>)
 8009414:	f000 fd3e 	bl	8009e94 <__assert_func>
 8009418:	0021      	movs	r1, r4
 800941a:	6922      	ldr	r2, [r4, #16]
 800941c:	310c      	adds	r1, #12
 800941e:	3202      	adds	r2, #2
 8009420:	0092      	lsls	r2, r2, #2
 8009422:	300c      	adds	r0, #12
 8009424:	f7fe ffe2 	bl	80083ec <memcpy>
 8009428:	0021      	movs	r1, r4
 800942a:	9801      	ldr	r0, [sp, #4]
 800942c:	f7ff ffa6 	bl	800937c <_Bfree>
 8009430:	003c      	movs	r4, r7
 8009432:	1d2b      	adds	r3, r5, #4
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	18e3      	adds	r3, r4, r3
 8009438:	3501      	adds	r5, #1
 800943a:	605e      	str	r6, [r3, #4]
 800943c:	6125      	str	r5, [r4, #16]
 800943e:	0020      	movs	r0, r4
 8009440:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009442:	46c0      	nop			@ (mov r8, r8)
 8009444:	0800a7ad 	.word	0x0800a7ad
 8009448:	0800a7be 	.word	0x0800a7be

0800944c <__hi0bits>:
 800944c:	2280      	movs	r2, #128	@ 0x80
 800944e:	0003      	movs	r3, r0
 8009450:	0252      	lsls	r2, r2, #9
 8009452:	2000      	movs	r0, #0
 8009454:	4293      	cmp	r3, r2
 8009456:	d201      	bcs.n	800945c <__hi0bits+0x10>
 8009458:	041b      	lsls	r3, r3, #16
 800945a:	3010      	adds	r0, #16
 800945c:	2280      	movs	r2, #128	@ 0x80
 800945e:	0452      	lsls	r2, r2, #17
 8009460:	4293      	cmp	r3, r2
 8009462:	d201      	bcs.n	8009468 <__hi0bits+0x1c>
 8009464:	3008      	adds	r0, #8
 8009466:	021b      	lsls	r3, r3, #8
 8009468:	2280      	movs	r2, #128	@ 0x80
 800946a:	0552      	lsls	r2, r2, #21
 800946c:	4293      	cmp	r3, r2
 800946e:	d201      	bcs.n	8009474 <__hi0bits+0x28>
 8009470:	3004      	adds	r0, #4
 8009472:	011b      	lsls	r3, r3, #4
 8009474:	2280      	movs	r2, #128	@ 0x80
 8009476:	05d2      	lsls	r2, r2, #23
 8009478:	4293      	cmp	r3, r2
 800947a:	d201      	bcs.n	8009480 <__hi0bits+0x34>
 800947c:	3002      	adds	r0, #2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	2b00      	cmp	r3, #0
 8009482:	db03      	blt.n	800948c <__hi0bits+0x40>
 8009484:	3001      	adds	r0, #1
 8009486:	4213      	tst	r3, r2
 8009488:	d100      	bne.n	800948c <__hi0bits+0x40>
 800948a:	2020      	movs	r0, #32
 800948c:	4770      	bx	lr

0800948e <__lo0bits>:
 800948e:	6803      	ldr	r3, [r0, #0]
 8009490:	0001      	movs	r1, r0
 8009492:	2207      	movs	r2, #7
 8009494:	0018      	movs	r0, r3
 8009496:	4010      	ands	r0, r2
 8009498:	4213      	tst	r3, r2
 800949a:	d00d      	beq.n	80094b8 <__lo0bits+0x2a>
 800949c:	3a06      	subs	r2, #6
 800949e:	2000      	movs	r0, #0
 80094a0:	4213      	tst	r3, r2
 80094a2:	d105      	bne.n	80094b0 <__lo0bits+0x22>
 80094a4:	3002      	adds	r0, #2
 80094a6:	4203      	tst	r3, r0
 80094a8:	d003      	beq.n	80094b2 <__lo0bits+0x24>
 80094aa:	40d3      	lsrs	r3, r2
 80094ac:	0010      	movs	r0, r2
 80094ae:	600b      	str	r3, [r1, #0]
 80094b0:	4770      	bx	lr
 80094b2:	089b      	lsrs	r3, r3, #2
 80094b4:	600b      	str	r3, [r1, #0]
 80094b6:	e7fb      	b.n	80094b0 <__lo0bits+0x22>
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	2a00      	cmp	r2, #0
 80094bc:	d101      	bne.n	80094c2 <__lo0bits+0x34>
 80094be:	2010      	movs	r0, #16
 80094c0:	0c1b      	lsrs	r3, r3, #16
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	2a00      	cmp	r2, #0
 80094c6:	d101      	bne.n	80094cc <__lo0bits+0x3e>
 80094c8:	3008      	adds	r0, #8
 80094ca:	0a1b      	lsrs	r3, r3, #8
 80094cc:	071a      	lsls	r2, r3, #28
 80094ce:	d101      	bne.n	80094d4 <__lo0bits+0x46>
 80094d0:	3004      	adds	r0, #4
 80094d2:	091b      	lsrs	r3, r3, #4
 80094d4:	079a      	lsls	r2, r3, #30
 80094d6:	d101      	bne.n	80094dc <__lo0bits+0x4e>
 80094d8:	3002      	adds	r0, #2
 80094da:	089b      	lsrs	r3, r3, #2
 80094dc:	07da      	lsls	r2, r3, #31
 80094de:	d4e9      	bmi.n	80094b4 <__lo0bits+0x26>
 80094e0:	3001      	adds	r0, #1
 80094e2:	085b      	lsrs	r3, r3, #1
 80094e4:	d1e6      	bne.n	80094b4 <__lo0bits+0x26>
 80094e6:	2020      	movs	r0, #32
 80094e8:	e7e2      	b.n	80094b0 <__lo0bits+0x22>
	...

080094ec <__i2b>:
 80094ec:	b510      	push	{r4, lr}
 80094ee:	000c      	movs	r4, r1
 80094f0:	2101      	movs	r1, #1
 80094f2:	f7ff feff 	bl	80092f4 <_Balloc>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d107      	bne.n	800950a <__i2b+0x1e>
 80094fa:	2146      	movs	r1, #70	@ 0x46
 80094fc:	4c05      	ldr	r4, [pc, #20]	@ (8009514 <__i2b+0x28>)
 80094fe:	0002      	movs	r2, r0
 8009500:	4b05      	ldr	r3, [pc, #20]	@ (8009518 <__i2b+0x2c>)
 8009502:	0020      	movs	r0, r4
 8009504:	31ff      	adds	r1, #255	@ 0xff
 8009506:	f000 fcc5 	bl	8009e94 <__assert_func>
 800950a:	2301      	movs	r3, #1
 800950c:	6144      	str	r4, [r0, #20]
 800950e:	6103      	str	r3, [r0, #16]
 8009510:	bd10      	pop	{r4, pc}
 8009512:	46c0      	nop			@ (mov r8, r8)
 8009514:	0800a7be 	.word	0x0800a7be
 8009518:	0800a7ad 	.word	0x0800a7ad

0800951c <__multiply>:
 800951c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800951e:	0014      	movs	r4, r2
 8009520:	690a      	ldr	r2, [r1, #16]
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	000d      	movs	r5, r1
 8009526:	b089      	sub	sp, #36	@ 0x24
 8009528:	429a      	cmp	r2, r3
 800952a:	db02      	blt.n	8009532 <__multiply+0x16>
 800952c:	0023      	movs	r3, r4
 800952e:	000c      	movs	r4, r1
 8009530:	001d      	movs	r5, r3
 8009532:	6927      	ldr	r7, [r4, #16]
 8009534:	692e      	ldr	r6, [r5, #16]
 8009536:	6861      	ldr	r1, [r4, #4]
 8009538:	19bb      	adds	r3, r7, r6
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	68a3      	ldr	r3, [r4, #8]
 800953e:	19ba      	adds	r2, r7, r6
 8009540:	4293      	cmp	r3, r2
 8009542:	da00      	bge.n	8009546 <__multiply+0x2a>
 8009544:	3101      	adds	r1, #1
 8009546:	f7ff fed5 	bl	80092f4 <_Balloc>
 800954a:	4684      	mov	ip, r0
 800954c:	2800      	cmp	r0, #0
 800954e:	d106      	bne.n	800955e <__multiply+0x42>
 8009550:	21b1      	movs	r1, #177	@ 0xb1
 8009552:	4662      	mov	r2, ip
 8009554:	4b44      	ldr	r3, [pc, #272]	@ (8009668 <__multiply+0x14c>)
 8009556:	4845      	ldr	r0, [pc, #276]	@ (800966c <__multiply+0x150>)
 8009558:	0049      	lsls	r1, r1, #1
 800955a:	f000 fc9b 	bl	8009e94 <__assert_func>
 800955e:	0002      	movs	r2, r0
 8009560:	19bb      	adds	r3, r7, r6
 8009562:	3214      	adds	r2, #20
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	18d3      	adds	r3, r2, r3
 8009568:	9301      	str	r3, [sp, #4]
 800956a:	2100      	movs	r1, #0
 800956c:	0013      	movs	r3, r2
 800956e:	9801      	ldr	r0, [sp, #4]
 8009570:	4283      	cmp	r3, r0
 8009572:	d328      	bcc.n	80095c6 <__multiply+0xaa>
 8009574:	0023      	movs	r3, r4
 8009576:	00bf      	lsls	r7, r7, #2
 8009578:	3314      	adds	r3, #20
 800957a:	9304      	str	r3, [sp, #16]
 800957c:	3514      	adds	r5, #20
 800957e:	19db      	adds	r3, r3, r7
 8009580:	00b6      	lsls	r6, r6, #2
 8009582:	9302      	str	r3, [sp, #8]
 8009584:	19ab      	adds	r3, r5, r6
 8009586:	9307      	str	r3, [sp, #28]
 8009588:	2304      	movs	r3, #4
 800958a:	9305      	str	r3, [sp, #20]
 800958c:	0023      	movs	r3, r4
 800958e:	9902      	ldr	r1, [sp, #8]
 8009590:	3315      	adds	r3, #21
 8009592:	4299      	cmp	r1, r3
 8009594:	d305      	bcc.n	80095a2 <__multiply+0x86>
 8009596:	1b0c      	subs	r4, r1, r4
 8009598:	3c15      	subs	r4, #21
 800959a:	08a4      	lsrs	r4, r4, #2
 800959c:	3401      	adds	r4, #1
 800959e:	00a3      	lsls	r3, r4, #2
 80095a0:	9305      	str	r3, [sp, #20]
 80095a2:	9b07      	ldr	r3, [sp, #28]
 80095a4:	429d      	cmp	r5, r3
 80095a6:	d310      	bcc.n	80095ca <__multiply+0xae>
 80095a8:	9b00      	ldr	r3, [sp, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	dd05      	ble.n	80095ba <__multiply+0x9e>
 80095ae:	9b01      	ldr	r3, [sp, #4]
 80095b0:	3b04      	subs	r3, #4
 80095b2:	9301      	str	r3, [sp, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d052      	beq.n	8009660 <__multiply+0x144>
 80095ba:	4663      	mov	r3, ip
 80095bc:	4660      	mov	r0, ip
 80095be:	9a00      	ldr	r2, [sp, #0]
 80095c0:	611a      	str	r2, [r3, #16]
 80095c2:	b009      	add	sp, #36	@ 0x24
 80095c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095c6:	c302      	stmia	r3!, {r1}
 80095c8:	e7d1      	b.n	800956e <__multiply+0x52>
 80095ca:	682c      	ldr	r4, [r5, #0]
 80095cc:	b2a4      	uxth	r4, r4
 80095ce:	2c00      	cmp	r4, #0
 80095d0:	d01f      	beq.n	8009612 <__multiply+0xf6>
 80095d2:	2300      	movs	r3, #0
 80095d4:	0017      	movs	r7, r2
 80095d6:	9e04      	ldr	r6, [sp, #16]
 80095d8:	9303      	str	r3, [sp, #12]
 80095da:	ce08      	ldmia	r6!, {r3}
 80095dc:	6839      	ldr	r1, [r7, #0]
 80095de:	9306      	str	r3, [sp, #24]
 80095e0:	466b      	mov	r3, sp
 80095e2:	8b1b      	ldrh	r3, [r3, #24]
 80095e4:	b288      	uxth	r0, r1
 80095e6:	4363      	muls	r3, r4
 80095e8:	181b      	adds	r3, r3, r0
 80095ea:	9803      	ldr	r0, [sp, #12]
 80095ec:	0c09      	lsrs	r1, r1, #16
 80095ee:	181b      	adds	r3, r3, r0
 80095f0:	9806      	ldr	r0, [sp, #24]
 80095f2:	0c00      	lsrs	r0, r0, #16
 80095f4:	4360      	muls	r0, r4
 80095f6:	1840      	adds	r0, r0, r1
 80095f8:	0c19      	lsrs	r1, r3, #16
 80095fa:	1841      	adds	r1, r0, r1
 80095fc:	0c08      	lsrs	r0, r1, #16
 80095fe:	b29b      	uxth	r3, r3
 8009600:	0409      	lsls	r1, r1, #16
 8009602:	4319      	orrs	r1, r3
 8009604:	9b02      	ldr	r3, [sp, #8]
 8009606:	9003      	str	r0, [sp, #12]
 8009608:	c702      	stmia	r7!, {r1}
 800960a:	42b3      	cmp	r3, r6
 800960c:	d8e5      	bhi.n	80095da <__multiply+0xbe>
 800960e:	9b05      	ldr	r3, [sp, #20]
 8009610:	50d0      	str	r0, [r2, r3]
 8009612:	682c      	ldr	r4, [r5, #0]
 8009614:	0c24      	lsrs	r4, r4, #16
 8009616:	d020      	beq.n	800965a <__multiply+0x13e>
 8009618:	2100      	movs	r1, #0
 800961a:	0010      	movs	r0, r2
 800961c:	6813      	ldr	r3, [r2, #0]
 800961e:	9e04      	ldr	r6, [sp, #16]
 8009620:	9103      	str	r1, [sp, #12]
 8009622:	6831      	ldr	r1, [r6, #0]
 8009624:	6807      	ldr	r7, [r0, #0]
 8009626:	b289      	uxth	r1, r1
 8009628:	4361      	muls	r1, r4
 800962a:	0c3f      	lsrs	r7, r7, #16
 800962c:	19c9      	adds	r1, r1, r7
 800962e:	9f03      	ldr	r7, [sp, #12]
 8009630:	b29b      	uxth	r3, r3
 8009632:	19c9      	adds	r1, r1, r7
 8009634:	040f      	lsls	r7, r1, #16
 8009636:	431f      	orrs	r7, r3
 8009638:	6007      	str	r7, [r0, #0]
 800963a:	ce80      	ldmia	r6!, {r7}
 800963c:	6843      	ldr	r3, [r0, #4]
 800963e:	0c3f      	lsrs	r7, r7, #16
 8009640:	4367      	muls	r7, r4
 8009642:	b29b      	uxth	r3, r3
 8009644:	0c09      	lsrs	r1, r1, #16
 8009646:	18fb      	adds	r3, r7, r3
 8009648:	185b      	adds	r3, r3, r1
 800964a:	0c19      	lsrs	r1, r3, #16
 800964c:	9103      	str	r1, [sp, #12]
 800964e:	9902      	ldr	r1, [sp, #8]
 8009650:	3004      	adds	r0, #4
 8009652:	42b1      	cmp	r1, r6
 8009654:	d8e5      	bhi.n	8009622 <__multiply+0x106>
 8009656:	9905      	ldr	r1, [sp, #20]
 8009658:	5053      	str	r3, [r2, r1]
 800965a:	3504      	adds	r5, #4
 800965c:	3204      	adds	r2, #4
 800965e:	e7a0      	b.n	80095a2 <__multiply+0x86>
 8009660:	9b00      	ldr	r3, [sp, #0]
 8009662:	3b01      	subs	r3, #1
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	e79f      	b.n	80095a8 <__multiply+0x8c>
 8009668:	0800a7ad 	.word	0x0800a7ad
 800966c:	0800a7be 	.word	0x0800a7be

08009670 <__pow5mult>:
 8009670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009672:	2303      	movs	r3, #3
 8009674:	0015      	movs	r5, r2
 8009676:	0007      	movs	r7, r0
 8009678:	000e      	movs	r6, r1
 800967a:	401a      	ands	r2, r3
 800967c:	421d      	tst	r5, r3
 800967e:	d008      	beq.n	8009692 <__pow5mult+0x22>
 8009680:	4925      	ldr	r1, [pc, #148]	@ (8009718 <__pow5mult+0xa8>)
 8009682:	3a01      	subs	r2, #1
 8009684:	0092      	lsls	r2, r2, #2
 8009686:	5852      	ldr	r2, [r2, r1]
 8009688:	2300      	movs	r3, #0
 800968a:	0031      	movs	r1, r6
 800968c:	f7ff fe9a 	bl	80093c4 <__multadd>
 8009690:	0006      	movs	r6, r0
 8009692:	10ad      	asrs	r5, r5, #2
 8009694:	d03d      	beq.n	8009712 <__pow5mult+0xa2>
 8009696:	69fc      	ldr	r4, [r7, #28]
 8009698:	2c00      	cmp	r4, #0
 800969a:	d10f      	bne.n	80096bc <__pow5mult+0x4c>
 800969c:	2010      	movs	r0, #16
 800969e:	f7ff fd6d 	bl	800917c <malloc>
 80096a2:	1e02      	subs	r2, r0, #0
 80096a4:	61f8      	str	r0, [r7, #28]
 80096a6:	d105      	bne.n	80096b4 <__pow5mult+0x44>
 80096a8:	21b4      	movs	r1, #180	@ 0xb4
 80096aa:	4b1c      	ldr	r3, [pc, #112]	@ (800971c <__pow5mult+0xac>)
 80096ac:	481c      	ldr	r0, [pc, #112]	@ (8009720 <__pow5mult+0xb0>)
 80096ae:	31ff      	adds	r1, #255	@ 0xff
 80096b0:	f000 fbf0 	bl	8009e94 <__assert_func>
 80096b4:	6044      	str	r4, [r0, #4]
 80096b6:	6084      	str	r4, [r0, #8]
 80096b8:	6004      	str	r4, [r0, #0]
 80096ba:	60c4      	str	r4, [r0, #12]
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	689c      	ldr	r4, [r3, #8]
 80096c0:	9301      	str	r3, [sp, #4]
 80096c2:	2c00      	cmp	r4, #0
 80096c4:	d108      	bne.n	80096d8 <__pow5mult+0x68>
 80096c6:	0038      	movs	r0, r7
 80096c8:	4916      	ldr	r1, [pc, #88]	@ (8009724 <__pow5mult+0xb4>)
 80096ca:	f7ff ff0f 	bl	80094ec <__i2b>
 80096ce:	9b01      	ldr	r3, [sp, #4]
 80096d0:	0004      	movs	r4, r0
 80096d2:	6098      	str	r0, [r3, #8]
 80096d4:	2300      	movs	r3, #0
 80096d6:	6003      	str	r3, [r0, #0]
 80096d8:	2301      	movs	r3, #1
 80096da:	421d      	tst	r5, r3
 80096dc:	d00a      	beq.n	80096f4 <__pow5mult+0x84>
 80096de:	0031      	movs	r1, r6
 80096e0:	0022      	movs	r2, r4
 80096e2:	0038      	movs	r0, r7
 80096e4:	f7ff ff1a 	bl	800951c <__multiply>
 80096e8:	0031      	movs	r1, r6
 80096ea:	9001      	str	r0, [sp, #4]
 80096ec:	0038      	movs	r0, r7
 80096ee:	f7ff fe45 	bl	800937c <_Bfree>
 80096f2:	9e01      	ldr	r6, [sp, #4]
 80096f4:	106d      	asrs	r5, r5, #1
 80096f6:	d00c      	beq.n	8009712 <__pow5mult+0xa2>
 80096f8:	6820      	ldr	r0, [r4, #0]
 80096fa:	2800      	cmp	r0, #0
 80096fc:	d107      	bne.n	800970e <__pow5mult+0x9e>
 80096fe:	0022      	movs	r2, r4
 8009700:	0021      	movs	r1, r4
 8009702:	0038      	movs	r0, r7
 8009704:	f7ff ff0a 	bl	800951c <__multiply>
 8009708:	2300      	movs	r3, #0
 800970a:	6020      	str	r0, [r4, #0]
 800970c:	6003      	str	r3, [r0, #0]
 800970e:	0004      	movs	r4, r0
 8009710:	e7e2      	b.n	80096d8 <__pow5mult+0x68>
 8009712:	0030      	movs	r0, r6
 8009714:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009716:	46c0      	nop			@ (mov r8, r8)
 8009718:	0800a8f4 	.word	0x0800a8f4
 800971c:	0800a73e 	.word	0x0800a73e
 8009720:	0800a7be 	.word	0x0800a7be
 8009724:	00000271 	.word	0x00000271

08009728 <__lshift>:
 8009728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800972a:	000c      	movs	r4, r1
 800972c:	0016      	movs	r6, r2
 800972e:	6923      	ldr	r3, [r4, #16]
 8009730:	1157      	asrs	r7, r2, #5
 8009732:	b085      	sub	sp, #20
 8009734:	18fb      	adds	r3, r7, r3
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	3301      	adds	r3, #1
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	6849      	ldr	r1, [r1, #4]
 800973e:	68a3      	ldr	r3, [r4, #8]
 8009740:	9002      	str	r0, [sp, #8]
 8009742:	9a00      	ldr	r2, [sp, #0]
 8009744:	4293      	cmp	r3, r2
 8009746:	db10      	blt.n	800976a <__lshift+0x42>
 8009748:	9802      	ldr	r0, [sp, #8]
 800974a:	f7ff fdd3 	bl	80092f4 <_Balloc>
 800974e:	2300      	movs	r3, #0
 8009750:	0001      	movs	r1, r0
 8009752:	0005      	movs	r5, r0
 8009754:	001a      	movs	r2, r3
 8009756:	3114      	adds	r1, #20
 8009758:	4298      	cmp	r0, r3
 800975a:	d10c      	bne.n	8009776 <__lshift+0x4e>
 800975c:	21ef      	movs	r1, #239	@ 0xef
 800975e:	002a      	movs	r2, r5
 8009760:	4b25      	ldr	r3, [pc, #148]	@ (80097f8 <__lshift+0xd0>)
 8009762:	4826      	ldr	r0, [pc, #152]	@ (80097fc <__lshift+0xd4>)
 8009764:	0049      	lsls	r1, r1, #1
 8009766:	f000 fb95 	bl	8009e94 <__assert_func>
 800976a:	3101      	adds	r1, #1
 800976c:	005b      	lsls	r3, r3, #1
 800976e:	e7e8      	b.n	8009742 <__lshift+0x1a>
 8009770:	0098      	lsls	r0, r3, #2
 8009772:	500a      	str	r2, [r1, r0]
 8009774:	3301      	adds	r3, #1
 8009776:	42bb      	cmp	r3, r7
 8009778:	dbfa      	blt.n	8009770 <__lshift+0x48>
 800977a:	43fb      	mvns	r3, r7
 800977c:	17db      	asrs	r3, r3, #31
 800977e:	401f      	ands	r7, r3
 8009780:	00bf      	lsls	r7, r7, #2
 8009782:	0023      	movs	r3, r4
 8009784:	201f      	movs	r0, #31
 8009786:	19c9      	adds	r1, r1, r7
 8009788:	0037      	movs	r7, r6
 800978a:	6922      	ldr	r2, [r4, #16]
 800978c:	3314      	adds	r3, #20
 800978e:	0092      	lsls	r2, r2, #2
 8009790:	189a      	adds	r2, r3, r2
 8009792:	4007      	ands	r7, r0
 8009794:	4206      	tst	r6, r0
 8009796:	d029      	beq.n	80097ec <__lshift+0xc4>
 8009798:	3001      	adds	r0, #1
 800979a:	1bc0      	subs	r0, r0, r7
 800979c:	9003      	str	r0, [sp, #12]
 800979e:	468c      	mov	ip, r1
 80097a0:	2000      	movs	r0, #0
 80097a2:	681e      	ldr	r6, [r3, #0]
 80097a4:	40be      	lsls	r6, r7
 80097a6:	4306      	orrs	r6, r0
 80097a8:	4660      	mov	r0, ip
 80097aa:	c040      	stmia	r0!, {r6}
 80097ac:	4684      	mov	ip, r0
 80097ae:	9e03      	ldr	r6, [sp, #12]
 80097b0:	cb01      	ldmia	r3!, {r0}
 80097b2:	40f0      	lsrs	r0, r6
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d8f4      	bhi.n	80097a2 <__lshift+0x7a>
 80097b8:	0026      	movs	r6, r4
 80097ba:	3615      	adds	r6, #21
 80097bc:	2304      	movs	r3, #4
 80097be:	42b2      	cmp	r2, r6
 80097c0:	d304      	bcc.n	80097cc <__lshift+0xa4>
 80097c2:	1b13      	subs	r3, r2, r4
 80097c4:	3b15      	subs	r3, #21
 80097c6:	089b      	lsrs	r3, r3, #2
 80097c8:	3301      	adds	r3, #1
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	50c8      	str	r0, [r1, r3]
 80097ce:	2800      	cmp	r0, #0
 80097d0:	d002      	beq.n	80097d8 <__lshift+0xb0>
 80097d2:	9b01      	ldr	r3, [sp, #4]
 80097d4:	3302      	adds	r3, #2
 80097d6:	9300      	str	r3, [sp, #0]
 80097d8:	9b00      	ldr	r3, [sp, #0]
 80097da:	9802      	ldr	r0, [sp, #8]
 80097dc:	3b01      	subs	r3, #1
 80097de:	0021      	movs	r1, r4
 80097e0:	612b      	str	r3, [r5, #16]
 80097e2:	f7ff fdcb 	bl	800937c <_Bfree>
 80097e6:	0028      	movs	r0, r5
 80097e8:	b005      	add	sp, #20
 80097ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ec:	cb01      	ldmia	r3!, {r0}
 80097ee:	c101      	stmia	r1!, {r0}
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d8fb      	bhi.n	80097ec <__lshift+0xc4>
 80097f4:	e7f0      	b.n	80097d8 <__lshift+0xb0>
 80097f6:	46c0      	nop			@ (mov r8, r8)
 80097f8:	0800a7ad 	.word	0x0800a7ad
 80097fc:	0800a7be 	.word	0x0800a7be

08009800 <__mcmp>:
 8009800:	b530      	push	{r4, r5, lr}
 8009802:	690b      	ldr	r3, [r1, #16]
 8009804:	6904      	ldr	r4, [r0, #16]
 8009806:	0002      	movs	r2, r0
 8009808:	1ae0      	subs	r0, r4, r3
 800980a:	429c      	cmp	r4, r3
 800980c:	d10f      	bne.n	800982e <__mcmp+0x2e>
 800980e:	3214      	adds	r2, #20
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	3114      	adds	r1, #20
 8009814:	0014      	movs	r4, r2
 8009816:	18c9      	adds	r1, r1, r3
 8009818:	18d2      	adds	r2, r2, r3
 800981a:	3a04      	subs	r2, #4
 800981c:	3904      	subs	r1, #4
 800981e:	6815      	ldr	r5, [r2, #0]
 8009820:	680b      	ldr	r3, [r1, #0]
 8009822:	429d      	cmp	r5, r3
 8009824:	d004      	beq.n	8009830 <__mcmp+0x30>
 8009826:	2001      	movs	r0, #1
 8009828:	429d      	cmp	r5, r3
 800982a:	d200      	bcs.n	800982e <__mcmp+0x2e>
 800982c:	3802      	subs	r0, #2
 800982e:	bd30      	pop	{r4, r5, pc}
 8009830:	4294      	cmp	r4, r2
 8009832:	d3f2      	bcc.n	800981a <__mcmp+0x1a>
 8009834:	e7fb      	b.n	800982e <__mcmp+0x2e>
	...

08009838 <__mdiff>:
 8009838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800983a:	000c      	movs	r4, r1
 800983c:	b087      	sub	sp, #28
 800983e:	9000      	str	r0, [sp, #0]
 8009840:	0011      	movs	r1, r2
 8009842:	0020      	movs	r0, r4
 8009844:	0017      	movs	r7, r2
 8009846:	f7ff ffdb 	bl	8009800 <__mcmp>
 800984a:	1e05      	subs	r5, r0, #0
 800984c:	d110      	bne.n	8009870 <__mdiff+0x38>
 800984e:	0001      	movs	r1, r0
 8009850:	9800      	ldr	r0, [sp, #0]
 8009852:	f7ff fd4f 	bl	80092f4 <_Balloc>
 8009856:	1e02      	subs	r2, r0, #0
 8009858:	d104      	bne.n	8009864 <__mdiff+0x2c>
 800985a:	4b40      	ldr	r3, [pc, #256]	@ (800995c <__mdiff+0x124>)
 800985c:	4840      	ldr	r0, [pc, #256]	@ (8009960 <__mdiff+0x128>)
 800985e:	4941      	ldr	r1, [pc, #260]	@ (8009964 <__mdiff+0x12c>)
 8009860:	f000 fb18 	bl	8009e94 <__assert_func>
 8009864:	2301      	movs	r3, #1
 8009866:	6145      	str	r5, [r0, #20]
 8009868:	6103      	str	r3, [r0, #16]
 800986a:	0010      	movs	r0, r2
 800986c:	b007      	add	sp, #28
 800986e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009870:	2600      	movs	r6, #0
 8009872:	42b0      	cmp	r0, r6
 8009874:	da03      	bge.n	800987e <__mdiff+0x46>
 8009876:	0023      	movs	r3, r4
 8009878:	003c      	movs	r4, r7
 800987a:	001f      	movs	r7, r3
 800987c:	3601      	adds	r6, #1
 800987e:	6861      	ldr	r1, [r4, #4]
 8009880:	9800      	ldr	r0, [sp, #0]
 8009882:	f7ff fd37 	bl	80092f4 <_Balloc>
 8009886:	1e02      	subs	r2, r0, #0
 8009888:	d103      	bne.n	8009892 <__mdiff+0x5a>
 800988a:	4b34      	ldr	r3, [pc, #208]	@ (800995c <__mdiff+0x124>)
 800988c:	4834      	ldr	r0, [pc, #208]	@ (8009960 <__mdiff+0x128>)
 800988e:	4936      	ldr	r1, [pc, #216]	@ (8009968 <__mdiff+0x130>)
 8009890:	e7e6      	b.n	8009860 <__mdiff+0x28>
 8009892:	6923      	ldr	r3, [r4, #16]
 8009894:	3414      	adds	r4, #20
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	18e3      	adds	r3, r4, r3
 800989c:	0021      	movs	r1, r4
 800989e:	9401      	str	r4, [sp, #4]
 80098a0:	003c      	movs	r4, r7
 80098a2:	9302      	str	r3, [sp, #8]
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	3414      	adds	r4, #20
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	18e3      	adds	r3, r4, r3
 80098ac:	9303      	str	r3, [sp, #12]
 80098ae:	0003      	movs	r3, r0
 80098b0:	60c6      	str	r6, [r0, #12]
 80098b2:	468c      	mov	ip, r1
 80098b4:	2000      	movs	r0, #0
 80098b6:	3314      	adds	r3, #20
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	9305      	str	r3, [sp, #20]
 80098bc:	4663      	mov	r3, ip
 80098be:	cb20      	ldmia	r3!, {r5}
 80098c0:	b2a9      	uxth	r1, r5
 80098c2:	000e      	movs	r6, r1
 80098c4:	469c      	mov	ip, r3
 80098c6:	cc08      	ldmia	r4!, {r3}
 80098c8:	0c2d      	lsrs	r5, r5, #16
 80098ca:	b299      	uxth	r1, r3
 80098cc:	1a71      	subs	r1, r6, r1
 80098ce:	1809      	adds	r1, r1, r0
 80098d0:	0c1b      	lsrs	r3, r3, #16
 80098d2:	1408      	asrs	r0, r1, #16
 80098d4:	1aeb      	subs	r3, r5, r3
 80098d6:	181b      	adds	r3, r3, r0
 80098d8:	1418      	asrs	r0, r3, #16
 80098da:	b289      	uxth	r1, r1
 80098dc:	041b      	lsls	r3, r3, #16
 80098de:	4319      	orrs	r1, r3
 80098e0:	9b05      	ldr	r3, [sp, #20]
 80098e2:	c302      	stmia	r3!, {r1}
 80098e4:	9305      	str	r3, [sp, #20]
 80098e6:	9b03      	ldr	r3, [sp, #12]
 80098e8:	42a3      	cmp	r3, r4
 80098ea:	d8e7      	bhi.n	80098bc <__mdiff+0x84>
 80098ec:	0039      	movs	r1, r7
 80098ee:	9c03      	ldr	r4, [sp, #12]
 80098f0:	3115      	adds	r1, #21
 80098f2:	2304      	movs	r3, #4
 80098f4:	428c      	cmp	r4, r1
 80098f6:	d304      	bcc.n	8009902 <__mdiff+0xca>
 80098f8:	1be3      	subs	r3, r4, r7
 80098fa:	3b15      	subs	r3, #21
 80098fc:	089b      	lsrs	r3, r3, #2
 80098fe:	3301      	adds	r3, #1
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	9901      	ldr	r1, [sp, #4]
 8009904:	18cd      	adds	r5, r1, r3
 8009906:	9904      	ldr	r1, [sp, #16]
 8009908:	002e      	movs	r6, r5
 800990a:	18cb      	adds	r3, r1, r3
 800990c:	001f      	movs	r7, r3
 800990e:	9902      	ldr	r1, [sp, #8]
 8009910:	428e      	cmp	r6, r1
 8009912:	d311      	bcc.n	8009938 <__mdiff+0x100>
 8009914:	9c02      	ldr	r4, [sp, #8]
 8009916:	1ee9      	subs	r1, r5, #3
 8009918:	2000      	movs	r0, #0
 800991a:	428c      	cmp	r4, r1
 800991c:	d304      	bcc.n	8009928 <__mdiff+0xf0>
 800991e:	0021      	movs	r1, r4
 8009920:	3103      	adds	r1, #3
 8009922:	1b49      	subs	r1, r1, r5
 8009924:	0889      	lsrs	r1, r1, #2
 8009926:	0088      	lsls	r0, r1, #2
 8009928:	181b      	adds	r3, r3, r0
 800992a:	3b04      	subs	r3, #4
 800992c:	6819      	ldr	r1, [r3, #0]
 800992e:	2900      	cmp	r1, #0
 8009930:	d010      	beq.n	8009954 <__mdiff+0x11c>
 8009932:	9b00      	ldr	r3, [sp, #0]
 8009934:	6113      	str	r3, [r2, #16]
 8009936:	e798      	b.n	800986a <__mdiff+0x32>
 8009938:	4684      	mov	ip, r0
 800993a:	ce02      	ldmia	r6!, {r1}
 800993c:	b288      	uxth	r0, r1
 800993e:	4460      	add	r0, ip
 8009940:	1400      	asrs	r0, r0, #16
 8009942:	0c0c      	lsrs	r4, r1, #16
 8009944:	1904      	adds	r4, r0, r4
 8009946:	4461      	add	r1, ip
 8009948:	1420      	asrs	r0, r4, #16
 800994a:	b289      	uxth	r1, r1
 800994c:	0424      	lsls	r4, r4, #16
 800994e:	4321      	orrs	r1, r4
 8009950:	c702      	stmia	r7!, {r1}
 8009952:	e7dc      	b.n	800990e <__mdiff+0xd6>
 8009954:	9900      	ldr	r1, [sp, #0]
 8009956:	3901      	subs	r1, #1
 8009958:	9100      	str	r1, [sp, #0]
 800995a:	e7e6      	b.n	800992a <__mdiff+0xf2>
 800995c:	0800a7ad 	.word	0x0800a7ad
 8009960:	0800a7be 	.word	0x0800a7be
 8009964:	00000237 	.word	0x00000237
 8009968:	00000245 	.word	0x00000245

0800996c <__d2b>:
 800996c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800996e:	2101      	movs	r1, #1
 8009970:	0016      	movs	r6, r2
 8009972:	001f      	movs	r7, r3
 8009974:	f7ff fcbe 	bl	80092f4 <_Balloc>
 8009978:	1e04      	subs	r4, r0, #0
 800997a:	d105      	bne.n	8009988 <__d2b+0x1c>
 800997c:	0022      	movs	r2, r4
 800997e:	4b25      	ldr	r3, [pc, #148]	@ (8009a14 <__d2b+0xa8>)
 8009980:	4825      	ldr	r0, [pc, #148]	@ (8009a18 <__d2b+0xac>)
 8009982:	4926      	ldr	r1, [pc, #152]	@ (8009a1c <__d2b+0xb0>)
 8009984:	f000 fa86 	bl	8009e94 <__assert_func>
 8009988:	033b      	lsls	r3, r7, #12
 800998a:	007d      	lsls	r5, r7, #1
 800998c:	0b1b      	lsrs	r3, r3, #12
 800998e:	0d6d      	lsrs	r5, r5, #21
 8009990:	d002      	beq.n	8009998 <__d2b+0x2c>
 8009992:	2280      	movs	r2, #128	@ 0x80
 8009994:	0352      	lsls	r2, r2, #13
 8009996:	4313      	orrs	r3, r2
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	2e00      	cmp	r6, #0
 800999c:	d025      	beq.n	80099ea <__d2b+0x7e>
 800999e:	4668      	mov	r0, sp
 80099a0:	9600      	str	r6, [sp, #0]
 80099a2:	f7ff fd74 	bl	800948e <__lo0bits>
 80099a6:	9b01      	ldr	r3, [sp, #4]
 80099a8:	9900      	ldr	r1, [sp, #0]
 80099aa:	2800      	cmp	r0, #0
 80099ac:	d01b      	beq.n	80099e6 <__d2b+0x7a>
 80099ae:	2220      	movs	r2, #32
 80099b0:	001e      	movs	r6, r3
 80099b2:	1a12      	subs	r2, r2, r0
 80099b4:	4096      	lsls	r6, r2
 80099b6:	0032      	movs	r2, r6
 80099b8:	40c3      	lsrs	r3, r0
 80099ba:	430a      	orrs	r2, r1
 80099bc:	6162      	str	r2, [r4, #20]
 80099be:	9301      	str	r3, [sp, #4]
 80099c0:	9e01      	ldr	r6, [sp, #4]
 80099c2:	61a6      	str	r6, [r4, #24]
 80099c4:	1e73      	subs	r3, r6, #1
 80099c6:	419e      	sbcs	r6, r3
 80099c8:	3601      	adds	r6, #1
 80099ca:	6126      	str	r6, [r4, #16]
 80099cc:	2d00      	cmp	r5, #0
 80099ce:	d014      	beq.n	80099fa <__d2b+0x8e>
 80099d0:	2635      	movs	r6, #53	@ 0x35
 80099d2:	4b13      	ldr	r3, [pc, #76]	@ (8009a20 <__d2b+0xb4>)
 80099d4:	18ed      	adds	r5, r5, r3
 80099d6:	9b08      	ldr	r3, [sp, #32]
 80099d8:	182d      	adds	r5, r5, r0
 80099da:	601d      	str	r5, [r3, #0]
 80099dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099de:	1a36      	subs	r6, r6, r0
 80099e0:	601e      	str	r6, [r3, #0]
 80099e2:	0020      	movs	r0, r4
 80099e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099e6:	6161      	str	r1, [r4, #20]
 80099e8:	e7ea      	b.n	80099c0 <__d2b+0x54>
 80099ea:	a801      	add	r0, sp, #4
 80099ec:	f7ff fd4f 	bl	800948e <__lo0bits>
 80099f0:	9b01      	ldr	r3, [sp, #4]
 80099f2:	2601      	movs	r6, #1
 80099f4:	6163      	str	r3, [r4, #20]
 80099f6:	3020      	adds	r0, #32
 80099f8:	e7e7      	b.n	80099ca <__d2b+0x5e>
 80099fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009a24 <__d2b+0xb8>)
 80099fc:	18c0      	adds	r0, r0, r3
 80099fe:	9b08      	ldr	r3, [sp, #32]
 8009a00:	6018      	str	r0, [r3, #0]
 8009a02:	4b09      	ldr	r3, [pc, #36]	@ (8009a28 <__d2b+0xbc>)
 8009a04:	18f3      	adds	r3, r6, r3
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	18e3      	adds	r3, r4, r3
 8009a0a:	6958      	ldr	r0, [r3, #20]
 8009a0c:	f7ff fd1e 	bl	800944c <__hi0bits>
 8009a10:	0176      	lsls	r6, r6, #5
 8009a12:	e7e3      	b.n	80099dc <__d2b+0x70>
 8009a14:	0800a7ad 	.word	0x0800a7ad
 8009a18:	0800a7be 	.word	0x0800a7be
 8009a1c:	0000030f 	.word	0x0000030f
 8009a20:	fffffbcd 	.word	0xfffffbcd
 8009a24:	fffffbce 	.word	0xfffffbce
 8009a28:	3fffffff 	.word	0x3fffffff

08009a2c <__ssputs_r>:
 8009a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a2e:	688e      	ldr	r6, [r1, #8]
 8009a30:	b085      	sub	sp, #20
 8009a32:	001f      	movs	r7, r3
 8009a34:	000c      	movs	r4, r1
 8009a36:	680b      	ldr	r3, [r1, #0]
 8009a38:	9002      	str	r0, [sp, #8]
 8009a3a:	9203      	str	r2, [sp, #12]
 8009a3c:	42be      	cmp	r6, r7
 8009a3e:	d830      	bhi.n	8009aa2 <__ssputs_r+0x76>
 8009a40:	210c      	movs	r1, #12
 8009a42:	5e62      	ldrsh	r2, [r4, r1]
 8009a44:	2190      	movs	r1, #144	@ 0x90
 8009a46:	00c9      	lsls	r1, r1, #3
 8009a48:	420a      	tst	r2, r1
 8009a4a:	d028      	beq.n	8009a9e <__ssputs_r+0x72>
 8009a4c:	2003      	movs	r0, #3
 8009a4e:	6921      	ldr	r1, [r4, #16]
 8009a50:	1a5b      	subs	r3, r3, r1
 8009a52:	9301      	str	r3, [sp, #4]
 8009a54:	6963      	ldr	r3, [r4, #20]
 8009a56:	4343      	muls	r3, r0
 8009a58:	9801      	ldr	r0, [sp, #4]
 8009a5a:	0fdd      	lsrs	r5, r3, #31
 8009a5c:	18ed      	adds	r5, r5, r3
 8009a5e:	1c7b      	adds	r3, r7, #1
 8009a60:	181b      	adds	r3, r3, r0
 8009a62:	106d      	asrs	r5, r5, #1
 8009a64:	42ab      	cmp	r3, r5
 8009a66:	d900      	bls.n	8009a6a <__ssputs_r+0x3e>
 8009a68:	001d      	movs	r5, r3
 8009a6a:	0552      	lsls	r2, r2, #21
 8009a6c:	d528      	bpl.n	8009ac0 <__ssputs_r+0x94>
 8009a6e:	0029      	movs	r1, r5
 8009a70:	9802      	ldr	r0, [sp, #8]
 8009a72:	f7ff fbaf 	bl	80091d4 <_malloc_r>
 8009a76:	1e06      	subs	r6, r0, #0
 8009a78:	d02c      	beq.n	8009ad4 <__ssputs_r+0xa8>
 8009a7a:	9a01      	ldr	r2, [sp, #4]
 8009a7c:	6921      	ldr	r1, [r4, #16]
 8009a7e:	f7fe fcb5 	bl	80083ec <memcpy>
 8009a82:	89a2      	ldrh	r2, [r4, #12]
 8009a84:	4b18      	ldr	r3, [pc, #96]	@ (8009ae8 <__ssputs_r+0xbc>)
 8009a86:	401a      	ands	r2, r3
 8009a88:	2380      	movs	r3, #128	@ 0x80
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	6126      	str	r6, [r4, #16]
 8009a92:	18f6      	adds	r6, r6, r3
 8009a94:	6026      	str	r6, [r4, #0]
 8009a96:	003e      	movs	r6, r7
 8009a98:	6165      	str	r5, [r4, #20]
 8009a9a:	1aed      	subs	r5, r5, r3
 8009a9c:	60a5      	str	r5, [r4, #8]
 8009a9e:	42be      	cmp	r6, r7
 8009aa0:	d900      	bls.n	8009aa4 <__ssputs_r+0x78>
 8009aa2:	003e      	movs	r6, r7
 8009aa4:	0032      	movs	r2, r6
 8009aa6:	9903      	ldr	r1, [sp, #12]
 8009aa8:	6820      	ldr	r0, [r4, #0]
 8009aaa:	f000 f9ce 	bl	8009e4a <memmove>
 8009aae:	2000      	movs	r0, #0
 8009ab0:	68a3      	ldr	r3, [r4, #8]
 8009ab2:	1b9b      	subs	r3, r3, r6
 8009ab4:	60a3      	str	r3, [r4, #8]
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	199b      	adds	r3, r3, r6
 8009aba:	6023      	str	r3, [r4, #0]
 8009abc:	b005      	add	sp, #20
 8009abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ac0:	002a      	movs	r2, r5
 8009ac2:	9802      	ldr	r0, [sp, #8]
 8009ac4:	f000 fa43 	bl	8009f4e <_realloc_r>
 8009ac8:	1e06      	subs	r6, r0, #0
 8009aca:	d1e0      	bne.n	8009a8e <__ssputs_r+0x62>
 8009acc:	6921      	ldr	r1, [r4, #16]
 8009ace:	9802      	ldr	r0, [sp, #8]
 8009ad0:	f7ff fb0a 	bl	80090e8 <_free_r>
 8009ad4:	230c      	movs	r3, #12
 8009ad6:	2001      	movs	r0, #1
 8009ad8:	9a02      	ldr	r2, [sp, #8]
 8009ada:	4240      	negs	r0, r0
 8009adc:	6013      	str	r3, [r2, #0]
 8009ade:	89a2      	ldrh	r2, [r4, #12]
 8009ae0:	3334      	adds	r3, #52	@ 0x34
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	81a3      	strh	r3, [r4, #12]
 8009ae6:	e7e9      	b.n	8009abc <__ssputs_r+0x90>
 8009ae8:	fffffb7f 	.word	0xfffffb7f

08009aec <_svfiprintf_r>:
 8009aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aee:	b0a1      	sub	sp, #132	@ 0x84
 8009af0:	9003      	str	r0, [sp, #12]
 8009af2:	001d      	movs	r5, r3
 8009af4:	898b      	ldrh	r3, [r1, #12]
 8009af6:	000f      	movs	r7, r1
 8009af8:	0016      	movs	r6, r2
 8009afa:	061b      	lsls	r3, r3, #24
 8009afc:	d511      	bpl.n	8009b22 <_svfiprintf_r+0x36>
 8009afe:	690b      	ldr	r3, [r1, #16]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d10e      	bne.n	8009b22 <_svfiprintf_r+0x36>
 8009b04:	2140      	movs	r1, #64	@ 0x40
 8009b06:	f7ff fb65 	bl	80091d4 <_malloc_r>
 8009b0a:	6038      	str	r0, [r7, #0]
 8009b0c:	6138      	str	r0, [r7, #16]
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	d105      	bne.n	8009b1e <_svfiprintf_r+0x32>
 8009b12:	230c      	movs	r3, #12
 8009b14:	9a03      	ldr	r2, [sp, #12]
 8009b16:	6013      	str	r3, [r2, #0]
 8009b18:	2001      	movs	r0, #1
 8009b1a:	4240      	negs	r0, r0
 8009b1c:	e0cf      	b.n	8009cbe <_svfiprintf_r+0x1d2>
 8009b1e:	2340      	movs	r3, #64	@ 0x40
 8009b20:	617b      	str	r3, [r7, #20]
 8009b22:	2300      	movs	r3, #0
 8009b24:	ac08      	add	r4, sp, #32
 8009b26:	6163      	str	r3, [r4, #20]
 8009b28:	3320      	adds	r3, #32
 8009b2a:	7663      	strb	r3, [r4, #25]
 8009b2c:	3310      	adds	r3, #16
 8009b2e:	76a3      	strb	r3, [r4, #26]
 8009b30:	9507      	str	r5, [sp, #28]
 8009b32:	0035      	movs	r5, r6
 8009b34:	782b      	ldrb	r3, [r5, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d001      	beq.n	8009b3e <_svfiprintf_r+0x52>
 8009b3a:	2b25      	cmp	r3, #37	@ 0x25
 8009b3c:	d148      	bne.n	8009bd0 <_svfiprintf_r+0xe4>
 8009b3e:	1bab      	subs	r3, r5, r6
 8009b40:	9305      	str	r3, [sp, #20]
 8009b42:	42b5      	cmp	r5, r6
 8009b44:	d00b      	beq.n	8009b5e <_svfiprintf_r+0x72>
 8009b46:	0032      	movs	r2, r6
 8009b48:	0039      	movs	r1, r7
 8009b4a:	9803      	ldr	r0, [sp, #12]
 8009b4c:	f7ff ff6e 	bl	8009a2c <__ssputs_r>
 8009b50:	3001      	adds	r0, #1
 8009b52:	d100      	bne.n	8009b56 <_svfiprintf_r+0x6a>
 8009b54:	e0ae      	b.n	8009cb4 <_svfiprintf_r+0x1c8>
 8009b56:	6963      	ldr	r3, [r4, #20]
 8009b58:	9a05      	ldr	r2, [sp, #20]
 8009b5a:	189b      	adds	r3, r3, r2
 8009b5c:	6163      	str	r3, [r4, #20]
 8009b5e:	782b      	ldrb	r3, [r5, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d100      	bne.n	8009b66 <_svfiprintf_r+0x7a>
 8009b64:	e0a6      	b.n	8009cb4 <_svfiprintf_r+0x1c8>
 8009b66:	2201      	movs	r2, #1
 8009b68:	2300      	movs	r3, #0
 8009b6a:	4252      	negs	r2, r2
 8009b6c:	6062      	str	r2, [r4, #4]
 8009b6e:	a904      	add	r1, sp, #16
 8009b70:	3254      	adds	r2, #84	@ 0x54
 8009b72:	1852      	adds	r2, r2, r1
 8009b74:	1c6e      	adds	r6, r5, #1
 8009b76:	6023      	str	r3, [r4, #0]
 8009b78:	60e3      	str	r3, [r4, #12]
 8009b7a:	60a3      	str	r3, [r4, #8]
 8009b7c:	7013      	strb	r3, [r2, #0]
 8009b7e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009b80:	4b54      	ldr	r3, [pc, #336]	@ (8009cd4 <_svfiprintf_r+0x1e8>)
 8009b82:	2205      	movs	r2, #5
 8009b84:	0018      	movs	r0, r3
 8009b86:	7831      	ldrb	r1, [r6, #0]
 8009b88:	9305      	str	r3, [sp, #20]
 8009b8a:	f7fe fc24 	bl	80083d6 <memchr>
 8009b8e:	1c75      	adds	r5, r6, #1
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d11f      	bne.n	8009bd4 <_svfiprintf_r+0xe8>
 8009b94:	6822      	ldr	r2, [r4, #0]
 8009b96:	06d3      	lsls	r3, r2, #27
 8009b98:	d504      	bpl.n	8009ba4 <_svfiprintf_r+0xb8>
 8009b9a:	2353      	movs	r3, #83	@ 0x53
 8009b9c:	a904      	add	r1, sp, #16
 8009b9e:	185b      	adds	r3, r3, r1
 8009ba0:	2120      	movs	r1, #32
 8009ba2:	7019      	strb	r1, [r3, #0]
 8009ba4:	0713      	lsls	r3, r2, #28
 8009ba6:	d504      	bpl.n	8009bb2 <_svfiprintf_r+0xc6>
 8009ba8:	2353      	movs	r3, #83	@ 0x53
 8009baa:	a904      	add	r1, sp, #16
 8009bac:	185b      	adds	r3, r3, r1
 8009bae:	212b      	movs	r1, #43	@ 0x2b
 8009bb0:	7019      	strb	r1, [r3, #0]
 8009bb2:	7833      	ldrb	r3, [r6, #0]
 8009bb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bb6:	d016      	beq.n	8009be6 <_svfiprintf_r+0xfa>
 8009bb8:	0035      	movs	r5, r6
 8009bba:	2100      	movs	r1, #0
 8009bbc:	200a      	movs	r0, #10
 8009bbe:	68e3      	ldr	r3, [r4, #12]
 8009bc0:	782a      	ldrb	r2, [r5, #0]
 8009bc2:	1c6e      	adds	r6, r5, #1
 8009bc4:	3a30      	subs	r2, #48	@ 0x30
 8009bc6:	2a09      	cmp	r2, #9
 8009bc8:	d950      	bls.n	8009c6c <_svfiprintf_r+0x180>
 8009bca:	2900      	cmp	r1, #0
 8009bcc:	d111      	bne.n	8009bf2 <_svfiprintf_r+0x106>
 8009bce:	e017      	b.n	8009c00 <_svfiprintf_r+0x114>
 8009bd0:	3501      	adds	r5, #1
 8009bd2:	e7af      	b.n	8009b34 <_svfiprintf_r+0x48>
 8009bd4:	9b05      	ldr	r3, [sp, #20]
 8009bd6:	6822      	ldr	r2, [r4, #0]
 8009bd8:	1ac0      	subs	r0, r0, r3
 8009bda:	2301      	movs	r3, #1
 8009bdc:	4083      	lsls	r3, r0
 8009bde:	4313      	orrs	r3, r2
 8009be0:	002e      	movs	r6, r5
 8009be2:	6023      	str	r3, [r4, #0]
 8009be4:	e7cc      	b.n	8009b80 <_svfiprintf_r+0x94>
 8009be6:	9b07      	ldr	r3, [sp, #28]
 8009be8:	1d19      	adds	r1, r3, #4
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	9107      	str	r1, [sp, #28]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	db01      	blt.n	8009bf6 <_svfiprintf_r+0x10a>
 8009bf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bf4:	e004      	b.n	8009c00 <_svfiprintf_r+0x114>
 8009bf6:	425b      	negs	r3, r3
 8009bf8:	60e3      	str	r3, [r4, #12]
 8009bfa:	2302      	movs	r3, #2
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	6023      	str	r3, [r4, #0]
 8009c00:	782b      	ldrb	r3, [r5, #0]
 8009c02:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c04:	d10c      	bne.n	8009c20 <_svfiprintf_r+0x134>
 8009c06:	786b      	ldrb	r3, [r5, #1]
 8009c08:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c0a:	d134      	bne.n	8009c76 <_svfiprintf_r+0x18a>
 8009c0c:	9b07      	ldr	r3, [sp, #28]
 8009c0e:	3502      	adds	r5, #2
 8009c10:	1d1a      	adds	r2, r3, #4
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	9207      	str	r2, [sp, #28]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	da01      	bge.n	8009c1e <_svfiprintf_r+0x132>
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	425b      	negs	r3, r3
 8009c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c20:	4e2d      	ldr	r6, [pc, #180]	@ (8009cd8 <_svfiprintf_r+0x1ec>)
 8009c22:	2203      	movs	r2, #3
 8009c24:	0030      	movs	r0, r6
 8009c26:	7829      	ldrb	r1, [r5, #0]
 8009c28:	f7fe fbd5 	bl	80083d6 <memchr>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d006      	beq.n	8009c3e <_svfiprintf_r+0x152>
 8009c30:	2340      	movs	r3, #64	@ 0x40
 8009c32:	1b80      	subs	r0, r0, r6
 8009c34:	4083      	lsls	r3, r0
 8009c36:	6822      	ldr	r2, [r4, #0]
 8009c38:	3501      	adds	r5, #1
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	7829      	ldrb	r1, [r5, #0]
 8009c40:	2206      	movs	r2, #6
 8009c42:	4826      	ldr	r0, [pc, #152]	@ (8009cdc <_svfiprintf_r+0x1f0>)
 8009c44:	1c6e      	adds	r6, r5, #1
 8009c46:	7621      	strb	r1, [r4, #24]
 8009c48:	f7fe fbc5 	bl	80083d6 <memchr>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d038      	beq.n	8009cc2 <_svfiprintf_r+0x1d6>
 8009c50:	4b23      	ldr	r3, [pc, #140]	@ (8009ce0 <_svfiprintf_r+0x1f4>)
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d122      	bne.n	8009c9c <_svfiprintf_r+0x1b0>
 8009c56:	2207      	movs	r2, #7
 8009c58:	9b07      	ldr	r3, [sp, #28]
 8009c5a:	3307      	adds	r3, #7
 8009c5c:	4393      	bics	r3, r2
 8009c5e:	3308      	adds	r3, #8
 8009c60:	9307      	str	r3, [sp, #28]
 8009c62:	6963      	ldr	r3, [r4, #20]
 8009c64:	9a04      	ldr	r2, [sp, #16]
 8009c66:	189b      	adds	r3, r3, r2
 8009c68:	6163      	str	r3, [r4, #20]
 8009c6a:	e762      	b.n	8009b32 <_svfiprintf_r+0x46>
 8009c6c:	4343      	muls	r3, r0
 8009c6e:	0035      	movs	r5, r6
 8009c70:	2101      	movs	r1, #1
 8009c72:	189b      	adds	r3, r3, r2
 8009c74:	e7a4      	b.n	8009bc0 <_svfiprintf_r+0xd4>
 8009c76:	2300      	movs	r3, #0
 8009c78:	200a      	movs	r0, #10
 8009c7a:	0019      	movs	r1, r3
 8009c7c:	3501      	adds	r5, #1
 8009c7e:	6063      	str	r3, [r4, #4]
 8009c80:	782a      	ldrb	r2, [r5, #0]
 8009c82:	1c6e      	adds	r6, r5, #1
 8009c84:	3a30      	subs	r2, #48	@ 0x30
 8009c86:	2a09      	cmp	r2, #9
 8009c88:	d903      	bls.n	8009c92 <_svfiprintf_r+0x1a6>
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d0c8      	beq.n	8009c20 <_svfiprintf_r+0x134>
 8009c8e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c90:	e7c6      	b.n	8009c20 <_svfiprintf_r+0x134>
 8009c92:	4341      	muls	r1, r0
 8009c94:	0035      	movs	r5, r6
 8009c96:	2301      	movs	r3, #1
 8009c98:	1889      	adds	r1, r1, r2
 8009c9a:	e7f1      	b.n	8009c80 <_svfiprintf_r+0x194>
 8009c9c:	aa07      	add	r2, sp, #28
 8009c9e:	9200      	str	r2, [sp, #0]
 8009ca0:	0021      	movs	r1, r4
 8009ca2:	003a      	movs	r2, r7
 8009ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8009ce4 <_svfiprintf_r+0x1f8>)
 8009ca6:	9803      	ldr	r0, [sp, #12]
 8009ca8:	f7fd fe0e 	bl	80078c8 <_printf_float>
 8009cac:	9004      	str	r0, [sp, #16]
 8009cae:	9b04      	ldr	r3, [sp, #16]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	d1d6      	bne.n	8009c62 <_svfiprintf_r+0x176>
 8009cb4:	89bb      	ldrh	r3, [r7, #12]
 8009cb6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009cb8:	065b      	lsls	r3, r3, #25
 8009cba:	d500      	bpl.n	8009cbe <_svfiprintf_r+0x1d2>
 8009cbc:	e72c      	b.n	8009b18 <_svfiprintf_r+0x2c>
 8009cbe:	b021      	add	sp, #132	@ 0x84
 8009cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cc2:	aa07      	add	r2, sp, #28
 8009cc4:	9200      	str	r2, [sp, #0]
 8009cc6:	0021      	movs	r1, r4
 8009cc8:	003a      	movs	r2, r7
 8009cca:	4b06      	ldr	r3, [pc, #24]	@ (8009ce4 <_svfiprintf_r+0x1f8>)
 8009ccc:	9803      	ldr	r0, [sp, #12]
 8009cce:	f7fe f8a9 	bl	8007e24 <_printf_i>
 8009cd2:	e7eb      	b.n	8009cac <_svfiprintf_r+0x1c0>
 8009cd4:	0800a817 	.word	0x0800a817
 8009cd8:	0800a81d 	.word	0x0800a81d
 8009cdc:	0800a821 	.word	0x0800a821
 8009ce0:	080078c9 	.word	0x080078c9
 8009ce4:	08009a2d 	.word	0x08009a2d

08009ce8 <__sflush_r>:
 8009ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cea:	220c      	movs	r2, #12
 8009cec:	5e8b      	ldrsh	r3, [r1, r2]
 8009cee:	0005      	movs	r5, r0
 8009cf0:	000c      	movs	r4, r1
 8009cf2:	071a      	lsls	r2, r3, #28
 8009cf4:	d456      	bmi.n	8009da4 <__sflush_r+0xbc>
 8009cf6:	684a      	ldr	r2, [r1, #4]
 8009cf8:	2a00      	cmp	r2, #0
 8009cfa:	dc02      	bgt.n	8009d02 <__sflush_r+0x1a>
 8009cfc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8009cfe:	2a00      	cmp	r2, #0
 8009d00:	dd4e      	ble.n	8009da0 <__sflush_r+0xb8>
 8009d02:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009d04:	2f00      	cmp	r7, #0
 8009d06:	d04b      	beq.n	8009da0 <__sflush_r+0xb8>
 8009d08:	2200      	movs	r2, #0
 8009d0a:	2080      	movs	r0, #128	@ 0x80
 8009d0c:	682e      	ldr	r6, [r5, #0]
 8009d0e:	602a      	str	r2, [r5, #0]
 8009d10:	001a      	movs	r2, r3
 8009d12:	0140      	lsls	r0, r0, #5
 8009d14:	6a21      	ldr	r1, [r4, #32]
 8009d16:	4002      	ands	r2, r0
 8009d18:	4203      	tst	r3, r0
 8009d1a:	d033      	beq.n	8009d84 <__sflush_r+0x9c>
 8009d1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d1e:	89a3      	ldrh	r3, [r4, #12]
 8009d20:	075b      	lsls	r3, r3, #29
 8009d22:	d506      	bpl.n	8009d32 <__sflush_r+0x4a>
 8009d24:	6863      	ldr	r3, [r4, #4]
 8009d26:	1ad2      	subs	r2, r2, r3
 8009d28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d001      	beq.n	8009d32 <__sflush_r+0x4a>
 8009d2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d30:	1ad2      	subs	r2, r2, r3
 8009d32:	2300      	movs	r3, #0
 8009d34:	0028      	movs	r0, r5
 8009d36:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8009d38:	6a21      	ldr	r1, [r4, #32]
 8009d3a:	47b8      	blx	r7
 8009d3c:	89a2      	ldrh	r2, [r4, #12]
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	d106      	bne.n	8009d50 <__sflush_r+0x68>
 8009d42:	6829      	ldr	r1, [r5, #0]
 8009d44:	291d      	cmp	r1, #29
 8009d46:	d846      	bhi.n	8009dd6 <__sflush_r+0xee>
 8009d48:	4b29      	ldr	r3, [pc, #164]	@ (8009df0 <__sflush_r+0x108>)
 8009d4a:	40cb      	lsrs	r3, r1
 8009d4c:	07db      	lsls	r3, r3, #31
 8009d4e:	d542      	bpl.n	8009dd6 <__sflush_r+0xee>
 8009d50:	2300      	movs	r3, #0
 8009d52:	6063      	str	r3, [r4, #4]
 8009d54:	6923      	ldr	r3, [r4, #16]
 8009d56:	6023      	str	r3, [r4, #0]
 8009d58:	04d2      	lsls	r2, r2, #19
 8009d5a:	d505      	bpl.n	8009d68 <__sflush_r+0x80>
 8009d5c:	1c43      	adds	r3, r0, #1
 8009d5e:	d102      	bne.n	8009d66 <__sflush_r+0x7e>
 8009d60:	682b      	ldr	r3, [r5, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d100      	bne.n	8009d68 <__sflush_r+0x80>
 8009d66:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d6a:	602e      	str	r6, [r5, #0]
 8009d6c:	2900      	cmp	r1, #0
 8009d6e:	d017      	beq.n	8009da0 <__sflush_r+0xb8>
 8009d70:	0023      	movs	r3, r4
 8009d72:	3344      	adds	r3, #68	@ 0x44
 8009d74:	4299      	cmp	r1, r3
 8009d76:	d002      	beq.n	8009d7e <__sflush_r+0x96>
 8009d78:	0028      	movs	r0, r5
 8009d7a:	f7ff f9b5 	bl	80090e8 <_free_r>
 8009d7e:	2300      	movs	r3, #0
 8009d80:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d82:	e00d      	b.n	8009da0 <__sflush_r+0xb8>
 8009d84:	2301      	movs	r3, #1
 8009d86:	0028      	movs	r0, r5
 8009d88:	47b8      	blx	r7
 8009d8a:	0002      	movs	r2, r0
 8009d8c:	1c43      	adds	r3, r0, #1
 8009d8e:	d1c6      	bne.n	8009d1e <__sflush_r+0x36>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d0c3      	beq.n	8009d1e <__sflush_r+0x36>
 8009d96:	2b1d      	cmp	r3, #29
 8009d98:	d001      	beq.n	8009d9e <__sflush_r+0xb6>
 8009d9a:	2b16      	cmp	r3, #22
 8009d9c:	d11a      	bne.n	8009dd4 <__sflush_r+0xec>
 8009d9e:	602e      	str	r6, [r5, #0]
 8009da0:	2000      	movs	r0, #0
 8009da2:	e01e      	b.n	8009de2 <__sflush_r+0xfa>
 8009da4:	690e      	ldr	r6, [r1, #16]
 8009da6:	2e00      	cmp	r6, #0
 8009da8:	d0fa      	beq.n	8009da0 <__sflush_r+0xb8>
 8009daa:	680f      	ldr	r7, [r1, #0]
 8009dac:	600e      	str	r6, [r1, #0]
 8009dae:	1bba      	subs	r2, r7, r6
 8009db0:	9201      	str	r2, [sp, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	079b      	lsls	r3, r3, #30
 8009db6:	d100      	bne.n	8009dba <__sflush_r+0xd2>
 8009db8:	694a      	ldr	r2, [r1, #20]
 8009dba:	60a2      	str	r2, [r4, #8]
 8009dbc:	9b01      	ldr	r3, [sp, #4]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	ddee      	ble.n	8009da0 <__sflush_r+0xb8>
 8009dc2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009dc4:	0032      	movs	r2, r6
 8009dc6:	001f      	movs	r7, r3
 8009dc8:	0028      	movs	r0, r5
 8009dca:	9b01      	ldr	r3, [sp, #4]
 8009dcc:	6a21      	ldr	r1, [r4, #32]
 8009dce:	47b8      	blx	r7
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	dc07      	bgt.n	8009de4 <__sflush_r+0xfc>
 8009dd4:	89a2      	ldrh	r2, [r4, #12]
 8009dd6:	2340      	movs	r3, #64	@ 0x40
 8009dd8:	2001      	movs	r0, #1
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	b21b      	sxth	r3, r3
 8009dde:	81a3      	strh	r3, [r4, #12]
 8009de0:	4240      	negs	r0, r0
 8009de2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009de4:	9b01      	ldr	r3, [sp, #4]
 8009de6:	1836      	adds	r6, r6, r0
 8009de8:	1a1b      	subs	r3, r3, r0
 8009dea:	9301      	str	r3, [sp, #4]
 8009dec:	e7e6      	b.n	8009dbc <__sflush_r+0xd4>
 8009dee:	46c0      	nop			@ (mov r8, r8)
 8009df0:	20400001 	.word	0x20400001

08009df4 <_fflush_r>:
 8009df4:	690b      	ldr	r3, [r1, #16]
 8009df6:	b570      	push	{r4, r5, r6, lr}
 8009df8:	0005      	movs	r5, r0
 8009dfa:	000c      	movs	r4, r1
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d102      	bne.n	8009e06 <_fflush_r+0x12>
 8009e00:	2500      	movs	r5, #0
 8009e02:	0028      	movs	r0, r5
 8009e04:	bd70      	pop	{r4, r5, r6, pc}
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d004      	beq.n	8009e14 <_fflush_r+0x20>
 8009e0a:	6a03      	ldr	r3, [r0, #32]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <_fflush_r+0x20>
 8009e10:	f7fe f9a4 	bl	800815c <__sinit>
 8009e14:	220c      	movs	r2, #12
 8009e16:	5ea3      	ldrsh	r3, [r4, r2]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0f1      	beq.n	8009e00 <_fflush_r+0xc>
 8009e1c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e1e:	07d2      	lsls	r2, r2, #31
 8009e20:	d404      	bmi.n	8009e2c <_fflush_r+0x38>
 8009e22:	059b      	lsls	r3, r3, #22
 8009e24:	d402      	bmi.n	8009e2c <_fflush_r+0x38>
 8009e26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e28:	f7fe fad3 	bl	80083d2 <__retarget_lock_acquire_recursive>
 8009e2c:	0028      	movs	r0, r5
 8009e2e:	0021      	movs	r1, r4
 8009e30:	f7ff ff5a 	bl	8009ce8 <__sflush_r>
 8009e34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e36:	0005      	movs	r5, r0
 8009e38:	07db      	lsls	r3, r3, #31
 8009e3a:	d4e2      	bmi.n	8009e02 <_fflush_r+0xe>
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	059b      	lsls	r3, r3, #22
 8009e40:	d4df      	bmi.n	8009e02 <_fflush_r+0xe>
 8009e42:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e44:	f7fe fac6 	bl	80083d4 <__retarget_lock_release_recursive>
 8009e48:	e7db      	b.n	8009e02 <_fflush_r+0xe>

08009e4a <memmove>:
 8009e4a:	b510      	push	{r4, lr}
 8009e4c:	4288      	cmp	r0, r1
 8009e4e:	d902      	bls.n	8009e56 <memmove+0xc>
 8009e50:	188b      	adds	r3, r1, r2
 8009e52:	4298      	cmp	r0, r3
 8009e54:	d308      	bcc.n	8009e68 <memmove+0x1e>
 8009e56:	2300      	movs	r3, #0
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d007      	beq.n	8009e6c <memmove+0x22>
 8009e5c:	5ccc      	ldrb	r4, [r1, r3]
 8009e5e:	54c4      	strb	r4, [r0, r3]
 8009e60:	3301      	adds	r3, #1
 8009e62:	e7f9      	b.n	8009e58 <memmove+0xe>
 8009e64:	5c8b      	ldrb	r3, [r1, r2]
 8009e66:	5483      	strb	r3, [r0, r2]
 8009e68:	3a01      	subs	r2, #1
 8009e6a:	d2fb      	bcs.n	8009e64 <memmove+0x1a>
 8009e6c:	bd10      	pop	{r4, pc}
	...

08009e70 <_sbrk_r>:
 8009e70:	2300      	movs	r3, #0
 8009e72:	b570      	push	{r4, r5, r6, lr}
 8009e74:	4d06      	ldr	r5, [pc, #24]	@ (8009e90 <_sbrk_r+0x20>)
 8009e76:	0004      	movs	r4, r0
 8009e78:	0008      	movs	r0, r1
 8009e7a:	602b      	str	r3, [r5, #0]
 8009e7c:	f7fa f842 	bl	8003f04 <_sbrk>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d103      	bne.n	8009e8c <_sbrk_r+0x1c>
 8009e84:	682b      	ldr	r3, [r5, #0]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d000      	beq.n	8009e8c <_sbrk_r+0x1c>
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	bd70      	pop	{r4, r5, r6, pc}
 8009e8e:	46c0      	nop			@ (mov r8, r8)
 8009e90:	20001cbc 	.word	0x20001cbc

08009e94 <__assert_func>:
 8009e94:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009e96:	0014      	movs	r4, r2
 8009e98:	001a      	movs	r2, r3
 8009e9a:	4b09      	ldr	r3, [pc, #36]	@ (8009ec0 <__assert_func+0x2c>)
 8009e9c:	0005      	movs	r5, r0
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	000e      	movs	r6, r1
 8009ea2:	68d8      	ldr	r0, [r3, #12]
 8009ea4:	4b07      	ldr	r3, [pc, #28]	@ (8009ec4 <__assert_func+0x30>)
 8009ea6:	2c00      	cmp	r4, #0
 8009ea8:	d101      	bne.n	8009eae <__assert_func+0x1a>
 8009eaa:	4b07      	ldr	r3, [pc, #28]	@ (8009ec8 <__assert_func+0x34>)
 8009eac:	001c      	movs	r4, r3
 8009eae:	4907      	ldr	r1, [pc, #28]	@ (8009ecc <__assert_func+0x38>)
 8009eb0:	9301      	str	r3, [sp, #4]
 8009eb2:	9402      	str	r4, [sp, #8]
 8009eb4:	002b      	movs	r3, r5
 8009eb6:	9600      	str	r6, [sp, #0]
 8009eb8:	f000 f886 	bl	8009fc8 <fiprintf>
 8009ebc:	f000 f894 	bl	8009fe8 <abort>
 8009ec0:	2000001c 	.word	0x2000001c
 8009ec4:	0800a832 	.word	0x0800a832
 8009ec8:	0800a678 	.word	0x0800a678
 8009ecc:	0800a83f 	.word	0x0800a83f

08009ed0 <_calloc_r>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	0c0b      	lsrs	r3, r1, #16
 8009ed4:	0c15      	lsrs	r5, r2, #16
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d11e      	bne.n	8009f18 <_calloc_r+0x48>
 8009eda:	2d00      	cmp	r5, #0
 8009edc:	d10c      	bne.n	8009ef8 <_calloc_r+0x28>
 8009ede:	b289      	uxth	r1, r1
 8009ee0:	b294      	uxth	r4, r2
 8009ee2:	434c      	muls	r4, r1
 8009ee4:	0021      	movs	r1, r4
 8009ee6:	f7ff f975 	bl	80091d4 <_malloc_r>
 8009eea:	1e05      	subs	r5, r0, #0
 8009eec:	d01b      	beq.n	8009f26 <_calloc_r+0x56>
 8009eee:	0022      	movs	r2, r4
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	f7fe f9e9 	bl	80082c8 <memset>
 8009ef6:	e016      	b.n	8009f26 <_calloc_r+0x56>
 8009ef8:	1c2b      	adds	r3, r5, #0
 8009efa:	1c0c      	adds	r4, r1, #0
 8009efc:	b289      	uxth	r1, r1
 8009efe:	b292      	uxth	r2, r2
 8009f00:	434a      	muls	r2, r1
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	b2a1      	uxth	r1, r4
 8009f06:	4359      	muls	r1, r3
 8009f08:	0c14      	lsrs	r4, r2, #16
 8009f0a:	190c      	adds	r4, r1, r4
 8009f0c:	0c23      	lsrs	r3, r4, #16
 8009f0e:	d107      	bne.n	8009f20 <_calloc_r+0x50>
 8009f10:	0424      	lsls	r4, r4, #16
 8009f12:	b292      	uxth	r2, r2
 8009f14:	4314      	orrs	r4, r2
 8009f16:	e7e5      	b.n	8009ee4 <_calloc_r+0x14>
 8009f18:	2d00      	cmp	r5, #0
 8009f1a:	d101      	bne.n	8009f20 <_calloc_r+0x50>
 8009f1c:	1c14      	adds	r4, r2, #0
 8009f1e:	e7ed      	b.n	8009efc <_calloc_r+0x2c>
 8009f20:	230c      	movs	r3, #12
 8009f22:	2500      	movs	r5, #0
 8009f24:	6003      	str	r3, [r0, #0]
 8009f26:	0028      	movs	r0, r5
 8009f28:	bd70      	pop	{r4, r5, r6, pc}

08009f2a <__ascii_mbtowc>:
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	2900      	cmp	r1, #0
 8009f2e:	d100      	bne.n	8009f32 <__ascii_mbtowc+0x8>
 8009f30:	a901      	add	r1, sp, #4
 8009f32:	1e10      	subs	r0, r2, #0
 8009f34:	d006      	beq.n	8009f44 <__ascii_mbtowc+0x1a>
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d006      	beq.n	8009f48 <__ascii_mbtowc+0x1e>
 8009f3a:	7813      	ldrb	r3, [r2, #0]
 8009f3c:	600b      	str	r3, [r1, #0]
 8009f3e:	7810      	ldrb	r0, [r2, #0]
 8009f40:	1e43      	subs	r3, r0, #1
 8009f42:	4198      	sbcs	r0, r3
 8009f44:	b002      	add	sp, #8
 8009f46:	4770      	bx	lr
 8009f48:	2002      	movs	r0, #2
 8009f4a:	4240      	negs	r0, r0
 8009f4c:	e7fa      	b.n	8009f44 <__ascii_mbtowc+0x1a>

08009f4e <_realloc_r>:
 8009f4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f50:	0006      	movs	r6, r0
 8009f52:	000c      	movs	r4, r1
 8009f54:	0015      	movs	r5, r2
 8009f56:	2900      	cmp	r1, #0
 8009f58:	d105      	bne.n	8009f66 <_realloc_r+0x18>
 8009f5a:	0011      	movs	r1, r2
 8009f5c:	f7ff f93a 	bl	80091d4 <_malloc_r>
 8009f60:	0004      	movs	r4, r0
 8009f62:	0020      	movs	r0, r4
 8009f64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009f66:	2a00      	cmp	r2, #0
 8009f68:	d103      	bne.n	8009f72 <_realloc_r+0x24>
 8009f6a:	f7ff f8bd 	bl	80090e8 <_free_r>
 8009f6e:	002c      	movs	r4, r5
 8009f70:	e7f7      	b.n	8009f62 <_realloc_r+0x14>
 8009f72:	f000 f840 	bl	8009ff6 <_malloc_usable_size_r>
 8009f76:	0007      	movs	r7, r0
 8009f78:	4285      	cmp	r5, r0
 8009f7a:	d802      	bhi.n	8009f82 <_realloc_r+0x34>
 8009f7c:	0843      	lsrs	r3, r0, #1
 8009f7e:	42ab      	cmp	r3, r5
 8009f80:	d3ef      	bcc.n	8009f62 <_realloc_r+0x14>
 8009f82:	0029      	movs	r1, r5
 8009f84:	0030      	movs	r0, r6
 8009f86:	f7ff f925 	bl	80091d4 <_malloc_r>
 8009f8a:	9001      	str	r0, [sp, #4]
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d101      	bne.n	8009f94 <_realloc_r+0x46>
 8009f90:	9c01      	ldr	r4, [sp, #4]
 8009f92:	e7e6      	b.n	8009f62 <_realloc_r+0x14>
 8009f94:	002a      	movs	r2, r5
 8009f96:	42bd      	cmp	r5, r7
 8009f98:	d900      	bls.n	8009f9c <_realloc_r+0x4e>
 8009f9a:	003a      	movs	r2, r7
 8009f9c:	0021      	movs	r1, r4
 8009f9e:	9801      	ldr	r0, [sp, #4]
 8009fa0:	f7fe fa24 	bl	80083ec <memcpy>
 8009fa4:	0021      	movs	r1, r4
 8009fa6:	0030      	movs	r0, r6
 8009fa8:	f7ff f89e 	bl	80090e8 <_free_r>
 8009fac:	e7f0      	b.n	8009f90 <_realloc_r+0x42>

08009fae <__ascii_wctomb>:
 8009fae:	0003      	movs	r3, r0
 8009fb0:	1e08      	subs	r0, r1, #0
 8009fb2:	d005      	beq.n	8009fc0 <__ascii_wctomb+0x12>
 8009fb4:	2aff      	cmp	r2, #255	@ 0xff
 8009fb6:	d904      	bls.n	8009fc2 <__ascii_wctomb+0x14>
 8009fb8:	228a      	movs	r2, #138	@ 0x8a
 8009fba:	2001      	movs	r0, #1
 8009fbc:	601a      	str	r2, [r3, #0]
 8009fbe:	4240      	negs	r0, r0
 8009fc0:	4770      	bx	lr
 8009fc2:	2001      	movs	r0, #1
 8009fc4:	700a      	strb	r2, [r1, #0]
 8009fc6:	e7fb      	b.n	8009fc0 <__ascii_wctomb+0x12>

08009fc8 <fiprintf>:
 8009fc8:	b40e      	push	{r1, r2, r3}
 8009fca:	b517      	push	{r0, r1, r2, r4, lr}
 8009fcc:	4c05      	ldr	r4, [pc, #20]	@ (8009fe4 <fiprintf+0x1c>)
 8009fce:	ab05      	add	r3, sp, #20
 8009fd0:	cb04      	ldmia	r3!, {r2}
 8009fd2:	0001      	movs	r1, r0
 8009fd4:	6820      	ldr	r0, [r4, #0]
 8009fd6:	9301      	str	r3, [sp, #4]
 8009fd8:	f000 f83c 	bl	800a054 <_vfiprintf_r>
 8009fdc:	bc1e      	pop	{r1, r2, r3, r4}
 8009fde:	bc08      	pop	{r3}
 8009fe0:	b003      	add	sp, #12
 8009fe2:	4718      	bx	r3
 8009fe4:	2000001c 	.word	0x2000001c

08009fe8 <abort>:
 8009fe8:	2006      	movs	r0, #6
 8009fea:	b510      	push	{r4, lr}
 8009fec:	f000 fa18 	bl	800a420 <raise>
 8009ff0:	2001      	movs	r0, #1
 8009ff2:	f7f9 ff5b 	bl	8003eac <_exit>

08009ff6 <_malloc_usable_size_r>:
 8009ff6:	1f0b      	subs	r3, r1, #4
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	1f18      	subs	r0, r3, #4
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	da01      	bge.n	800a004 <_malloc_usable_size_r+0xe>
 800a000:	580b      	ldr	r3, [r1, r0]
 800a002:	18c0      	adds	r0, r0, r3
 800a004:	4770      	bx	lr

0800a006 <__sfputc_r>:
 800a006:	6893      	ldr	r3, [r2, #8]
 800a008:	b510      	push	{r4, lr}
 800a00a:	3b01      	subs	r3, #1
 800a00c:	6093      	str	r3, [r2, #8]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	da04      	bge.n	800a01c <__sfputc_r+0x16>
 800a012:	6994      	ldr	r4, [r2, #24]
 800a014:	42a3      	cmp	r3, r4
 800a016:	db07      	blt.n	800a028 <__sfputc_r+0x22>
 800a018:	290a      	cmp	r1, #10
 800a01a:	d005      	beq.n	800a028 <__sfputc_r+0x22>
 800a01c:	6813      	ldr	r3, [r2, #0]
 800a01e:	1c58      	adds	r0, r3, #1
 800a020:	6010      	str	r0, [r2, #0]
 800a022:	7019      	strb	r1, [r3, #0]
 800a024:	0008      	movs	r0, r1
 800a026:	bd10      	pop	{r4, pc}
 800a028:	f000 f930 	bl	800a28c <__swbuf_r>
 800a02c:	0001      	movs	r1, r0
 800a02e:	e7f9      	b.n	800a024 <__sfputc_r+0x1e>

0800a030 <__sfputs_r>:
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a032:	0006      	movs	r6, r0
 800a034:	000f      	movs	r7, r1
 800a036:	0014      	movs	r4, r2
 800a038:	18d5      	adds	r5, r2, r3
 800a03a:	42ac      	cmp	r4, r5
 800a03c:	d101      	bne.n	800a042 <__sfputs_r+0x12>
 800a03e:	2000      	movs	r0, #0
 800a040:	e007      	b.n	800a052 <__sfputs_r+0x22>
 800a042:	7821      	ldrb	r1, [r4, #0]
 800a044:	003a      	movs	r2, r7
 800a046:	0030      	movs	r0, r6
 800a048:	f7ff ffdd 	bl	800a006 <__sfputc_r>
 800a04c:	3401      	adds	r4, #1
 800a04e:	1c43      	adds	r3, r0, #1
 800a050:	d1f3      	bne.n	800a03a <__sfputs_r+0xa>
 800a052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a054 <_vfiprintf_r>:
 800a054:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a056:	b0a1      	sub	sp, #132	@ 0x84
 800a058:	000f      	movs	r7, r1
 800a05a:	0015      	movs	r5, r2
 800a05c:	001e      	movs	r6, r3
 800a05e:	9003      	str	r0, [sp, #12]
 800a060:	2800      	cmp	r0, #0
 800a062:	d004      	beq.n	800a06e <_vfiprintf_r+0x1a>
 800a064:	6a03      	ldr	r3, [r0, #32]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d101      	bne.n	800a06e <_vfiprintf_r+0x1a>
 800a06a:	f7fe f877 	bl	800815c <__sinit>
 800a06e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a070:	07db      	lsls	r3, r3, #31
 800a072:	d405      	bmi.n	800a080 <_vfiprintf_r+0x2c>
 800a074:	89bb      	ldrh	r3, [r7, #12]
 800a076:	059b      	lsls	r3, r3, #22
 800a078:	d402      	bmi.n	800a080 <_vfiprintf_r+0x2c>
 800a07a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a07c:	f7fe f9a9 	bl	80083d2 <__retarget_lock_acquire_recursive>
 800a080:	89bb      	ldrh	r3, [r7, #12]
 800a082:	071b      	lsls	r3, r3, #28
 800a084:	d502      	bpl.n	800a08c <_vfiprintf_r+0x38>
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d113      	bne.n	800a0b4 <_vfiprintf_r+0x60>
 800a08c:	0039      	movs	r1, r7
 800a08e:	9803      	ldr	r0, [sp, #12]
 800a090:	f000 f93e 	bl	800a310 <__swsetup_r>
 800a094:	2800      	cmp	r0, #0
 800a096:	d00d      	beq.n	800a0b4 <_vfiprintf_r+0x60>
 800a098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a09a:	07db      	lsls	r3, r3, #31
 800a09c:	d503      	bpl.n	800a0a6 <_vfiprintf_r+0x52>
 800a09e:	2001      	movs	r0, #1
 800a0a0:	4240      	negs	r0, r0
 800a0a2:	b021      	add	sp, #132	@ 0x84
 800a0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0a6:	89bb      	ldrh	r3, [r7, #12]
 800a0a8:	059b      	lsls	r3, r3, #22
 800a0aa:	d4f8      	bmi.n	800a09e <_vfiprintf_r+0x4a>
 800a0ac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a0ae:	f7fe f991 	bl	80083d4 <__retarget_lock_release_recursive>
 800a0b2:	e7f4      	b.n	800a09e <_vfiprintf_r+0x4a>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	ac08      	add	r4, sp, #32
 800a0b8:	6163      	str	r3, [r4, #20]
 800a0ba:	3320      	adds	r3, #32
 800a0bc:	7663      	strb	r3, [r4, #25]
 800a0be:	3310      	adds	r3, #16
 800a0c0:	76a3      	strb	r3, [r4, #26]
 800a0c2:	9607      	str	r6, [sp, #28]
 800a0c4:	002e      	movs	r6, r5
 800a0c6:	7833      	ldrb	r3, [r6, #0]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d001      	beq.n	800a0d0 <_vfiprintf_r+0x7c>
 800a0cc:	2b25      	cmp	r3, #37	@ 0x25
 800a0ce:	d148      	bne.n	800a162 <_vfiprintf_r+0x10e>
 800a0d0:	1b73      	subs	r3, r6, r5
 800a0d2:	9305      	str	r3, [sp, #20]
 800a0d4:	42ae      	cmp	r6, r5
 800a0d6:	d00b      	beq.n	800a0f0 <_vfiprintf_r+0x9c>
 800a0d8:	002a      	movs	r2, r5
 800a0da:	0039      	movs	r1, r7
 800a0dc:	9803      	ldr	r0, [sp, #12]
 800a0de:	f7ff ffa7 	bl	800a030 <__sfputs_r>
 800a0e2:	3001      	adds	r0, #1
 800a0e4:	d100      	bne.n	800a0e8 <_vfiprintf_r+0x94>
 800a0e6:	e0ae      	b.n	800a246 <_vfiprintf_r+0x1f2>
 800a0e8:	6963      	ldr	r3, [r4, #20]
 800a0ea:	9a05      	ldr	r2, [sp, #20]
 800a0ec:	189b      	adds	r3, r3, r2
 800a0ee:	6163      	str	r3, [r4, #20]
 800a0f0:	7833      	ldrb	r3, [r6, #0]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d100      	bne.n	800a0f8 <_vfiprintf_r+0xa4>
 800a0f6:	e0a6      	b.n	800a246 <_vfiprintf_r+0x1f2>
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	4252      	negs	r2, r2
 800a0fe:	6062      	str	r2, [r4, #4]
 800a100:	a904      	add	r1, sp, #16
 800a102:	3254      	adds	r2, #84	@ 0x54
 800a104:	1852      	adds	r2, r2, r1
 800a106:	1c75      	adds	r5, r6, #1
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	60e3      	str	r3, [r4, #12]
 800a10c:	60a3      	str	r3, [r4, #8]
 800a10e:	7013      	strb	r3, [r2, #0]
 800a110:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a112:	4b59      	ldr	r3, [pc, #356]	@ (800a278 <_vfiprintf_r+0x224>)
 800a114:	2205      	movs	r2, #5
 800a116:	0018      	movs	r0, r3
 800a118:	7829      	ldrb	r1, [r5, #0]
 800a11a:	9305      	str	r3, [sp, #20]
 800a11c:	f7fe f95b 	bl	80083d6 <memchr>
 800a120:	1c6e      	adds	r6, r5, #1
 800a122:	2800      	cmp	r0, #0
 800a124:	d11f      	bne.n	800a166 <_vfiprintf_r+0x112>
 800a126:	6822      	ldr	r2, [r4, #0]
 800a128:	06d3      	lsls	r3, r2, #27
 800a12a:	d504      	bpl.n	800a136 <_vfiprintf_r+0xe2>
 800a12c:	2353      	movs	r3, #83	@ 0x53
 800a12e:	a904      	add	r1, sp, #16
 800a130:	185b      	adds	r3, r3, r1
 800a132:	2120      	movs	r1, #32
 800a134:	7019      	strb	r1, [r3, #0]
 800a136:	0713      	lsls	r3, r2, #28
 800a138:	d504      	bpl.n	800a144 <_vfiprintf_r+0xf0>
 800a13a:	2353      	movs	r3, #83	@ 0x53
 800a13c:	a904      	add	r1, sp, #16
 800a13e:	185b      	adds	r3, r3, r1
 800a140:	212b      	movs	r1, #43	@ 0x2b
 800a142:	7019      	strb	r1, [r3, #0]
 800a144:	782b      	ldrb	r3, [r5, #0]
 800a146:	2b2a      	cmp	r3, #42	@ 0x2a
 800a148:	d016      	beq.n	800a178 <_vfiprintf_r+0x124>
 800a14a:	002e      	movs	r6, r5
 800a14c:	2100      	movs	r1, #0
 800a14e:	200a      	movs	r0, #10
 800a150:	68e3      	ldr	r3, [r4, #12]
 800a152:	7832      	ldrb	r2, [r6, #0]
 800a154:	1c75      	adds	r5, r6, #1
 800a156:	3a30      	subs	r2, #48	@ 0x30
 800a158:	2a09      	cmp	r2, #9
 800a15a:	d950      	bls.n	800a1fe <_vfiprintf_r+0x1aa>
 800a15c:	2900      	cmp	r1, #0
 800a15e:	d111      	bne.n	800a184 <_vfiprintf_r+0x130>
 800a160:	e017      	b.n	800a192 <_vfiprintf_r+0x13e>
 800a162:	3601      	adds	r6, #1
 800a164:	e7af      	b.n	800a0c6 <_vfiprintf_r+0x72>
 800a166:	9b05      	ldr	r3, [sp, #20]
 800a168:	6822      	ldr	r2, [r4, #0]
 800a16a:	1ac0      	subs	r0, r0, r3
 800a16c:	2301      	movs	r3, #1
 800a16e:	4083      	lsls	r3, r0
 800a170:	4313      	orrs	r3, r2
 800a172:	0035      	movs	r5, r6
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	e7cc      	b.n	800a112 <_vfiprintf_r+0xbe>
 800a178:	9b07      	ldr	r3, [sp, #28]
 800a17a:	1d19      	adds	r1, r3, #4
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	9107      	str	r1, [sp, #28]
 800a180:	2b00      	cmp	r3, #0
 800a182:	db01      	blt.n	800a188 <_vfiprintf_r+0x134>
 800a184:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a186:	e004      	b.n	800a192 <_vfiprintf_r+0x13e>
 800a188:	425b      	negs	r3, r3
 800a18a:	60e3      	str	r3, [r4, #12]
 800a18c:	2302      	movs	r3, #2
 800a18e:	4313      	orrs	r3, r2
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	7833      	ldrb	r3, [r6, #0]
 800a194:	2b2e      	cmp	r3, #46	@ 0x2e
 800a196:	d10c      	bne.n	800a1b2 <_vfiprintf_r+0x15e>
 800a198:	7873      	ldrb	r3, [r6, #1]
 800a19a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a19c:	d134      	bne.n	800a208 <_vfiprintf_r+0x1b4>
 800a19e:	9b07      	ldr	r3, [sp, #28]
 800a1a0:	3602      	adds	r6, #2
 800a1a2:	1d1a      	adds	r2, r3, #4
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	9207      	str	r2, [sp, #28]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	da01      	bge.n	800a1b0 <_vfiprintf_r+0x15c>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	425b      	negs	r3, r3
 800a1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1b2:	4d32      	ldr	r5, [pc, #200]	@ (800a27c <_vfiprintf_r+0x228>)
 800a1b4:	2203      	movs	r2, #3
 800a1b6:	0028      	movs	r0, r5
 800a1b8:	7831      	ldrb	r1, [r6, #0]
 800a1ba:	f7fe f90c 	bl	80083d6 <memchr>
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	d006      	beq.n	800a1d0 <_vfiprintf_r+0x17c>
 800a1c2:	2340      	movs	r3, #64	@ 0x40
 800a1c4:	1b40      	subs	r0, r0, r5
 800a1c6:	4083      	lsls	r3, r0
 800a1c8:	6822      	ldr	r2, [r4, #0]
 800a1ca:	3601      	adds	r6, #1
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	6023      	str	r3, [r4, #0]
 800a1d0:	7831      	ldrb	r1, [r6, #0]
 800a1d2:	2206      	movs	r2, #6
 800a1d4:	482a      	ldr	r0, [pc, #168]	@ (800a280 <_vfiprintf_r+0x22c>)
 800a1d6:	1c75      	adds	r5, r6, #1
 800a1d8:	7621      	strb	r1, [r4, #24]
 800a1da:	f7fe f8fc 	bl	80083d6 <memchr>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d040      	beq.n	800a264 <_vfiprintf_r+0x210>
 800a1e2:	4b28      	ldr	r3, [pc, #160]	@ (800a284 <_vfiprintf_r+0x230>)
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d122      	bne.n	800a22e <_vfiprintf_r+0x1da>
 800a1e8:	2207      	movs	r2, #7
 800a1ea:	9b07      	ldr	r3, [sp, #28]
 800a1ec:	3307      	adds	r3, #7
 800a1ee:	4393      	bics	r3, r2
 800a1f0:	3308      	adds	r3, #8
 800a1f2:	9307      	str	r3, [sp, #28]
 800a1f4:	6963      	ldr	r3, [r4, #20]
 800a1f6:	9a04      	ldr	r2, [sp, #16]
 800a1f8:	189b      	adds	r3, r3, r2
 800a1fa:	6163      	str	r3, [r4, #20]
 800a1fc:	e762      	b.n	800a0c4 <_vfiprintf_r+0x70>
 800a1fe:	4343      	muls	r3, r0
 800a200:	002e      	movs	r6, r5
 800a202:	2101      	movs	r1, #1
 800a204:	189b      	adds	r3, r3, r2
 800a206:	e7a4      	b.n	800a152 <_vfiprintf_r+0xfe>
 800a208:	2300      	movs	r3, #0
 800a20a:	200a      	movs	r0, #10
 800a20c:	0019      	movs	r1, r3
 800a20e:	3601      	adds	r6, #1
 800a210:	6063      	str	r3, [r4, #4]
 800a212:	7832      	ldrb	r2, [r6, #0]
 800a214:	1c75      	adds	r5, r6, #1
 800a216:	3a30      	subs	r2, #48	@ 0x30
 800a218:	2a09      	cmp	r2, #9
 800a21a:	d903      	bls.n	800a224 <_vfiprintf_r+0x1d0>
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d0c8      	beq.n	800a1b2 <_vfiprintf_r+0x15e>
 800a220:	9109      	str	r1, [sp, #36]	@ 0x24
 800a222:	e7c6      	b.n	800a1b2 <_vfiprintf_r+0x15e>
 800a224:	4341      	muls	r1, r0
 800a226:	002e      	movs	r6, r5
 800a228:	2301      	movs	r3, #1
 800a22a:	1889      	adds	r1, r1, r2
 800a22c:	e7f1      	b.n	800a212 <_vfiprintf_r+0x1be>
 800a22e:	aa07      	add	r2, sp, #28
 800a230:	9200      	str	r2, [sp, #0]
 800a232:	0021      	movs	r1, r4
 800a234:	003a      	movs	r2, r7
 800a236:	4b14      	ldr	r3, [pc, #80]	@ (800a288 <_vfiprintf_r+0x234>)
 800a238:	9803      	ldr	r0, [sp, #12]
 800a23a:	f7fd fb45 	bl	80078c8 <_printf_float>
 800a23e:	9004      	str	r0, [sp, #16]
 800a240:	9b04      	ldr	r3, [sp, #16]
 800a242:	3301      	adds	r3, #1
 800a244:	d1d6      	bne.n	800a1f4 <_vfiprintf_r+0x1a0>
 800a246:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a248:	07db      	lsls	r3, r3, #31
 800a24a:	d405      	bmi.n	800a258 <_vfiprintf_r+0x204>
 800a24c:	89bb      	ldrh	r3, [r7, #12]
 800a24e:	059b      	lsls	r3, r3, #22
 800a250:	d402      	bmi.n	800a258 <_vfiprintf_r+0x204>
 800a252:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a254:	f7fe f8be 	bl	80083d4 <__retarget_lock_release_recursive>
 800a258:	89bb      	ldrh	r3, [r7, #12]
 800a25a:	065b      	lsls	r3, r3, #25
 800a25c:	d500      	bpl.n	800a260 <_vfiprintf_r+0x20c>
 800a25e:	e71e      	b.n	800a09e <_vfiprintf_r+0x4a>
 800a260:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a262:	e71e      	b.n	800a0a2 <_vfiprintf_r+0x4e>
 800a264:	aa07      	add	r2, sp, #28
 800a266:	9200      	str	r2, [sp, #0]
 800a268:	0021      	movs	r1, r4
 800a26a:	003a      	movs	r2, r7
 800a26c:	4b06      	ldr	r3, [pc, #24]	@ (800a288 <_vfiprintf_r+0x234>)
 800a26e:	9803      	ldr	r0, [sp, #12]
 800a270:	f7fd fdd8 	bl	8007e24 <_printf_i>
 800a274:	e7e3      	b.n	800a23e <_vfiprintf_r+0x1ea>
 800a276:	46c0      	nop			@ (mov r8, r8)
 800a278:	0800a817 	.word	0x0800a817
 800a27c:	0800a81d 	.word	0x0800a81d
 800a280:	0800a821 	.word	0x0800a821
 800a284:	080078c9 	.word	0x080078c9
 800a288:	0800a031 	.word	0x0800a031

0800a28c <__swbuf_r>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	0006      	movs	r6, r0
 800a290:	000d      	movs	r5, r1
 800a292:	0014      	movs	r4, r2
 800a294:	2800      	cmp	r0, #0
 800a296:	d004      	beq.n	800a2a2 <__swbuf_r+0x16>
 800a298:	6a03      	ldr	r3, [r0, #32]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d101      	bne.n	800a2a2 <__swbuf_r+0x16>
 800a29e:	f7fd ff5d 	bl	800815c <__sinit>
 800a2a2:	69a3      	ldr	r3, [r4, #24]
 800a2a4:	60a3      	str	r3, [r4, #8]
 800a2a6:	89a3      	ldrh	r3, [r4, #12]
 800a2a8:	071b      	lsls	r3, r3, #28
 800a2aa:	d502      	bpl.n	800a2b2 <__swbuf_r+0x26>
 800a2ac:	6923      	ldr	r3, [r4, #16]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d109      	bne.n	800a2c6 <__swbuf_r+0x3a>
 800a2b2:	0021      	movs	r1, r4
 800a2b4:	0030      	movs	r0, r6
 800a2b6:	f000 f82b 	bl	800a310 <__swsetup_r>
 800a2ba:	2800      	cmp	r0, #0
 800a2bc:	d003      	beq.n	800a2c6 <__swbuf_r+0x3a>
 800a2be:	2501      	movs	r5, #1
 800a2c0:	426d      	negs	r5, r5
 800a2c2:	0028      	movs	r0, r5
 800a2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c6:	6923      	ldr	r3, [r4, #16]
 800a2c8:	6820      	ldr	r0, [r4, #0]
 800a2ca:	b2ef      	uxtb	r7, r5
 800a2cc:	1ac0      	subs	r0, r0, r3
 800a2ce:	6963      	ldr	r3, [r4, #20]
 800a2d0:	b2ed      	uxtb	r5, r5
 800a2d2:	4283      	cmp	r3, r0
 800a2d4:	dc05      	bgt.n	800a2e2 <__swbuf_r+0x56>
 800a2d6:	0021      	movs	r1, r4
 800a2d8:	0030      	movs	r0, r6
 800a2da:	f7ff fd8b 	bl	8009df4 <_fflush_r>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d1ed      	bne.n	800a2be <__swbuf_r+0x32>
 800a2e2:	68a3      	ldr	r3, [r4, #8]
 800a2e4:	3001      	adds	r0, #1
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	60a3      	str	r3, [r4, #8]
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	1c5a      	adds	r2, r3, #1
 800a2ee:	6022      	str	r2, [r4, #0]
 800a2f0:	701f      	strb	r7, [r3, #0]
 800a2f2:	6963      	ldr	r3, [r4, #20]
 800a2f4:	4283      	cmp	r3, r0
 800a2f6:	d004      	beq.n	800a302 <__swbuf_r+0x76>
 800a2f8:	89a3      	ldrh	r3, [r4, #12]
 800a2fa:	07db      	lsls	r3, r3, #31
 800a2fc:	d5e1      	bpl.n	800a2c2 <__swbuf_r+0x36>
 800a2fe:	2d0a      	cmp	r5, #10
 800a300:	d1df      	bne.n	800a2c2 <__swbuf_r+0x36>
 800a302:	0021      	movs	r1, r4
 800a304:	0030      	movs	r0, r6
 800a306:	f7ff fd75 	bl	8009df4 <_fflush_r>
 800a30a:	2800      	cmp	r0, #0
 800a30c:	d0d9      	beq.n	800a2c2 <__swbuf_r+0x36>
 800a30e:	e7d6      	b.n	800a2be <__swbuf_r+0x32>

0800a310 <__swsetup_r>:
 800a310:	4b2d      	ldr	r3, [pc, #180]	@ (800a3c8 <__swsetup_r+0xb8>)
 800a312:	b570      	push	{r4, r5, r6, lr}
 800a314:	0005      	movs	r5, r0
 800a316:	6818      	ldr	r0, [r3, #0]
 800a318:	000c      	movs	r4, r1
 800a31a:	2800      	cmp	r0, #0
 800a31c:	d004      	beq.n	800a328 <__swsetup_r+0x18>
 800a31e:	6a03      	ldr	r3, [r0, #32]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <__swsetup_r+0x18>
 800a324:	f7fd ff1a 	bl	800815c <__sinit>
 800a328:	220c      	movs	r2, #12
 800a32a:	5ea3      	ldrsh	r3, [r4, r2]
 800a32c:	071a      	lsls	r2, r3, #28
 800a32e:	d423      	bmi.n	800a378 <__swsetup_r+0x68>
 800a330:	06da      	lsls	r2, r3, #27
 800a332:	d407      	bmi.n	800a344 <__swsetup_r+0x34>
 800a334:	2209      	movs	r2, #9
 800a336:	602a      	str	r2, [r5, #0]
 800a338:	2240      	movs	r2, #64	@ 0x40
 800a33a:	2001      	movs	r0, #1
 800a33c:	4313      	orrs	r3, r2
 800a33e:	81a3      	strh	r3, [r4, #12]
 800a340:	4240      	negs	r0, r0
 800a342:	e03a      	b.n	800a3ba <__swsetup_r+0xaa>
 800a344:	075b      	lsls	r3, r3, #29
 800a346:	d513      	bpl.n	800a370 <__swsetup_r+0x60>
 800a348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a34a:	2900      	cmp	r1, #0
 800a34c:	d008      	beq.n	800a360 <__swsetup_r+0x50>
 800a34e:	0023      	movs	r3, r4
 800a350:	3344      	adds	r3, #68	@ 0x44
 800a352:	4299      	cmp	r1, r3
 800a354:	d002      	beq.n	800a35c <__swsetup_r+0x4c>
 800a356:	0028      	movs	r0, r5
 800a358:	f7fe fec6 	bl	80090e8 <_free_r>
 800a35c:	2300      	movs	r3, #0
 800a35e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a360:	2224      	movs	r2, #36	@ 0x24
 800a362:	89a3      	ldrh	r3, [r4, #12]
 800a364:	4393      	bics	r3, r2
 800a366:	81a3      	strh	r3, [r4, #12]
 800a368:	2300      	movs	r3, #0
 800a36a:	6063      	str	r3, [r4, #4]
 800a36c:	6923      	ldr	r3, [r4, #16]
 800a36e:	6023      	str	r3, [r4, #0]
 800a370:	2308      	movs	r3, #8
 800a372:	89a2      	ldrh	r2, [r4, #12]
 800a374:	4313      	orrs	r3, r2
 800a376:	81a3      	strh	r3, [r4, #12]
 800a378:	6923      	ldr	r3, [r4, #16]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d10b      	bne.n	800a396 <__swsetup_r+0x86>
 800a37e:	21a0      	movs	r1, #160	@ 0xa0
 800a380:	2280      	movs	r2, #128	@ 0x80
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	0089      	lsls	r1, r1, #2
 800a386:	0092      	lsls	r2, r2, #2
 800a388:	400b      	ands	r3, r1
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d003      	beq.n	800a396 <__swsetup_r+0x86>
 800a38e:	0021      	movs	r1, r4
 800a390:	0028      	movs	r0, r5
 800a392:	f000 f88f 	bl	800a4b4 <__smakebuf_r>
 800a396:	220c      	movs	r2, #12
 800a398:	5ea3      	ldrsh	r3, [r4, r2]
 800a39a:	2101      	movs	r1, #1
 800a39c:	001a      	movs	r2, r3
 800a39e:	400a      	ands	r2, r1
 800a3a0:	420b      	tst	r3, r1
 800a3a2:	d00b      	beq.n	800a3bc <__swsetup_r+0xac>
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	60a2      	str	r2, [r4, #8]
 800a3a8:	6962      	ldr	r2, [r4, #20]
 800a3aa:	4252      	negs	r2, r2
 800a3ac:	61a2      	str	r2, [r4, #24]
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	6922      	ldr	r2, [r4, #16]
 800a3b2:	4282      	cmp	r2, r0
 800a3b4:	d101      	bne.n	800a3ba <__swsetup_r+0xaa>
 800a3b6:	061a      	lsls	r2, r3, #24
 800a3b8:	d4be      	bmi.n	800a338 <__swsetup_r+0x28>
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	0799      	lsls	r1, r3, #30
 800a3be:	d400      	bmi.n	800a3c2 <__swsetup_r+0xb2>
 800a3c0:	6962      	ldr	r2, [r4, #20]
 800a3c2:	60a2      	str	r2, [r4, #8]
 800a3c4:	e7f3      	b.n	800a3ae <__swsetup_r+0x9e>
 800a3c6:	46c0      	nop			@ (mov r8, r8)
 800a3c8:	2000001c 	.word	0x2000001c

0800a3cc <_raise_r>:
 800a3cc:	b570      	push	{r4, r5, r6, lr}
 800a3ce:	0004      	movs	r4, r0
 800a3d0:	000d      	movs	r5, r1
 800a3d2:	291f      	cmp	r1, #31
 800a3d4:	d904      	bls.n	800a3e0 <_raise_r+0x14>
 800a3d6:	2316      	movs	r3, #22
 800a3d8:	6003      	str	r3, [r0, #0]
 800a3da:	2001      	movs	r0, #1
 800a3dc:	4240      	negs	r0, r0
 800a3de:	bd70      	pop	{r4, r5, r6, pc}
 800a3e0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d004      	beq.n	800a3f0 <_raise_r+0x24>
 800a3e6:	008a      	lsls	r2, r1, #2
 800a3e8:	189b      	adds	r3, r3, r2
 800a3ea:	681a      	ldr	r2, [r3, #0]
 800a3ec:	2a00      	cmp	r2, #0
 800a3ee:	d108      	bne.n	800a402 <_raise_r+0x36>
 800a3f0:	0020      	movs	r0, r4
 800a3f2:	f000 f831 	bl	800a458 <_getpid_r>
 800a3f6:	002a      	movs	r2, r5
 800a3f8:	0001      	movs	r1, r0
 800a3fa:	0020      	movs	r0, r4
 800a3fc:	f000 f81a 	bl	800a434 <_kill_r>
 800a400:	e7ed      	b.n	800a3de <_raise_r+0x12>
 800a402:	2a01      	cmp	r2, #1
 800a404:	d009      	beq.n	800a41a <_raise_r+0x4e>
 800a406:	1c51      	adds	r1, r2, #1
 800a408:	d103      	bne.n	800a412 <_raise_r+0x46>
 800a40a:	2316      	movs	r3, #22
 800a40c:	6003      	str	r3, [r0, #0]
 800a40e:	2001      	movs	r0, #1
 800a410:	e7e5      	b.n	800a3de <_raise_r+0x12>
 800a412:	2100      	movs	r1, #0
 800a414:	0028      	movs	r0, r5
 800a416:	6019      	str	r1, [r3, #0]
 800a418:	4790      	blx	r2
 800a41a:	2000      	movs	r0, #0
 800a41c:	e7df      	b.n	800a3de <_raise_r+0x12>
	...

0800a420 <raise>:
 800a420:	b510      	push	{r4, lr}
 800a422:	4b03      	ldr	r3, [pc, #12]	@ (800a430 <raise+0x10>)
 800a424:	0001      	movs	r1, r0
 800a426:	6818      	ldr	r0, [r3, #0]
 800a428:	f7ff ffd0 	bl	800a3cc <_raise_r>
 800a42c:	bd10      	pop	{r4, pc}
 800a42e:	46c0      	nop			@ (mov r8, r8)
 800a430:	2000001c 	.word	0x2000001c

0800a434 <_kill_r>:
 800a434:	2300      	movs	r3, #0
 800a436:	b570      	push	{r4, r5, r6, lr}
 800a438:	4d06      	ldr	r5, [pc, #24]	@ (800a454 <_kill_r+0x20>)
 800a43a:	0004      	movs	r4, r0
 800a43c:	0008      	movs	r0, r1
 800a43e:	0011      	movs	r1, r2
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	f7f9 fd2b 	bl	8003e9c <_kill>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d103      	bne.n	800a452 <_kill_r+0x1e>
 800a44a:	682b      	ldr	r3, [r5, #0]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d000      	beq.n	800a452 <_kill_r+0x1e>
 800a450:	6023      	str	r3, [r4, #0]
 800a452:	bd70      	pop	{r4, r5, r6, pc}
 800a454:	20001cbc 	.word	0x20001cbc

0800a458 <_getpid_r>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	f7f9 fd1d 	bl	8003e98 <_getpid>
 800a45e:	bd10      	pop	{r4, pc}

0800a460 <__swhatbuf_r>:
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	000e      	movs	r6, r1
 800a464:	001d      	movs	r5, r3
 800a466:	230e      	movs	r3, #14
 800a468:	5ec9      	ldrsh	r1, [r1, r3]
 800a46a:	0014      	movs	r4, r2
 800a46c:	b096      	sub	sp, #88	@ 0x58
 800a46e:	2900      	cmp	r1, #0
 800a470:	da0c      	bge.n	800a48c <__swhatbuf_r+0x2c>
 800a472:	89b2      	ldrh	r2, [r6, #12]
 800a474:	2380      	movs	r3, #128	@ 0x80
 800a476:	0011      	movs	r1, r2
 800a478:	4019      	ands	r1, r3
 800a47a:	421a      	tst	r2, r3
 800a47c:	d114      	bne.n	800a4a8 <__swhatbuf_r+0x48>
 800a47e:	2380      	movs	r3, #128	@ 0x80
 800a480:	00db      	lsls	r3, r3, #3
 800a482:	2000      	movs	r0, #0
 800a484:	6029      	str	r1, [r5, #0]
 800a486:	6023      	str	r3, [r4, #0]
 800a488:	b016      	add	sp, #88	@ 0x58
 800a48a:	bd70      	pop	{r4, r5, r6, pc}
 800a48c:	466a      	mov	r2, sp
 800a48e:	f000 f853 	bl	800a538 <_fstat_r>
 800a492:	2800      	cmp	r0, #0
 800a494:	dbed      	blt.n	800a472 <__swhatbuf_r+0x12>
 800a496:	23f0      	movs	r3, #240	@ 0xf0
 800a498:	9901      	ldr	r1, [sp, #4]
 800a49a:	021b      	lsls	r3, r3, #8
 800a49c:	4019      	ands	r1, r3
 800a49e:	4b04      	ldr	r3, [pc, #16]	@ (800a4b0 <__swhatbuf_r+0x50>)
 800a4a0:	18c9      	adds	r1, r1, r3
 800a4a2:	424b      	negs	r3, r1
 800a4a4:	4159      	adcs	r1, r3
 800a4a6:	e7ea      	b.n	800a47e <__swhatbuf_r+0x1e>
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	2340      	movs	r3, #64	@ 0x40
 800a4ac:	e7e9      	b.n	800a482 <__swhatbuf_r+0x22>
 800a4ae:	46c0      	nop			@ (mov r8, r8)
 800a4b0:	ffffe000 	.word	0xffffe000

0800a4b4 <__smakebuf_r>:
 800a4b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4b6:	2602      	movs	r6, #2
 800a4b8:	898b      	ldrh	r3, [r1, #12]
 800a4ba:	0005      	movs	r5, r0
 800a4bc:	000c      	movs	r4, r1
 800a4be:	b085      	sub	sp, #20
 800a4c0:	4233      	tst	r3, r6
 800a4c2:	d007      	beq.n	800a4d4 <__smakebuf_r+0x20>
 800a4c4:	0023      	movs	r3, r4
 800a4c6:	3347      	adds	r3, #71	@ 0x47
 800a4c8:	6023      	str	r3, [r4, #0]
 800a4ca:	6123      	str	r3, [r4, #16]
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	6163      	str	r3, [r4, #20]
 800a4d0:	b005      	add	sp, #20
 800a4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4d4:	ab03      	add	r3, sp, #12
 800a4d6:	aa02      	add	r2, sp, #8
 800a4d8:	f7ff ffc2 	bl	800a460 <__swhatbuf_r>
 800a4dc:	9f02      	ldr	r7, [sp, #8]
 800a4de:	9001      	str	r0, [sp, #4]
 800a4e0:	0039      	movs	r1, r7
 800a4e2:	0028      	movs	r0, r5
 800a4e4:	f7fe fe76 	bl	80091d4 <_malloc_r>
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d108      	bne.n	800a4fe <__smakebuf_r+0x4a>
 800a4ec:	220c      	movs	r2, #12
 800a4ee:	5ea3      	ldrsh	r3, [r4, r2]
 800a4f0:	059a      	lsls	r2, r3, #22
 800a4f2:	d4ed      	bmi.n	800a4d0 <__smakebuf_r+0x1c>
 800a4f4:	2203      	movs	r2, #3
 800a4f6:	4393      	bics	r3, r2
 800a4f8:	431e      	orrs	r6, r3
 800a4fa:	81a6      	strh	r6, [r4, #12]
 800a4fc:	e7e2      	b.n	800a4c4 <__smakebuf_r+0x10>
 800a4fe:	2380      	movs	r3, #128	@ 0x80
 800a500:	89a2      	ldrh	r2, [r4, #12]
 800a502:	6020      	str	r0, [r4, #0]
 800a504:	4313      	orrs	r3, r2
 800a506:	81a3      	strh	r3, [r4, #12]
 800a508:	9b03      	ldr	r3, [sp, #12]
 800a50a:	6120      	str	r0, [r4, #16]
 800a50c:	6167      	str	r7, [r4, #20]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00c      	beq.n	800a52c <__smakebuf_r+0x78>
 800a512:	0028      	movs	r0, r5
 800a514:	230e      	movs	r3, #14
 800a516:	5ee1      	ldrsh	r1, [r4, r3]
 800a518:	f000 f820 	bl	800a55c <_isatty_r>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	d005      	beq.n	800a52c <__smakebuf_r+0x78>
 800a520:	2303      	movs	r3, #3
 800a522:	89a2      	ldrh	r2, [r4, #12]
 800a524:	439a      	bics	r2, r3
 800a526:	3b02      	subs	r3, #2
 800a528:	4313      	orrs	r3, r2
 800a52a:	81a3      	strh	r3, [r4, #12]
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	9a01      	ldr	r2, [sp, #4]
 800a530:	4313      	orrs	r3, r2
 800a532:	81a3      	strh	r3, [r4, #12]
 800a534:	e7cc      	b.n	800a4d0 <__smakebuf_r+0x1c>
	...

0800a538 <_fstat_r>:
 800a538:	2300      	movs	r3, #0
 800a53a:	b570      	push	{r4, r5, r6, lr}
 800a53c:	4d06      	ldr	r5, [pc, #24]	@ (800a558 <_fstat_r+0x20>)
 800a53e:	0004      	movs	r4, r0
 800a540:	0008      	movs	r0, r1
 800a542:	0011      	movs	r1, r2
 800a544:	602b      	str	r3, [r5, #0]
 800a546:	f7f9 fcd4 	bl	8003ef2 <_fstat>
 800a54a:	1c43      	adds	r3, r0, #1
 800a54c:	d103      	bne.n	800a556 <_fstat_r+0x1e>
 800a54e:	682b      	ldr	r3, [r5, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d000      	beq.n	800a556 <_fstat_r+0x1e>
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	bd70      	pop	{r4, r5, r6, pc}
 800a558:	20001cbc 	.word	0x20001cbc

0800a55c <_isatty_r>:
 800a55c:	2300      	movs	r3, #0
 800a55e:	b570      	push	{r4, r5, r6, lr}
 800a560:	4d06      	ldr	r5, [pc, #24]	@ (800a57c <_isatty_r+0x20>)
 800a562:	0004      	movs	r4, r0
 800a564:	0008      	movs	r0, r1
 800a566:	602b      	str	r3, [r5, #0]
 800a568:	f7f9 fcc8 	bl	8003efc <_isatty>
 800a56c:	1c43      	adds	r3, r0, #1
 800a56e:	d103      	bne.n	800a578 <_isatty_r+0x1c>
 800a570:	682b      	ldr	r3, [r5, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d000      	beq.n	800a578 <_isatty_r+0x1c>
 800a576:	6023      	str	r3, [r4, #0]
 800a578:	bd70      	pop	{r4, r5, r6, pc}
 800a57a:	46c0      	nop			@ (mov r8, r8)
 800a57c:	20001cbc 	.word	0x20001cbc

0800a580 <_init>:
 800a580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a582:	46c0      	nop			@ (mov r8, r8)
 800a584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a586:	bc08      	pop	{r3}
 800a588:	469e      	mov	lr, r3
 800a58a:	4770      	bx	lr

0800a58c <_fini>:
 800a58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a58e:	46c0      	nop			@ (mov r8, r8)
 800a590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a592:	bc08      	pop	{r3}
 800a594:	469e      	mov	lr, r3
 800a596:	4770      	bx	lr
