<html><body><samp><pre>
<!@TC:1644959848>
# Tue Feb 15 15:17:25 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1644959848> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1644959848> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1644959848> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:112:12:112:26:@W:BN114:@XP_MSG">oddrx4.v(112)</a><!@TM:1644959848> | Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:108:12:108:26:@W:BN114:@XP_MSG">oddrx4.v(108)</a><!@TM:1644959848> | Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:BN132:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing instance u_BYTE_PACKETIZER.q_WC[10] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@N:BN362:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Removing sequential instance u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@A:BN291:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959848> | Boundary register u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:113:4:113:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(113)</a><!@TM:1644959848> | Removing sequential instance hold_data\[0\][16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:108:16:108:22:@N:MO231:@XP_MSG">lp_hs_dly_ctrl.v(108)</a><!@TM:1644959848> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance data_dly\[54\]\.hold_data_CF5[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:119:4:119:10:@N:MO231:@XP_MSG">lp_hs_dly_ctrl.v(119)</a><!@TM:1644959848> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_low_cnt[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:119:4:119:10:@N:MO231:@XP_MSG">lp_hs_dly_ctrl.v(119)</a><!@TM:1644959848> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_high_cnt[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:119:4:119:10:@N:MO231:@XP_MSG">lp_hs_dly_ctrl.v(119)</a><!@TM:1644959848> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_extended[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v:67:3:67:9:@N:MO231:@XP_MSG">dcs_rom.v(67)</a><!@TM:1644959848> | Found counter in view:work.DCS_ROM(verilog) instance wait_cnt[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v:104:1:104:7:@N:MO231:@XP_MSG">colorbar_gen.v(104)</a><!@TM:1644959848> | Found counter in view:work.colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s(verilog) instance color_cntr[11:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 178MB peak: 178MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:108:16:108:22:@N:FO126:@XP_MSG">lp_hs_dly_ctrl.v(108)</a><!@TM:1644959848> | Generating RAM u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CR31[15:0]
@N:<a href="@N:FX214:@XP_HELP">FX214</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\dcs_rom.v:79:29:79:48:@N:FX214:@XP_MSG">dcs_rom.v(79)</a><!@TM:1644959848> | Generating ROM u_DCS_ROM.current_data_2[7:0] (in view: work.top(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 183MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.97ns		 291 /       170
   2		0h:00m:01s		    -2.97ns		 284 /       170
   3		0h:00m:01s		    -2.35ns		 284 /       170

   4		0h:00m:01s		    -2.78ns		 285 /       170
   5		0h:00m:01s		    -1.75ns		 286 /       170
   6		0h:00m:01s		    -2.15ns		 288 /       170
   7		0h:00m:01s		    -1.70ns		 288 /       170


   8		0h:00m:01s		    -1.70ns		 288 /       170

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1644959848> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Warning: Forcing use of GSR for flip-flops and
latches that do not specify sets or resets
   Comand.r_hs_data_en (in view: work.top(verilog))
   Comand.r_lp0_out[0] (in view: work.top(verilog))
   Comand.r_lp1_out[0] (in view: work.top(verilog))
   r_PIXCLK (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[0] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][15] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][14] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][13] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][12] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][11] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][10] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][9] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][8] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][7] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][6] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][0] (in view: work.top(verilog))


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 185MB)

Writing Analyst data base C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1644959848> | Writing EDF file: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1644959848> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 190MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 191MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:132:14:132:29:@W:MT246:@XP_MSG">oddrx4.v(132)</a><!@TM:1644959848> | Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:129:12:129:25:@W:MT246:@XP_MSG">oddrx4.v(129)</a><!@TM:1644959848> | Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:120:12:120:26:@W:MT246:@XP_MSG">oddrx4.v(120)</a><!@TM:1644959848> | Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:123:8:123:22:@W:MT246:@XP_MSG">byte_packetizer.v(123)</a><!@TM:1644959848> | Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:89:8:89:23:@W:MT246:@XP_MSG">byte_packetizer.v(89)</a><!@TM:1644959848> | Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v:69:12:69:21:@W:MT246:@XP_MSG">pll_pix2byte_rgb888_2lane.v(69)</a><!@TM:1644959848> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1644959848> | Found inferred clock top|PIXCLK with period 5.00ns. Please declare a user-defined clock on port PIXCLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1644959848> | Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1644959848> | Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net genblk2\.u_pll_pix2byte_RGB888_2lane.byte_clk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1644959848> | Found inferred clock pll_pix2byte_RGB888_2lane|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net genblk2\.u_pll_pix2byte_RGB888_2lane.CLKOP.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1644959848> | Found clock top|r_PIXCLK_derived_clock with period 5.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Feb 15 15:17:28 2022
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1644959848> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1644959848> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -3.164

                                                    Requested     Estimated     Requested     Estimated                Clock                         Clock              
Starting Clock                                      Frequency     Frequency     Period        Period        Slack      Type                          Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
oDDRx4|sclk_inferred_clock                          200.0 MHz     360.7 MHz     5.000         2.772         2.228      inferred                      Inferred_clkgroup_1
pll_pix2byte_RGB888_2lane|CLKOP_inferred_clock      200.0 MHz     NA            5.000         NA            NA         inferred                      Inferred_clkgroup_3
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     122.5 MHz     5.000         8.165         -3.164     inferred                      Inferred_clkgroup_2
top|PIXCLK                                          200.0 MHz     497.7 MHz     5.000         2.009         2.991      inferred                      Inferred_clkgroup_0
top|r_PIXCLK_derived_clock                          200.0 MHz     227.5 MHz     5.000         4.396         1.209      derived (from top|PIXCLK)     Inferred_clkgroup_0
System                                              200.0 MHz     918.4 MHz     5.000         1.089         3.911      system                        system_clkgroup    
========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  5.000       3.911   |  No paths    -      |  No paths    -      |  No paths    -    
System                                           pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       0.267   |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                       System                                           |  5.000       3.664   |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                       top|PIXCLK                                       |  5.000       2.991   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       System                                           |  5.000       2.875   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       oDDRx4|sclk_inferred_clock                       |  5.000       2.228   |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  System                                           |  5.000       0.668   |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       -3.165  |  No paths    -      |  No paths    -      |  No paths    -    
top|r_PIXCLK_derived_clock                       System                                           |  5.000       3.732   |  No paths    -      |  No paths    -      |  No paths    -    
top|r_PIXCLK_derived_clock                       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top|r_PIXCLK_derived_clock                       top|r_PIXCLK_derived_clock                       |  5.000       1.209   |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: oDDRx4|sclk_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                          Arrival          
Instance                         Reference                      Type        Pin     Net            Time        Slack
                                 Clock                                                                              
--------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3     oDDRx4|sclk_inferred_clock     FD1P3BX     Q       opensync_0     1.108       2.228
u_DPHY_TX_INST.u_oDDRx4.FF_0     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       FF_0_Q         1.044       2.292
u_DPHY_TX_INST.u_oDDRx4.FF_2     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_1     1.044       2.939
u_DPHY_TX_INST.u_oDDRx4.FF_1     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_2     0.972       3.923
====================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                Required          
Instance                                    Reference                      Type          Pin      Net               Time         Slack
                                            Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.Inst4_ECLKSYNCA     oDDRx4|sclk_inferred_clock     ECLKSYNCA     STOP     xstop             5.000        2.875
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_0        4.894        3.787
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_1        4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       D        FF_0_Q            4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_2        4.894        3.923
======================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_fpga_mapper.srr:srsfC:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs:fp:29472:30066:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_0 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_0       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_1 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_1       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_2 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_2       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                                  Arrival           
Instance                   Reference                                           Type        Pin     Net               Time        Slack 
                           Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3IX     Q       dcs_escape_en     1.272       -3.164
u_DCS_ROM.wait_cnt[1]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[1]       1.180       -3.072
u_DCS_ROM.wait_cnt[3]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[3]       1.180       -3.072
u_DCS_ROM.wait_cnt[4]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[4]       1.180       -3.072
u_DCS_ROM.wait_cnt[6]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[6]       1.180       -3.072
u_DCS_ROM.wait_cnt[7]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[7]       1.180       -3.072
u_DCS_ROM.wait_cnt[8]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[8]       1.180       -3.072
u_DCS_ROM.wait_cnt[9]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[9]       1.180       -3.072
u_DCS_ROM.wait_cnt[10]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[10]      1.180       -3.072
u_DCS_ROM.data_en          pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       dcs_data_en       1.108       -3.001
=======================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                                            Required           
Instance                   Reference                                           Type        Pin     Net                         Time         Slack 
                           Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.byte_cnt[9]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S0     4.894        -3.164
u_DCS_ROM.byte_cnt[10]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S1     4.894        -3.164
u_DCS_ROM.byte_cnt[7]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S0     4.894        -3.022
u_DCS_ROM.byte_cnt[8]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S1     4.894        -3.022
u_DCS_ROM.byte_cnt[5]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S0     4.894        -2.879
u_DCS_ROM.byte_cnt[6]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S1     4.894        -2.879
u_DCS_ROM.byte_cnt[3]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S0     4.894        -2.736
u_DCS_ROM.byte_cnt[4]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S1     4.894        -2.736
u_DCS_ROM.byte_cnt[1]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S0     4.894        -2.593
u_DCS_ROM.byte_cnt[2]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S1     4.894        -2.593
==================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_fpga_mapper.srr:srsfC:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs:fp:39787:42787:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                 FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                       Net          -        -       -         -           18        
u_DCS_ROM.data_en_RNI5KSK           ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.data_en_RNI5KSK           ORCALUT4     Z        Out     1.017     2.289 f     -         
data_en_RNI5KSK                     Net          -        -       -         -           1         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     Z        Out     1.017     3.305 f     -         
G_1                                 Net          -        -       -         -           1         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     A        In      0.000     3.305 f     -         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     Z        Out     1.089     4.394 f     -         
escape_enc_0_RNIJ4VC4               Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        S1       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S1             Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]              FD1S3AX      D        In      0.000     8.059 r     -         
==================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[9] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                 FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                       Net          -        -       -         -           18        
u_DCS_ROM.data_en_RNI5KSK           ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.data_en_RNI5KSK           ORCALUT4     Z        Out     1.017     2.289 f     -         
data_en_RNI5KSK                     Net          -        -       -         -           1         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     Z        Out     1.017     3.305 f     -         
G_1                                 Net          -        -       -         -           1         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     A        In      0.000     3.305 f     -         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     Z        Out     1.089     4.394 f     -         
escape_enc_0_RNIJ4VC4               Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        S0       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S0             Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[9]               FD1S3AX      D        In      0.000     8.059 r     -         
==================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      7.967
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.072

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.wait_cnt[1] / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
u_DCS_ROM.wait_cnt[1]               FD1S3AX      Q        Out     1.180     1.180 r     -         
wait_cnt[1]                         Net          -        -       -         -           5         
u_DCS_ROM.wait_cnt_RNIRDOA[1]       ORCALUT4     A        In      0.000     1.180 r     -         
u_DCS_ROM.wait_cnt_RNIRDOA[1]       ORCALUT4     Z        Out     1.017     2.197 f     -         
wait_cnt_RNIRDOA[1]                 Net          -        -       -         -           1         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     C        In      0.000     2.197 f     -         
u_DCS_ROM.wait_cnt_RNI44OI1[11]     ORCALUT4     Z        Out     1.017     3.213 f     -         
G_1                                 Net          -        -       -         -           1         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     A        In      0.000     3.213 f     -         
u_DCS_ROM.escape_enc_0_RNIJ4VC4     ORCALUT4     Z        Out     1.089     4.302 f     -         
escape_enc_0_RNIJ4VC4               Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        B0       In      0.000     4.302 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0      CCU2D        COUT     Out     1.544     5.847 r     -         
un1_byte_cnt_cry_0                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        CIN      In      0.000     5.847 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0      CCU2D        COUT     Out     0.143     5.989 r     -         
un1_byte_cnt_cry_2                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        CIN      In      0.000     5.989 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0      CCU2D        COUT     Out     0.143     6.132 r     -         
un1_byte_cnt_cry_4                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        CIN      In      0.000     6.132 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0      CCU2D        COUT     Out     0.143     6.275 r     -         
un1_byte_cnt_cry_6                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        CIN      In      0.000     6.275 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0      CCU2D        COUT     Out     0.143     6.418 r     -         
un1_byte_cnt_cry_8                  Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        CIN      In      0.000     6.418 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0      CCU2D        S1       Out     1.549     7.967 r     -         
un1_byte_cnt_cry_9_0_S1             Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]              FD1S3AX      D        In      0.000     7.967 r     -         
==================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: top|PIXCLK</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

             Starting                                          Arrival          
Instance     Reference      Type        Pin     Net            Time        Slack
             Clock                                                              
--------------------------------------------------------------------------------
r_PIXCLK     top|PIXCLK     FD1S3AX     Q       r_PIXCLK_i     1.336       2.991
================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                               Required          
Instance                                           Reference      Type                        Pin        Net              Time         Slack
                                                   Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
r_PIXCLK                                           top|PIXCLK     FD1S3AX                     D          r_PIXCLK_i_i     4.894        2.991
genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0     top|PIXCLK     EHXPLLJ                     CLKI       r_PIXCLK_i       5.000        3.664
u_BYTE_PACKETIZER.u_parallel2byte                  top|PIXCLK     parallel2byte_24s_2s_62     PIXCLK     r_PIXCLK_i       5.000        3.664
============================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_fpga_mapper.srr:srsfC:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs:fp:54546:55038:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      1.904
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.991

    Number of logic level(s):                1
    Starting point:                          r_PIXCLK / Q
    Ending point:                            r_PIXCLK / D
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
r_PIXCLK           FD1S3AX     Q        Out     1.336     1.336 r     -         
r_PIXCLK_i         Net         -        -       -         -           39        
r_PIXCLK_RNO       INV         A        In      0.000     1.336 r     -         
r_PIXCLK_RNO       INV         Z        Out     0.568     1.904 f     -         
r_PIXCLK_i_i       Net         -        -       -         -           1         
r_PIXCLK           FD1S3AX     D        In      0.000     1.904 f     -         
================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.664

    Number of logic level(s):                0
    Starting point:                          r_PIXCLK / Q
    Ending point:                            u_BYTE_PACKETIZER.u_parallel2byte / PIXCLK
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                    Pin        Pin               Arrival     No. of    
Name                                  Type                        Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
r_PIXCLK                              FD1S3AX                     Q          Out     1.336     1.336 r     -         
r_PIXCLK_i                            Net                         -          -       -         -           39        
u_BYTE_PACKETIZER.u_parallel2byte     parallel2byte_24s_2s_62     PIXCLK     In      0.000     1.336 r     -         
=====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      1.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.664

    Number of logic level(s):                0
    Starting point:                          r_PIXCLK / Q
    Ending point:                            genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0 / CLKI
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
r_PIXCLK                                           FD1S3AX     Q        Out     1.336     1.336 r     -         
r_PIXCLK_i                                         Net         -        -       -         -           39        
genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0     EHXPLLJ     CLKI     In      0.000     1.336 r     -         
================================================================================================================




====================================
<a name=clockReport25></a>Detailed Report for Clock: top|r_PIXCLK_derived_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                         Arrival          
Instance                              Reference                      Type        Pin     Net           Time        Slack
                                      Clock                                                                             
------------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.pixcnt[5]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[5]     1.180       1.209
genblk4\.u_colorbar_gen.pixcnt[7]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[7]     1.180       1.209
genblk4\.u_colorbar_gen.pixcnt[9]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[9]     1.180       1.209
genblk4\.u_colorbar_gen.pixcnt[8]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[8]     1.148       1.241
genblk4\.u_colorbar_gen.pixcnt[0]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[0]     1.148       1.305
genblk4\.u_colorbar_gen.pixcnt[3]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[3]     1.148       1.305
genblk4\.u_colorbar_gen.pixcnt[6]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[6]     1.188       1.337
genblk4\.u_colorbar_gen.pixcnt[1]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[1]     1.108       1.345
genblk4\.u_colorbar_gen.pixcnt[2]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[2]     1.108       1.345
genblk4\.u_colorbar_gen.pixcnt[4]     top|r_PIXCLK_derived_clock     FD1S3AX     Q       pixcnt[4]     1.180       1.345
========================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                Required          
Instance                                Reference                      Type        Pin     Net                  Time         Slack
                                        Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[10]     top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[10]     10.089       1.209
genblk4\.u_colorbar_gen.linecnt[8]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[8]      10.089       1.352
genblk4\.u_colorbar_gen.linecnt[6]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[6]      10.089       1.495
genblk4\.u_colorbar_gen.linecnt[9]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un2_linecnt[9]       9.894        1.631
genblk4\.u_colorbar_gen.linecnt[3]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[3]      10.089       1.637
genblk4\.u_colorbar_gen.linecnt[4]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[4]      10.089       1.637
genblk4\.u_colorbar_gen.linecnt[7]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un2_linecnt[7]       9.894        1.774
genblk4\.u_colorbar_gen.linecnt[1]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un65_linecnt[1]      10.089       1.780
genblk4\.u_colorbar_gen.linecnt[5]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un2_linecnt[5]       9.894        1.917
genblk4\.u_colorbar_gen.linecnt[2]      top|r_PIXCLK_derived_clock     FD1S3AX     D       un2_linecnt[2]       9.894        2.203
==================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_fpga_mapper.srr:srsfC:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs:fp:64004:67832:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      8.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.209

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.pixcnt[5] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:top|r_PIXCLK_derived_clock to c:top|r_PIXCLK_derived_clock)

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.pixcnt[5]                   FD1S3AX      Q        Out     1.180     1.180 r     -         
pixcnt[5]                                           Net          -        -       -         -           5         
genblk4\.u_colorbar_gen.hsync_2_0_a6_1              ORCALUT4     A        In      0.000     1.180 r     -         
genblk4\.u_colorbar_gen.hsync_2_0_a6_1              ORCALUT4     Z        Out     1.153     2.333 f     -         
N_39_1                                              Net          -        -       -         -           3         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     B        In      0.000     2.333 f     -         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     Z        Out     1.249     3.581 f     -         
un5_pixcnt                                          Net          -        -       -         -           7         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     B        In      0.000     3.581 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     4.598 r     -         
un38_N_5_mux                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        B0       In      0.000     4.598 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        COUT     Out     1.544     6.143 r     -         
un2_linecnt_cry_0                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        CIN      In      0.000     6.143 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        COUT     Out     0.143     6.285 r     -         
un2_linecnt_cry_2                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        CIN      In      0.000     6.285 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        COUT     Out     0.143     6.428 r     -         
un2_linecnt_cry_4                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        CIN      In      0.000     6.428 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        COUT     Out     0.143     6.571 r     -         
un2_linecnt_cry_6                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        CIN      In      0.000     6.571 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        COUT     Out     0.143     6.714 r     -         
un2_linecnt_cry_8                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        CIN      In      0.000     6.714 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        S1       Out     1.549     8.263 r     -         
un2_linecnt_cry_9_0_S1                              Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     B        In      0.000     8.263 r     -         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     Z        Out     0.617     8.880 r     -         
un65_linecnt[10]                                    Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[10]                 FD1S3AX      D        In      0.000     8.880 r     -         
==================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      8.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.209

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.pixcnt[7] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:top|r_PIXCLK_derived_clock to c:top|r_PIXCLK_derived_clock)

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.pixcnt[7]                   FD1S3AX      Q        Out     1.180     1.180 r     -         
pixcnt[7]                                           Net          -        -       -         -           5         
genblk4\.u_colorbar_gen.hsync_2_0_a6_1              ORCALUT4     B        In      0.000     1.180 r     -         
genblk4\.u_colorbar_gen.hsync_2_0_a6_1              ORCALUT4     Z        Out     1.153     2.333 f     -         
N_39_1                                              Net          -        -       -         -           3         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     B        In      0.000     2.333 f     -         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     Z        Out     1.249     3.581 f     -         
un5_pixcnt                                          Net          -        -       -         -           7         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     B        In      0.000     3.581 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     4.598 r     -         
un38_N_5_mux                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        B0       In      0.000     4.598 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        COUT     Out     1.544     6.143 r     -         
un2_linecnt_cry_0                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        CIN      In      0.000     6.143 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        COUT     Out     0.143     6.285 r     -         
un2_linecnt_cry_2                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        CIN      In      0.000     6.285 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        COUT     Out     0.143     6.428 r     -         
un2_linecnt_cry_4                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        CIN      In      0.000     6.428 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        COUT     Out     0.143     6.571 r     -         
un2_linecnt_cry_6                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        CIN      In      0.000     6.571 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        COUT     Out     0.143     6.714 r     -         
un2_linecnt_cry_8                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        CIN      In      0.000     6.714 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        S1       Out     1.549     8.263 r     -         
un2_linecnt_cry_9_0_S1                              Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     B        In      0.000     8.263 r     -         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     Z        Out     0.617     8.880 r     -         
un65_linecnt[10]                                    Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[10]                 FD1S3AX      D        In      0.000     8.880 r     -         
==================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.089

    - Propagation time:                      8.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.209

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.pixcnt[9] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|r_PIXCLK_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:top|r_PIXCLK_derived_clock to c:top|r_PIXCLK_derived_clock)

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.pixcnt[9]                   FD1S3AX      Q        Out     1.180     1.180 r     -         
pixcnt[9]                                           Net          -        -       -         -           5         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_o2         ORCALUT4     B        In      0.000     1.180 r     -         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_o2         ORCALUT4     Z        Out     1.153     2.333 f     -         
N_20                                                Net          -        -       -         -           3         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     A        In      0.000     2.333 f     -         
genblk4\.u_colorbar_gen.un5_pixcntlto9_0_a2_0       ORCALUT4     Z        Out     1.249     3.581 f     -         
un5_pixcnt                                          Net          -        -       -         -           7         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     B        In      0.000     3.581 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO     ORCALUT4     Z        Out     1.017     4.598 r     -         
un38_N_5_mux                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        B0       In      0.000     4.598 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0         CCU2D        COUT     Out     1.544     6.143 r     -         
un2_linecnt_cry_0                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        CIN      In      0.000     6.143 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0         CCU2D        COUT     Out     0.143     6.285 r     -         
un2_linecnt_cry_2                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        CIN      In      0.000     6.285 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0         CCU2D        COUT     Out     0.143     6.428 r     -         
un2_linecnt_cry_4                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        CIN      In      0.000     6.428 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0         CCU2D        COUT     Out     0.143     6.571 r     -         
un2_linecnt_cry_6                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        CIN      In      0.000     6.571 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0         CCU2D        COUT     Out     0.143     6.714 r     -         
un2_linecnt_cry_8                                   Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        CIN      In      0.000     6.714 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_9_0         CCU2D        S1       Out     1.549     8.263 r     -         
un2_linecnt_cry_9_0_S1                              Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     B        In      0.000     8.263 r     -         
genblk4\.u_colorbar_gen.un65_linecnt[10]            ORCALUT4     Z        Out     0.617     8.880 r     -         
un65_linecnt[10]                                    Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[10]                 FD1S3AX      D        In      0.000     8.880 r     -         
==================================================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                  Arrival          
Instance                              Reference     Type                        Pin             Net             Time        Slack
                                      Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt_en      hs_en           0.000       0.267
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_end       HSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_start     HSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_end       VSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_start     VSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[0]      byte_D0[0]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[1]      byte_D0[1]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[2]      byte_D0[2]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[3]      byte_D0[3]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[4]      byte_D0[4]      0.000       4.894
=================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                               Required          
Instance                                  Reference     Type        Pin     Net                  Time         Slack
                                          Clock                                                                    
-------------------------------------------------------------------------------------------------------------------
u_LP_HS_DELAY_CNTRL.hs_extended[5]        System        FD1P3AX     D       hs_extended_s[5]     4.894        0.267
u_LP_HS_DELAY_CNTRL.hs_extended[3]        System        FD1P3AX     D       hs_extended_s[3]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[4]        System        FD1P3AX     D       hs_extended_s[4]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[1]        System        FD1P3AX     D       hs_extended_s[1]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_extended[2]        System        FD1P3AX     D       hs_extended_s[2]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[0]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[1]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[2]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[3]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[4]     System        FD1P3AX     SP      N_114_i              4.528        1.847
===================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_fpga_mapper.srr:srsfC:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.srs:fp:83940:86136:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               B0             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.485
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.409

    Number of logic level(s):                4
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.485 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.485 r     -         
========================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 191MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 191MB)

---------------------------------------
<a name=resourceUsage33></a>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 174 of 54912 (0%)
PIC Latch:       0
I/O cells:       13


Details:
CCU2D:          58
CLKDIVC:        1
DPR16X4C:       16
ECLKSYNCA:      2
EHXPLLJ:        1
FD1P3AX:        41
FD1P3AY:        20
FD1P3BX:        1
FD1P3DX:        3
FD1S3AX:        86
FD1S3AY:        2
FD1S3IX:        18
GSR:            1
IB:             6
IFS1P3DX:       3
INV:            5
L6MUX21:        2
OB:             4
OBZ:            3
ODDRX4B:        3
ORCALUT4:       282
PFUMX:          23
PUR:            1
ROM128X1A:      8
ROM16X1A:       9
ROM32X1A:       8
VHI:            5
VLO:            13
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 68MB peak: 191MB)


</pre></samp></body></html>
