#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d46040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d461d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d372d0 .functor NOT 1, L_0x1da48a0, C4<0>, C4<0>, C4<0>;
L_0x1da4680 .functor XOR 2, L_0x1da4540, L_0x1da45e0, C4<00>, C4<00>;
L_0x1da4790 .functor XOR 2, L_0x1da4680, L_0x1da46f0, C4<00>, C4<00>;
v0x1d9ba70_0 .net *"_ivl_10", 1 0, L_0x1da46f0;  1 drivers
v0x1d9bb70_0 .net *"_ivl_12", 1 0, L_0x1da4790;  1 drivers
v0x1d9bc50_0 .net *"_ivl_2", 1 0, L_0x1d9ee30;  1 drivers
v0x1d9bd10_0 .net *"_ivl_4", 1 0, L_0x1da4540;  1 drivers
v0x1d9bdf0_0 .net *"_ivl_6", 1 0, L_0x1da45e0;  1 drivers
v0x1d9bf20_0 .net *"_ivl_8", 1 0, L_0x1da4680;  1 drivers
v0x1d9c000_0 .net "a", 0 0, v0x1d963b0_0;  1 drivers
v0x1d9c0a0_0 .net "b", 0 0, v0x1d96450_0;  1 drivers
v0x1d9c140_0 .net "c", 0 0, v0x1d964f0_0;  1 drivers
v0x1d9c1e0_0 .var "clk", 0 0;
v0x1d9c280_0 .net "d", 0 0, v0x1d96630_0;  1 drivers
v0x1d9c320_0 .net "out_pos_dut", 0 0, L_0x1da4190;  1 drivers
v0x1d9c3c0_0 .net "out_pos_ref", 0 0, L_0x1d9d8f0;  1 drivers
v0x1d9c460_0 .net "out_sop_dut", 0 0, L_0x1d9e850;  1 drivers
v0x1d9c500_0 .net "out_sop_ref", 0 0, L_0x1d70b60;  1 drivers
v0x1d9c5a0_0 .var/2u "stats1", 223 0;
v0x1d9c640_0 .var/2u "strobe", 0 0;
v0x1d9c6e0_0 .net "tb_match", 0 0, L_0x1da48a0;  1 drivers
v0x1d9c7b0_0 .net "tb_mismatch", 0 0, L_0x1d372d0;  1 drivers
v0x1d9c850_0 .net "wavedrom_enable", 0 0, v0x1d96900_0;  1 drivers
v0x1d9c920_0 .net "wavedrom_title", 511 0, v0x1d969a0_0;  1 drivers
L_0x1d9ee30 .concat [ 1 1 0 0], L_0x1d9d8f0, L_0x1d70b60;
L_0x1da4540 .concat [ 1 1 0 0], L_0x1d9d8f0, L_0x1d70b60;
L_0x1da45e0 .concat [ 1 1 0 0], L_0x1da4190, L_0x1d9e850;
L_0x1da46f0 .concat [ 1 1 0 0], L_0x1d9d8f0, L_0x1d70b60;
L_0x1da48a0 .cmp/eeq 2, L_0x1d9ee30, L_0x1da4790;
S_0x1d46360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d461d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d376b0 .functor AND 1, v0x1d964f0_0, v0x1d96630_0, C4<1>, C4<1>;
L_0x1d37a90 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d37e70 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d380f0 .functor AND 1, L_0x1d37a90, L_0x1d37e70, C4<1>, C4<1>;
L_0x1d50c50 .functor AND 1, L_0x1d380f0, v0x1d964f0_0, C4<1>, C4<1>;
L_0x1d70b60 .functor OR 1, L_0x1d376b0, L_0x1d50c50, C4<0>, C4<0>;
L_0x1d9cd70 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9cde0 .functor OR 1, L_0x1d9cd70, v0x1d96630_0, C4<0>, C4<0>;
L_0x1d9cef0 .functor AND 1, v0x1d964f0_0, L_0x1d9cde0, C4<1>, C4<1>;
L_0x1d9cfb0 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d080 .functor OR 1, L_0x1d9cfb0, v0x1d96450_0, C4<0>, C4<0>;
L_0x1d9d0f0 .functor AND 1, L_0x1d9cef0, L_0x1d9d080, C4<1>, C4<1>;
L_0x1d9d270 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d2e0 .functor OR 1, L_0x1d9d270, v0x1d96630_0, C4<0>, C4<0>;
L_0x1d9d200 .functor AND 1, v0x1d964f0_0, L_0x1d9d2e0, C4<1>, C4<1>;
L_0x1d9d470 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9d570 .functor OR 1, L_0x1d9d470, v0x1d96630_0, C4<0>, C4<0>;
L_0x1d9d630 .functor AND 1, L_0x1d9d200, L_0x1d9d570, C4<1>, C4<1>;
L_0x1d9d7e0 .functor XNOR 1, L_0x1d9d0f0, L_0x1d9d630, C4<0>, C4<0>;
v0x1d36c00_0 .net *"_ivl_0", 0 0, L_0x1d376b0;  1 drivers
v0x1d37000_0 .net *"_ivl_12", 0 0, L_0x1d9cd70;  1 drivers
v0x1d373e0_0 .net *"_ivl_14", 0 0, L_0x1d9cde0;  1 drivers
v0x1d377c0_0 .net *"_ivl_16", 0 0, L_0x1d9cef0;  1 drivers
v0x1d37ba0_0 .net *"_ivl_18", 0 0, L_0x1d9cfb0;  1 drivers
v0x1d37f80_0 .net *"_ivl_2", 0 0, L_0x1d37a90;  1 drivers
v0x1d38200_0 .net *"_ivl_20", 0 0, L_0x1d9d080;  1 drivers
v0x1d94920_0 .net *"_ivl_24", 0 0, L_0x1d9d270;  1 drivers
v0x1d94a00_0 .net *"_ivl_26", 0 0, L_0x1d9d2e0;  1 drivers
v0x1d94ae0_0 .net *"_ivl_28", 0 0, L_0x1d9d200;  1 drivers
v0x1d94bc0_0 .net *"_ivl_30", 0 0, L_0x1d9d470;  1 drivers
v0x1d94ca0_0 .net *"_ivl_32", 0 0, L_0x1d9d570;  1 drivers
v0x1d94d80_0 .net *"_ivl_36", 0 0, L_0x1d9d7e0;  1 drivers
L_0x7f602183c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d94e40_0 .net *"_ivl_38", 0 0, L_0x7f602183c018;  1 drivers
v0x1d94f20_0 .net *"_ivl_4", 0 0, L_0x1d37e70;  1 drivers
v0x1d95000_0 .net *"_ivl_6", 0 0, L_0x1d380f0;  1 drivers
v0x1d950e0_0 .net *"_ivl_8", 0 0, L_0x1d50c50;  1 drivers
v0x1d951c0_0 .net "a", 0 0, v0x1d963b0_0;  alias, 1 drivers
v0x1d95280_0 .net "b", 0 0, v0x1d96450_0;  alias, 1 drivers
v0x1d95340_0 .net "c", 0 0, v0x1d964f0_0;  alias, 1 drivers
v0x1d95400_0 .net "d", 0 0, v0x1d96630_0;  alias, 1 drivers
v0x1d954c0_0 .net "out_pos", 0 0, L_0x1d9d8f0;  alias, 1 drivers
v0x1d95580_0 .net "out_sop", 0 0, L_0x1d70b60;  alias, 1 drivers
v0x1d95640_0 .net "pos0", 0 0, L_0x1d9d0f0;  1 drivers
v0x1d95700_0 .net "pos1", 0 0, L_0x1d9d630;  1 drivers
L_0x1d9d8f0 .functor MUXZ 1, L_0x7f602183c018, L_0x1d9d0f0, L_0x1d9d7e0, C4<>;
S_0x1d95880 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d461d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d963b0_0 .var "a", 0 0;
v0x1d96450_0 .var "b", 0 0;
v0x1d964f0_0 .var "c", 0 0;
v0x1d96590_0 .net "clk", 0 0, v0x1d9c1e0_0;  1 drivers
v0x1d96630_0 .var "d", 0 0;
v0x1d96720_0 .var/2u "fail", 0 0;
v0x1d967c0_0 .var/2u "fail1", 0 0;
v0x1d96860_0 .net "tb_match", 0 0, L_0x1da48a0;  alias, 1 drivers
v0x1d96900_0 .var "wavedrom_enable", 0 0;
v0x1d969a0_0 .var "wavedrom_title", 511 0;
E_0x1d449b0/0 .event negedge, v0x1d96590_0;
E_0x1d449b0/1 .event posedge, v0x1d96590_0;
E_0x1d449b0 .event/or E_0x1d449b0/0, E_0x1d449b0/1;
S_0x1d95bb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d95880;
 .timescale -12 -12;
v0x1d95df0_0 .var/2s "i", 31 0;
E_0x1d44850 .event posedge, v0x1d96590_0;
S_0x1d95ef0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d95880;
 .timescale -12 -12;
v0x1d960f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d961d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d95880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d96b80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d461d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d9daa0 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9dc40 .functor AND 1, v0x1d963b0_0, L_0x1d9daa0, C4<1>, C4<1>;
L_0x1d9dd20 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9dea0 .functor AND 1, L_0x1d9dc40, L_0x1d9dd20, C4<1>, C4<1>;
L_0x1d9dfe0 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1d9e160 .functor AND 1, L_0x1d9dea0, L_0x1d9dfe0, C4<1>, C4<1>;
L_0x1d9e2b0 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9e430 .functor AND 1, L_0x1d9e2b0, v0x1d96450_0, C4<1>, C4<1>;
L_0x1d9e540 .functor AND 1, L_0x1d9e430, v0x1d964f0_0, C4<1>, C4<1>;
L_0x1d9e600 .functor AND 1, L_0x1d9e540, v0x1d96630_0, C4<1>, C4<1>;
L_0x1d9e720 .functor OR 1, L_0x1d9e160, L_0x1d9e600, C4<0>, C4<0>;
L_0x1d9e7e0 .functor AND 1, v0x1d963b0_0, v0x1d96450_0, C4<1>, C4<1>;
L_0x1d9e8c0 .functor AND 1, L_0x1d9e7e0, v0x1d964f0_0, C4<1>, C4<1>;
L_0x1d9e980 .functor AND 1, L_0x1d9e8c0, v0x1d96630_0, C4<1>, C4<1>;
L_0x1d9e850 .functor OR 1, L_0x1d9e720, L_0x1d9e980, C4<0>, C4<0>;
L_0x1d9ebb0 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9ecb0 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9ed20 .functor OR 1, L_0x1d9ebb0, L_0x1d9ecb0, C4<0>, C4<0>;
L_0x1d9eed0 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9ef40 .functor OR 1, L_0x1d9ed20, L_0x1d9eed0, C4<0>, C4<0>;
L_0x1d9f100 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f170 .functor OR 1, L_0x1d9ef40, L_0x1d9f100, C4<0>, C4<0>;
L_0x1d9f340 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f3b0 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f4f0 .functor OR 1, L_0x1d9f340, L_0x1d9f3b0, C4<0>, C4<0>;
L_0x1d9f600 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9f750 .functor OR 1, L_0x1d9f4f0, L_0x1d9f600, C4<0>, C4<0>;
L_0x1d9f860 .functor OR 1, L_0x1d9f750, v0x1d96630_0, C4<0>, C4<0>;
L_0x1d9fa10 .functor AND 1, L_0x1d9f170, L_0x1d9f860, C4<1>, C4<1>;
L_0x1d9fb20 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9fc90 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1d9fd00 .functor OR 1, L_0x1d9fb20, L_0x1d9fc90, C4<0>, C4<0>;
L_0x1d9ff20 .functor OR 1, L_0x1d9fd00, v0x1d964f0_0, C4<0>, C4<0>;
L_0x1d9ffe0 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1da0170 .functor OR 1, L_0x1d9ff20, L_0x1d9ffe0, C4<0>, C4<0>;
L_0x1da0280 .functor AND 1, L_0x1d9fa10, L_0x1da0170, C4<1>, C4<1>;
L_0x1da04c0 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1da0530 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1da0390 .functor OR 1, L_0x1da04c0, L_0x1da0530, C4<0>, C4<0>;
L_0x1da06e0 .functor OR 1, L_0x1da0390, v0x1d964f0_0, C4<0>, C4<0>;
L_0x1da08f0 .functor OR 1, L_0x1da06e0, v0x1d96630_0, C4<0>, C4<0>;
L_0x1da09b0 .functor AND 1, L_0x1da0280, L_0x1da08f0, C4<1>, C4<1>;
L_0x1da0c20 .functor NOT 1, v0x1d963b0_0, C4<0>, C4<0>, C4<0>;
L_0x1da0c90 .functor OR 1, L_0x1da0c20, v0x1d96450_0, C4<0>, C4<0>;
L_0x1da0ec0 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1da0f30 .functor OR 1, L_0x1da0c90, L_0x1da0ec0, C4<0>, C4<0>;
L_0x1da11c0 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1da1230 .functor OR 1, L_0x1da0f30, L_0x1da11c0, C4<0>, C4<0>;
L_0x1da14d0 .functor AND 1, L_0x1da09b0, L_0x1da1230, C4<1>, C4<1>;
L_0x1da15e0 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1da17f0 .functor OR 1, v0x1d963b0_0, L_0x1da15e0, C4<0>, C4<0>;
L_0x1da18b0 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1da1ce0 .functor OR 1, L_0x1da17f0, L_0x1da18b0, C4<0>, C4<0>;
L_0x1da1df0 .functor OR 1, L_0x1da1ce0, v0x1d96630_0, C4<0>, C4<0>;
L_0x1da2280 .functor AND 1, L_0x1da14d0, L_0x1da1df0, C4<1>, C4<1>;
L_0x1da2390 .functor NOT 1, v0x1d96450_0, C4<0>, C4<0>, C4<0>;
L_0x1da25d0 .functor OR 1, v0x1d963b0_0, L_0x1da2390, C4<0>, C4<0>;
L_0x1da28a0 .functor OR 1, L_0x1da25d0, v0x1d964f0_0, C4<0>, C4<0>;
L_0x1da2b40 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1da2bb0 .functor OR 1, L_0x1da28a0, L_0x1da2b40, C4<0>, C4<0>;
L_0x1da2eb0 .functor AND 1, L_0x1da2280, L_0x1da2bb0, C4<1>, C4<1>;
L_0x1da2fc0 .functor OR 1, v0x1d963b0_0, v0x1d96450_0, C4<0>, C4<0>;
L_0x1da3230 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1da32a0 .functor OR 1, L_0x1da2fc0, L_0x1da3230, C4<0>, C4<0>;
L_0x1da35c0 .functor NOT 1, v0x1d96630_0, C4<0>, C4<0>, C4<0>;
L_0x1da3630 .functor OR 1, L_0x1da32a0, L_0x1da35c0, C4<0>, C4<0>;
L_0x1da3960 .functor AND 1, L_0x1da2eb0, L_0x1da3630, C4<1>, C4<1>;
L_0x1da3a70 .functor OR 1, v0x1d963b0_0, v0x1d96450_0, C4<0>, C4<0>;
L_0x1da3d10 .functor NOT 1, v0x1d964f0_0, C4<0>, C4<0>, C4<0>;
L_0x1da3d80 .functor OR 1, L_0x1da3a70, L_0x1da3d10, C4<0>, C4<0>;
L_0x1da40d0 .functor OR 1, L_0x1da3d80, v0x1d96630_0, C4<0>, C4<0>;
L_0x1da4190 .functor AND 1, L_0x1da3960, L_0x1da40d0, C4<1>, C4<1>;
v0x1d96d40_0 .net *"_ivl_0", 0 0, L_0x1d9daa0;  1 drivers
v0x1d96e20_0 .net *"_ivl_10", 0 0, L_0x1d9e160;  1 drivers
v0x1d96f00_0 .net *"_ivl_100", 0 0, L_0x1da17f0;  1 drivers
v0x1d96ff0_0 .net *"_ivl_102", 0 0, L_0x1da18b0;  1 drivers
v0x1d970d0_0 .net *"_ivl_104", 0 0, L_0x1da1ce0;  1 drivers
v0x1d97200_0 .net *"_ivl_106", 0 0, L_0x1da1df0;  1 drivers
v0x1d972e0_0 .net *"_ivl_108", 0 0, L_0x1da2280;  1 drivers
v0x1d973c0_0 .net *"_ivl_110", 0 0, L_0x1da2390;  1 drivers
v0x1d974a0_0 .net *"_ivl_112", 0 0, L_0x1da25d0;  1 drivers
v0x1d97610_0 .net *"_ivl_114", 0 0, L_0x1da28a0;  1 drivers
v0x1d976f0_0 .net *"_ivl_116", 0 0, L_0x1da2b40;  1 drivers
v0x1d977d0_0 .net *"_ivl_118", 0 0, L_0x1da2bb0;  1 drivers
v0x1d978b0_0 .net *"_ivl_12", 0 0, L_0x1d9e2b0;  1 drivers
v0x1d97990_0 .net *"_ivl_120", 0 0, L_0x1da2eb0;  1 drivers
v0x1d97a70_0 .net *"_ivl_122", 0 0, L_0x1da2fc0;  1 drivers
v0x1d97b50_0 .net *"_ivl_124", 0 0, L_0x1da3230;  1 drivers
v0x1d97c30_0 .net *"_ivl_126", 0 0, L_0x1da32a0;  1 drivers
v0x1d97e20_0 .net *"_ivl_128", 0 0, L_0x1da35c0;  1 drivers
v0x1d97f00_0 .net *"_ivl_130", 0 0, L_0x1da3630;  1 drivers
v0x1d97fe0_0 .net *"_ivl_132", 0 0, L_0x1da3960;  1 drivers
v0x1d980c0_0 .net *"_ivl_134", 0 0, L_0x1da3a70;  1 drivers
v0x1d981a0_0 .net *"_ivl_136", 0 0, L_0x1da3d10;  1 drivers
v0x1d98280_0 .net *"_ivl_138", 0 0, L_0x1da3d80;  1 drivers
v0x1d98360_0 .net *"_ivl_14", 0 0, L_0x1d9e430;  1 drivers
v0x1d98440_0 .net *"_ivl_140", 0 0, L_0x1da40d0;  1 drivers
v0x1d98520_0 .net *"_ivl_16", 0 0, L_0x1d9e540;  1 drivers
v0x1d98600_0 .net *"_ivl_18", 0 0, L_0x1d9e600;  1 drivers
v0x1d986e0_0 .net *"_ivl_2", 0 0, L_0x1d9dc40;  1 drivers
v0x1d987c0_0 .net *"_ivl_20", 0 0, L_0x1d9e720;  1 drivers
v0x1d988a0_0 .net *"_ivl_22", 0 0, L_0x1d9e7e0;  1 drivers
v0x1d98980_0 .net *"_ivl_24", 0 0, L_0x1d9e8c0;  1 drivers
v0x1d98a60_0 .net *"_ivl_26", 0 0, L_0x1d9e980;  1 drivers
v0x1d98b40_0 .net *"_ivl_30", 0 0, L_0x1d9ebb0;  1 drivers
v0x1d98e30_0 .net *"_ivl_32", 0 0, L_0x1d9ecb0;  1 drivers
v0x1d98f10_0 .net *"_ivl_34", 0 0, L_0x1d9ed20;  1 drivers
v0x1d98ff0_0 .net *"_ivl_36", 0 0, L_0x1d9eed0;  1 drivers
v0x1d990d0_0 .net *"_ivl_38", 0 0, L_0x1d9ef40;  1 drivers
v0x1d991b0_0 .net *"_ivl_4", 0 0, L_0x1d9dd20;  1 drivers
v0x1d99290_0 .net *"_ivl_40", 0 0, L_0x1d9f100;  1 drivers
v0x1d99370_0 .net *"_ivl_42", 0 0, L_0x1d9f170;  1 drivers
v0x1d99450_0 .net *"_ivl_44", 0 0, L_0x1d9f340;  1 drivers
v0x1d99530_0 .net *"_ivl_46", 0 0, L_0x1d9f3b0;  1 drivers
v0x1d99610_0 .net *"_ivl_48", 0 0, L_0x1d9f4f0;  1 drivers
v0x1d996f0_0 .net *"_ivl_50", 0 0, L_0x1d9f600;  1 drivers
v0x1d997d0_0 .net *"_ivl_52", 0 0, L_0x1d9f750;  1 drivers
v0x1d998b0_0 .net *"_ivl_54", 0 0, L_0x1d9f860;  1 drivers
v0x1d99990_0 .net *"_ivl_56", 0 0, L_0x1d9fa10;  1 drivers
v0x1d99a70_0 .net *"_ivl_58", 0 0, L_0x1d9fb20;  1 drivers
v0x1d99b50_0 .net *"_ivl_6", 0 0, L_0x1d9dea0;  1 drivers
v0x1d99c30_0 .net *"_ivl_60", 0 0, L_0x1d9fc90;  1 drivers
v0x1d99d10_0 .net *"_ivl_62", 0 0, L_0x1d9fd00;  1 drivers
v0x1d99df0_0 .net *"_ivl_64", 0 0, L_0x1d9ff20;  1 drivers
v0x1d99ed0_0 .net *"_ivl_66", 0 0, L_0x1d9ffe0;  1 drivers
v0x1d99fb0_0 .net *"_ivl_68", 0 0, L_0x1da0170;  1 drivers
v0x1d9a090_0 .net *"_ivl_70", 0 0, L_0x1da0280;  1 drivers
v0x1d9a170_0 .net *"_ivl_72", 0 0, L_0x1da04c0;  1 drivers
v0x1d9a250_0 .net *"_ivl_74", 0 0, L_0x1da0530;  1 drivers
v0x1d9a330_0 .net *"_ivl_76", 0 0, L_0x1da0390;  1 drivers
v0x1d9a410_0 .net *"_ivl_78", 0 0, L_0x1da06e0;  1 drivers
v0x1d9a4f0_0 .net *"_ivl_8", 0 0, L_0x1d9dfe0;  1 drivers
v0x1d9a5d0_0 .net *"_ivl_80", 0 0, L_0x1da08f0;  1 drivers
v0x1d9a6b0_0 .net *"_ivl_82", 0 0, L_0x1da09b0;  1 drivers
v0x1d9a790_0 .net *"_ivl_84", 0 0, L_0x1da0c20;  1 drivers
v0x1d9a870_0 .net *"_ivl_86", 0 0, L_0x1da0c90;  1 drivers
v0x1d9a950_0 .net *"_ivl_88", 0 0, L_0x1da0ec0;  1 drivers
v0x1d9ae40_0 .net *"_ivl_90", 0 0, L_0x1da0f30;  1 drivers
v0x1d9af20_0 .net *"_ivl_92", 0 0, L_0x1da11c0;  1 drivers
v0x1d9b000_0 .net *"_ivl_94", 0 0, L_0x1da1230;  1 drivers
v0x1d9b0e0_0 .net *"_ivl_96", 0 0, L_0x1da14d0;  1 drivers
v0x1d9b1c0_0 .net *"_ivl_98", 0 0, L_0x1da15e0;  1 drivers
v0x1d9b2a0_0 .net "a", 0 0, v0x1d963b0_0;  alias, 1 drivers
v0x1d9b340_0 .net "b", 0 0, v0x1d96450_0;  alias, 1 drivers
v0x1d9b430_0 .net "c", 0 0, v0x1d964f0_0;  alias, 1 drivers
v0x1d9b520_0 .net "d", 0 0, v0x1d96630_0;  alias, 1 drivers
v0x1d9b610_0 .net "out_pos", 0 0, L_0x1da4190;  alias, 1 drivers
v0x1d9b6d0_0 .net "out_sop", 0 0, L_0x1d9e850;  alias, 1 drivers
S_0x1d9b850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d461d0;
 .timescale -12 -12;
E_0x1d2c9f0 .event anyedge, v0x1d9c640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d9c640_0;
    %nor/r;
    %assign/vec4 v0x1d9c640_0, 0;
    %wait E_0x1d2c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d95880;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d96720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d967c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d95880;
T_4 ;
    %wait E_0x1d449b0;
    %load/vec4 v0x1d96860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d96720_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d95880;
T_5 ;
    %wait E_0x1d44850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %wait E_0x1d44850;
    %load/vec4 v0x1d96720_0;
    %store/vec4 v0x1d967c0_0, 0, 1;
    %fork t_1, S_0x1d95bb0;
    %jmp t_0;
    .scope S_0x1d95bb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d95df0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d95df0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d44850;
    %load/vec4 v0x1d95df0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d95df0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d95df0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d95880;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d449b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d96630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d964f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d96450_0, 0;
    %assign/vec4 v0x1d963b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d96720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d967c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d461d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9c640_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d461d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d9c1e0_0;
    %inv;
    %store/vec4 v0x1d9c1e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d461d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d96590_0, v0x1d9c7b0_0, v0x1d9c000_0, v0x1d9c0a0_0, v0x1d9c140_0, v0x1d9c280_0, v0x1d9c500_0, v0x1d9c460_0, v0x1d9c3c0_0, v0x1d9c320_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d461d0;
T_9 ;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d461d0;
T_10 ;
    %wait E_0x1d449b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9c5a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
    %load/vec4 v0x1d9c6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d9c5a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d9c500_0;
    %load/vec4 v0x1d9c500_0;
    %load/vec4 v0x1d9c460_0;
    %xor;
    %load/vec4 v0x1d9c500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d9c3c0_0;
    %load/vec4 v0x1d9c3c0_0;
    %load/vec4 v0x1d9c320_0;
    %xor;
    %load/vec4 v0x1d9c3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d9c5a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9c5a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/ece241_2013_q2/iter1/response0/top_module.sv";
