<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1172" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1172{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1172{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1172{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1172{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:1.47px;}
#t5_1172{left:95px;bottom:1071px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t6_1172{left:95px;bottom:1046px;}
#t7_1172{left:121px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t8_1172{left:121px;bottom:1022px;letter-spacing:-0.13px;word-spacing:-1.21px;}
#t9_1172{left:121px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ta_1172{left:121px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1172{left:121px;bottom:972px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_1172{left:121px;bottom:955px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#td_1172{left:121px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#te_1172{left:121px;bottom:921px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tf_1172{left:69px;bottom:871px;letter-spacing:-0.09px;}
#tg_1172{left:154px;bottom:871px;letter-spacing:-0.1px;word-spacing:0.02px;}
#th_1172{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_1172{left:69px;bottom:832px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1172{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_1172{left:69px;bottom:792px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1172{left:69px;bottom:775px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tm_1172{left:69px;bottom:758px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tn_1172{left:69px;bottom:700px;letter-spacing:0.13px;}
#to_1172{left:151px;bottom:700px;letter-spacing:0.16px;word-spacing:0.01px;}
#tp_1172{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_1172{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_1172{left:69px;bottom:644px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#ts_1172{left:240px;bottom:651px;}
#tt_1172{left:256px;bottom:644px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tu_1172{left:69px;bottom:627px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tv_1172{left:631px;bottom:627px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tw_1172{left:69px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_1172{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ty_1172{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1172{left:69px;bottom:554px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t10_1172{left:69px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_1172{left:69px;bottom:520px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1172{left:69px;bottom:503px;letter-spacing:-0.14px;}
#t13_1172{left:69px;bottom:445px;letter-spacing:0.13px;}
#t14_1172{left:151px;bottom:445px;letter-spacing:0.16px;word-spacing:0.01px;}
#t15_1172{left:69px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t16_1172{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1172{left:95px;bottom:381px;}
#t18_1172{left:121px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t19_1172{left:121px;bottom:355px;}
#t1a_1172{left:147px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_1172{left:121px;bottom:330px;}
#t1c_1172{left:147px;bottom:332px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1d_1172{left:95px;bottom:308px;}
#t1e_1172{left:121px;bottom:308px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_1172{left:121px;bottom:281px;}
#t1g_1172{left:147px;bottom:283px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1h_1172{left:95px;bottom:259px;}
#t1i_1172{left:121px;bottom:259px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_1172{left:95px;bottom:234px;}
#t1k_1172{left:121px;bottom:234px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1l_1172{left:69px;bottom:212px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1m_1172{left:69px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_1172{left:69px;bottom:172px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1o_1172{left:69px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_1172{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1172{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1172{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1172{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_1172{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1172{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1172{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1172{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1172" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1172Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1172" style="-webkit-user-select: none;"><object width="935" height="1210" data="1172/1172.svg" type="image/svg+xml" id="pdf1172" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1172" class="t s1_1172">33-4 </span><span id="t2_1172" class="t s1_1172">Vol. 3C </span>
<span id="t3_1172" class="t s2_1172">INTEL® PROCESSOR TRACE </span>
<span id="t4_1172" class="t s3_1172">can be misled if it assumes that code flow will return to the instruction following the last CALL. Therefore, </span>
<span id="t5_1172" class="t s3_1172">even for near RET, a Target IP Packet may be sent. </span>
<span id="t6_1172" class="t s4_1172">— </span><span id="t7_1172" class="t s4_1172">RET Compression </span>
<span id="t8_1172" class="t s3_1172">A special case is applied if the target of the RET is consistent with what would be expected from tracking the </span>
<span id="t9_1172" class="t s3_1172">CALL stack. If it is assured that the decoder has seen the corresponding CALL (with “corresponding” defined </span>
<span id="ta_1172" class="t s3_1172">as the CALL with matching stack depth), and the RET target is the instruction after that CALL, the RET </span>
<span id="tb_1172" class="t s3_1172">target may be “compressed”. In this case, only a single TNT bit of “taken” is generated instead of a Target </span>
<span id="tc_1172" class="t s3_1172">IP Packet. To ensure that the decoder will not be confused in cases of RET compression, only RETs that </span>
<span id="td_1172" class="t s3_1172">correspond to CALLs which have been seen since the last PSB packet may be compressed in a given logical </span>
<span id="te_1172" class="t s3_1172">processor. For details, see “Indirect Transfer Compression for Returns (RET)” in Section 33.4.2.2. </span>
<span id="tf_1172" class="t s5_1172">33.2.1.3 </span><span id="tg_1172" class="t s5_1172">Far Transfer COFI </span>
<span id="th_1172" class="t s3_1172">All operations that change the instruction pointer and are not near jumps are “far transfers”. This includes excep- </span>
<span id="ti_1172" class="t s3_1172">tions, interrupts, traps, TSX aborts, and instructions that do far transfers. </span>
<span id="tj_1172" class="t s3_1172">All far transfers will produce a Target IP (TIP) packet, which provides the destination IP address. For those far </span>
<span id="tk_1172" class="t s3_1172">transfers that cannot be inferred from the binary source (e.g., asynchronous events such as exceptions and inter- </span>
<span id="tl_1172" class="t s3_1172">rupts), the TIP will be preceded by a Flow Update packet (FUP), which provides the source IP address at which the </span>
<span id="tm_1172" class="t s3_1172">event was taken. Table 33-23 indicates exactly which IP will be included in the FUP generated by a far transfer. </span>
<span id="tn_1172" class="t s6_1172">33.2.2 </span><span id="to_1172" class="t s6_1172">Software Trace Instrumentation with PTWRITE </span>
<span id="tp_1172" class="t s3_1172">PTWRITE provides a mechanism by which software can instrument the Intel PT trace. PTWRITE is a ring3-acces- </span>
<span id="tq_1172" class="t s3_1172">sible instruction that can be passed to a register or memory variable, see “PTWRITE—Write Data to a Processor </span>
<span id="tr_1172" class="t s3_1172">Trace Packet” in the Intel </span>
<span id="ts_1172" class="t s7_1172">® </span>
<span id="tt_1172" class="t s3_1172">64 and IA-32 Architectures Software Developer’s Manual, Volume 2B, for details. The </span>
<span id="tu_1172" class="t s3_1172">contents of that variable will be used as the payload for the PTW packet (see Table </span><span id="tv_1172" class="t s3_1172">33-40 “PTW Packet Definition”), </span>
<span id="tw_1172" class="t s3_1172">inserted at the time of PTWRITE retirement, assuming PTWRITE is enabled and all other filtering conditions are </span>
<span id="tx_1172" class="t s3_1172">met. Decode and analysis software will then be able to determine the meaning of the PTWRITE packet based on the </span>
<span id="ty_1172" class="t s3_1172">IP of the associated PTWRITE instruction. </span>
<span id="tz_1172" class="t s3_1172">PTWRITE is enabled via IA32_RTIT_CTL.PTWEn[12] (see Table 33-6). Optionally, the user can use IA32_R- </span>
<span id="t10_1172" class="t s3_1172">TIT_CTL.FUPonPTW[5] to enable PTW packets to be followed by FUP packets containing the IP of the associated </span>
<span id="t11_1172" class="t s3_1172">PTWRITE instruction. Support for PTWRITE is introduced in Intel Atom processors based on the Goldmont Plus </span>
<span id="t12_1172" class="t s3_1172">microarchitecture. </span>
<span id="t13_1172" class="t s6_1172">33.2.3 </span><span id="t14_1172" class="t s6_1172">Power Event Tracing </span>
<span id="t15_1172" class="t s3_1172">Power Event Trace is a capability that exposes core- and thread-level sleep state and power down transition infor- </span>
<span id="t16_1172" class="t s3_1172">mation. When this capability is enabled, the trace will expose information about: </span>
<span id="t17_1172" class="t s3_1172">— </span><span id="t18_1172" class="t s3_1172">Scenarios where software execution stops. </span>
<span id="t19_1172" class="t s8_1172">• </span><span id="t1a_1172" class="t s3_1172">Due to sleep state entry, frequency change, or other powerdown. </span>
<span id="t1b_1172" class="t s8_1172">• </span><span id="t1c_1172" class="t s3_1172">Includes the IP, when in the tracing context. </span>
<span id="t1d_1172" class="t s3_1172">— </span><span id="t1e_1172" class="t s3_1172">The requested and resolved hardware thread C-state. </span>
<span id="t1f_1172" class="t s8_1172">• </span><span id="t1g_1172" class="t s3_1172">Including indication of hardware autonomous C-state entry. </span>
<span id="t1h_1172" class="t s3_1172">— </span><span id="t1i_1172" class="t s3_1172">The last and deepest core C-state achieved during a sleep session. </span>
<span id="t1j_1172" class="t s3_1172">— </span><span id="t1k_1172" class="t s3_1172">The reason for C-state wake. </span>
<span id="t1l_1172" class="t s3_1172">This information is in addition to the bus ratio (CBR) information provided by default after any powerdown, and the </span>
<span id="t1m_1172" class="t s3_1172">timing information (TSC, TMA, MTC, CYC) provided during or after a powerdown state. </span>
<span id="t1n_1172" class="t s3_1172">Power Event Trace is enabled via IA32_RTIT_CTL.PwrEvtEn[4]. Support for Power Event Tracing is introduced in </span>
<span id="t1o_1172" class="t s3_1172">Intel Atom processors based on the Goldmont Plus microarchitecture. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
