

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Sun Dec 15 14:23:42 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+
    |        Latency        |        Interval       | Pipeline |
    |    min    |    max    |    min    |    max    |   Type   |
    +-----------+-----------+-----------+-----------+----------+
    |  134414368|  134414368|  134414341|  134414341| dataflow |
    +-----------+-----------+-----------+-----------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+-----------+-----------+-----------+-----------+---------+
        |            |         |        Latency        |        Interval       | Pipeline|
        |  Instance  |  Module |    min    |    max    |    min    |    max    |   Type  |
        +------------+---------+-----------+-----------+-----------+-----------+---------+
        |tancalc_U0  |tancalc  |  134387713|  134387713|  134387713|  134387713|   none  |
        |fifo_U0     |fifo     |  134414340|  134414340|  134414340|  134414340|   none  |
        +------------+---------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|        2|    -|
|FIFO             |      128|      -|     3648|     3712|    -|
|Instance         |       30|      -|   233850|   885600|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|        -|    -|
|Register         |        -|      -|        3|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |      158|      0|   237501|   889314|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        3|      0|       10|       75|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+--------+--------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|   FF   |   LUT  |
    +---------------------------+-------------------------+---------+-------+--------+--------+
    |fifo_U0                    |fifo                     |        0|      0|    2295|    1868|
    |hier_func_control_s_axi_U  |hier_func_control_s_axi  |        0|      0|     106|     168|
    |hier_func_gmem0_m_axi_U    |hier_func_gmem0_m_axi    |       30|      0|    1415|    1585|
    |tancalc_U0                 |tancalc                  |        0|      0|  230034|  881979|
    +---------------------------+-------------------------+---------+-------+--------+--------+
    |Total                      |                         |       30|      0|  233850|  885600|
    +---------------------------+-------------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+----+----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+------+-----+---------+
    |stream_array_line_0_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_10_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_11_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_12_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_13_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_14_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_15_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_16_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_17_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_18_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_19_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_1_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_20_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_21_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_22_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_23_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_24_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_25_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_26_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_27_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_28_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_29_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_2_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_30_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_31_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_32_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_33_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_34_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_35_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_36_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_37_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_38_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_39_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_3_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_40_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_41_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_42_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_43_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_44_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_45_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_46_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_47_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_48_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_49_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_4_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_50_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_51_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_52_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_53_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_54_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_55_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_56_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_57_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_58_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_59_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_5_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_60_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_61_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_62_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_63_V_V_U  |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_6_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_7_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_8_V_V_U   |        2|  57|  58|   256|   32|     8192|
    |stream_array_line_9_V_V_U   |        2|  57|  58|   256|   32|     8192|
    +----------------------------+---------+----+----+------+-----+---------+
    |Total                       |      128|3648|3712| 16384| 2048|   524288|
    +----------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_rst_n_inv  |  1|   0|    1|          0|
    |ap_rst_reg_1  |  1|   0|    1|          0|
    |ap_rst_reg_2  |  1|   0|    1|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  3|   0|    3|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |   hier_func  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   hier_func  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   hier_func  | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|output_V_V_TDATA       | out |   32|    axis    |  output_V_V  |    pointer   |
|output_V_V_TVALID      | out |    1|    axis    |  output_V_V  |    pointer   |
|output_V_V_TREADY      |  in |    1|    axis    |  output_V_V  |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

