<div id="pf217" class="pf w0 h0" data-page-no="217"><div class="pc pc217 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg217.png"/><div class="c xae y2f7e w54 h140"><div class="t m43 x30 h141 y2f7f ff2 fs96 fc0 sc0 ls0 ws3ce">V<span class="_ _155"></span>O<span class="_ _154"></span>S<span class="_ _124"></span>E<span class="_ _153"></span>L<span class="_ _155"></span>[<span class="_ _155"></span>5<span class="_ _154"></span>:0<span class="_ _153"></span>]</div><div class="t m0 x1f h4 y2f80 ff2 fs2 fc0 sc0 ls0 ws20b">DA<span class="_ _155"></span>C<span class="_ _153"></span>O</div><div class="t m0 xd6 h4 y2f81 ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x29 h4 y2f82 ff2 fs2 fc0 sc0 ls0 ws20b">M<span class="_ _155"></span>UX</div><div class="t m44 x1d h4 y2f83 ff2 fs2 fc0 sc0 ls0 ws20b">M<span class="_ _155"></span>UX</div><div class="t m0 xfe h4 y2f84 ff2 fs2 fc0 sc0 ls0 ws20b">DA<span class="_ _155"></span>C<span class="_ _153"></span>E<span class="_ _154"></span>N</div><div class="t m0 xd6 h4 y2f81 ff2 fs2 fc0 sc0 ls0 ws20b">V<span class="_ _155"></span>i<span class="_ _155"></span>n<span class="ff3 ws0"> </span></div><div class="t m43 x85 h141 y2f85 ff2 fs96 fc0 sc0 ls0 ws3ce">V<span class="_ _155"></span>R<span class="_ _154"></span>S<span class="_ _124"></span>E<span class="_ _154"></span>L<span class="ff3 ws0"> </span></div><div class="t m0 x81 h142 y2f86 ff2 fs97 fc0 sc0 ls228">V<span class="fsa ls0 ws3cf v24">in1 </span><span class="ls0 ws3d0 v1b">V<span class="fsa v24">in2</span></span></div></div><div class="t m0 x2f h9 y2f87 ff1 fs2 fc0 sc0 ls0 ws0">Figure 29-24. 6-bit DAC block diagram</div><div class="t m0 x9 hd y2f88 ff1 fs7 fc0 sc0 ls0 ws0">29.13<span class="_ _b"> </span>DAC functional description</div><div class="t m0 x9 hf y2f89 ff3 fs5 fc0 sc0 ls0 ws0">This section provides DAC functional description.</div><div class="t m0 x9 he y2f8a ff1 fs1 fc0 sc0 ls0 ws0">29.13.1<span class="_ _b"> </span>Voltage reference source select</div><div class="t m0 x33 hf y2f8b ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">in1</span><span class="ws0"> connects to the primary voltage source as supply reference of 64 tap resistor</span></div><div class="t m0 x117 hf y2f8c ff3 fs5 fc0 sc0 ls0">ladder</div><div class="t m0 x33 hf y2f8d ff3 fs5 fc0 sc0 ls0 ws197">• V<span class="fs8 ws198 vc">in2</span><span class="ws0"> connects to an alternate voltage source</span></div><div class="t m0 x9 hd y2f8e ff1 fs7 fc0 sc0 ls0 ws0">29.14<span class="_ _b"> </span>DAC resets</div><div class="t m0 x9 hf y2f8f ff3 fs5 fc0 sc0 ls0 ws0">This module has a single reset input, corresponding to the chip-wide peripheral reset.</div><div class="t m0 x9 hd y2f90 ff1 fs7 fc0 sc0 ls0 ws0">29.15<span class="_ _b"> </span>DAC clocks</div><div class="t m0 x9 hf y2f91 ff3 fs5 fc0 sc0 ls0 ws0">This module has a single clock input, the bus clock.</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 29 Comparator (CMP)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>535</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
