
testy_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b830  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800b9e0  0800b9e0  0000c9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be6c  0800be6c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be6c  0800be6c  0000ce6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be74  0800be74  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be74  0800be74  0000ce74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be78  0800be78  0000ce78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800be7c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1d4  2**0
                  CONTENTS
 10 .bss          00000998  200001d4  200001d4  0000d1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b6c  20000b6c  0000d1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f290  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004104  00000000  00000000  0002c494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cf0  00000000  00000000  00030598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001699  00000000  00000000  00032288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000294a3  00000000  00000000  00033921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022944  00000000  00000000  0005cdc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f32d0  00000000  00000000  0007f708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001729d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000093c8  00000000  00000000  00172a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0017bde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b9c8 	.word	0x0800b9c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	0800b9c8 	.word	0x0800b9c8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800105e:	f001 f9d3 	bl	8002408 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001062:	f000 f843 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001066:	f000 fadd 	bl	8001624 <MX_GPIO_Init>
  MX_CRC_Init();
 800106a:	f000 f8a9 	bl	80011c0 <MX_CRC_Init>
  MX_DMA2D_Init();
 800106e:	f000 f8bb 	bl	80011e8 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001072:	f000 fa87 	bl	8001584 <MX_FMC_Init>
  MX_I2C3_Init();
 8001076:	f000 f8e9 	bl	800124c <MX_I2C3_Init>
  MX_LTDC_Init();
 800107a:	f000 f927 	bl	80012cc <MX_LTDC_Init>
  MX_SPI5_Init();
 800107e:	f000 f9a5 	bl	80013cc <MX_SPI5_Init>
  MX_TIM1_Init();
 8001082:	f000 f9d9 	bl	8001438 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001086:	f000 fa27 	bl	80014d8 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_HCD_Init();
 800108a:	f000 fa4f 	bl	800152c <MX_USB_OTG_HS_HCD_Init>

  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &znak, 1);
 800108e:	2201      	movs	r2, #1
 8001090:	490c      	ldr	r1, [pc, #48]	@ (80010c4 <main+0x6c>)
 8001092:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <main+0x70>)
 8001094:	f004 f8b6 	bl	8005204 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flaga == 1) {
 8001098:	4b0c      	ldr	r3, [pc, #48]	@ (80010cc <main+0x74>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d1fa      	bne.n	8001098 <main+0x40>
		  sscanf(wiadomosc, "Pitch: %f\tRoll: %f\tAccel: %f,%f,%f", &pitch, &roll, &ax, &ay, &az);
 80010a2:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <main+0x78>)
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <main+0x7c>)
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	4b0b      	ldr	r3, [pc, #44]	@ (80010d8 <main+0x80>)
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <main+0x84>)
 80010b0:	4a0b      	ldr	r2, [pc, #44]	@ (80010e0 <main+0x88>)
 80010b2:	490c      	ldr	r1, [pc, #48]	@ (80010e4 <main+0x8c>)
 80010b4:	480c      	ldr	r0, [pc, #48]	@ (80010e8 <main+0x90>)
 80010b6:	f006 fc31 	bl	800791c <siscanf>
		  flaga = 0;
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <main+0x74>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
	  if (flaga == 1) {
 80010c0:	e7ea      	b.n	8001098 <main+0x40>
 80010c2:	bf00      	nop
 80010c4:	20000830 	.word	0x20000830
 80010c8:	200003d4 	.word	0x200003d4
 80010cc:	20000900 	.word	0x20000900
 80010d0:	20000914 	.word	0x20000914
 80010d4:	20000910 	.word	0x20000910
 80010d8:	2000090c 	.word	0x2000090c
 80010dc:	20000908 	.word	0x20000908
 80010e0:	20000904 	.word	0x20000904
 80010e4:	0800b9e0 	.word	0x0800b9e0
 80010e8:	20000898 	.word	0x20000898

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b094      	sub	sp, #80	@ 0x50
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0320 	add.w	r3, r7, #32
 80010f6:	2230      	movs	r2, #48	@ 0x30
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f006 fc7f 	bl	80079fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	4b28      	ldr	r3, [pc, #160]	@ (80011b8 <SystemClock_Config+0xcc>)
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	4a27      	ldr	r2, [pc, #156]	@ (80011b8 <SystemClock_Config+0xcc>)
 800111a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800111e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001120:	4b25      	ldr	r3, [pc, #148]	@ (80011b8 <SystemClock_Config+0xcc>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <SystemClock_Config+0xd0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001138:	4a20      	ldr	r2, [pc, #128]	@ (80011bc <SystemClock_Config+0xd0>)
 800113a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b1e      	ldr	r3, [pc, #120]	@ (80011bc <SystemClock_Config+0xd0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800114c:	2301      	movs	r3, #1
 800114e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001150:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800115a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001160:	2304      	movs	r3, #4
 8001162:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001164:	2348      	movs	r3, #72	@ 0x48
 8001166:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001168:	2302      	movs	r3, #2
 800116a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800116c:	2303      	movs	r3, #3
 800116e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001170:	f107 0320 	add.w	r3, r7, #32
 8001174:	4618      	mov	r0, r3
 8001176:	f002 fc3f 	bl	80039f8 <HAL_RCC_OscConfig>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001180:	f000 fbbe 	bl	8001900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001184:	230f      	movs	r3, #15
 8001186:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001188:	2302      	movs	r3, #2
 800118a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001190:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001194:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	2102      	movs	r1, #2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f002 fea1 	bl	8003ee8 <HAL_RCC_ClockConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011ac:	f000 fba8 	bl	8001900 <Error_Handler>
  }
}
 80011b0:	bf00      	nop
 80011b2:	3750      	adds	r7, #80	@ 0x50
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40007000 	.word	0x40007000

080011c0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_CRC_Init+0x20>)
 80011c6:	4a07      	ldr	r2, [pc, #28]	@ (80011e4 <MX_CRC_Init+0x24>)
 80011c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_CRC_Init+0x20>)
 80011cc:	f001 fa64 	bl	8002698 <HAL_CRC_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80011d6:	f000 fb93 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200001f0 	.word	0x200001f0
 80011e4:	40023000 	.word	0x40023000

080011e8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 80011ee:	4a16      	ldr	r2, [pc, #88]	@ (8001248 <MX_DMA2D_Init+0x60>)
 80011f0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 8001206:	2200      	movs	r2, #0
 8001208:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800120a:	4b0e      	ldr	r3, [pc, #56]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 800120c:	2200      	movs	r2, #0
 800120e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001210:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 8001212:	2200      	movs	r2, #0
 8001214:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001216:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 8001218:	2200      	movs	r2, #0
 800121a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800121c:	4809      	ldr	r0, [pc, #36]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 800121e:	f001 fae9 	bl	80027f4 <HAL_DMA2D_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001228:	f000 fb6a 	bl	8001900 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800122c:	2101      	movs	r1, #1
 800122e:	4805      	ldr	r0, [pc, #20]	@ (8001244 <MX_DMA2D_Init+0x5c>)
 8001230:	f001 fc3a 	bl	8002aa8 <HAL_DMA2D_ConfigLayer>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800123a:	f000 fb61 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200001f8 	.word	0x200001f8
 8001248:	4002b000 	.word	0x4002b000

0800124c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001250:	4b1b      	ldr	r3, [pc, #108]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001252:	4a1c      	ldr	r2, [pc, #112]	@ (80012c4 <MX_I2C3_Init+0x78>)
 8001254:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001258:	4a1b      	ldr	r2, [pc, #108]	@ (80012c8 <MX_I2C3_Init+0x7c>)
 800125a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800125c:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <MX_I2C3_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001268:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <MX_I2C3_Init+0x74>)
 800126a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800126e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001270:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001272:	2200      	movs	r2, #0
 8001274:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127c:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <MX_I2C3_Init+0x74>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <MX_I2C3_Init+0x74>)
 8001284:	2200      	movs	r2, #0
 8001286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_I2C3_Init+0x74>)
 800128a:	f001 fee5 	bl	8003058 <HAL_I2C_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001294:	f000 fb34 	bl	8001900 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001298:	2100      	movs	r1, #0
 800129a:	4809      	ldr	r0, [pc, #36]	@ (80012c0 <MX_I2C3_Init+0x74>)
 800129c:	f002 f820 	bl	80032e0 <HAL_I2CEx_ConfigAnalogFilter>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80012a6:	f000 fb2b 	bl	8001900 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80012aa:	2100      	movs	r1, #0
 80012ac:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <MX_I2C3_Init+0x74>)
 80012ae:	f002 f853 	bl	8003358 <HAL_I2CEx_ConfigDigitalFilter>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80012b8:	f000 fb22 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000238 	.word	0x20000238
 80012c4:	40005c00 	.word	0x40005c00
 80012c8:	000186a0 	.word	0x000186a0

080012cc <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08e      	sub	sp, #56	@ 0x38
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2234      	movs	r2, #52	@ 0x34
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f006 fb90 	bl	80079fe <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80012de:	4b39      	ldr	r3, [pc, #228]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012e0:	4a39      	ldr	r2, [pc, #228]	@ (80013c8 <MX_LTDC_Init+0xfc>)
 80012e2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80012e4:	4b37      	ldr	r3, [pc, #220]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80012ea:	4b36      	ldr	r3, [pc, #216]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80012f0:	4b34      	ldr	r3, [pc, #208]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80012f6:	4b33      	ldr	r3, [pc, #204]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80012fc:	4b31      	ldr	r3, [pc, #196]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80012fe:	2209      	movs	r2, #9
 8001300:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001302:	4b30      	ldr	r3, [pc, #192]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001304:	2201      	movs	r2, #1
 8001306:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8001308:	4b2e      	ldr	r3, [pc, #184]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 800130a:	221d      	movs	r2, #29
 800130c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800130e:	4b2d      	ldr	r3, [pc, #180]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001310:	2203      	movs	r2, #3
 8001312:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001314:	4b2b      	ldr	r3, [pc, #172]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001316:	f240 120d 	movw	r2, #269	@ 0x10d
 800131a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800131c:	4b29      	ldr	r3, [pc, #164]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 800131e:	f240 1243 	movw	r2, #323	@ 0x143
 8001322:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8001324:	4b27      	ldr	r3, [pc, #156]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001326:	f240 1217 	movw	r2, #279	@ 0x117
 800132a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 800132c:	4b25      	ldr	r3, [pc, #148]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 800132e:	f240 1247 	movw	r2, #327	@ 0x147
 8001332:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001334:	4b23      	ldr	r3, [pc, #140]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001336:	2200      	movs	r2, #0
 8001338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800133c:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 800133e:	2200      	movs	r2, #0
 8001340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800134c:	481d      	ldr	r0, [pc, #116]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 800134e:	f002 f842 	bl	80033d6 <HAL_LTDC_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001358:	f000 fad2 	bl	8001900 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001360:	23f0      	movs	r3, #240	@ 0xf0
 8001362:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001368:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800136c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800136e:	2302      	movs	r3, #2
 8001370:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001372:	23ff      	movs	r3, #255	@ 0xff
 8001374:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800137a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800137e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001380:	2307      	movs	r3, #7
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001384:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 800138a:	23f0      	movs	r3, #240	@ 0xf0
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800138e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001392:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001394:	2300      	movs	r3, #0
 8001396:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_LTDC_Init+0xf8>)
 80013ae:	f002 f971 	bl	8003694 <HAL_LTDC_ConfigLayer>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80013b8:	f000 faa2 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	3738      	adds	r7, #56	@ 0x38
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	2000028c 	.word	0x2000028c
 80013c8:	40016800 	.word	0x40016800

080013cc <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80013d0:	4b17      	ldr	r3, [pc, #92]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013d2:	4a18      	ldr	r2, [pc, #96]	@ (8001434 <MX_SPI5_Init+0x68>)
 80013d4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80013d6:	4b16      	ldr	r3, [pc, #88]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013dc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80013de:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_SPI5_Init+0x64>)
 80013f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013fc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <MX_SPI5_Init+0x64>)
 8001400:	2218      	movs	r2, #24
 8001402:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001404:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <MX_SPI5_Init+0x64>)
 8001406:	2200      	movs	r2, #0
 8001408:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800140a:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_SPI5_Init+0x64>)
 800140c:	2200      	movs	r2, #0
 800140e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <MX_SPI5_Init+0x64>)
 8001412:	2200      	movs	r2, #0
 8001414:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_SPI5_Init+0x64>)
 8001418:	220a      	movs	r2, #10
 800141a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	@ (8001430 <MX_SPI5_Init+0x64>)
 800141e:	f003 f9a9 	bl	8004774 <HAL_SPI_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001428:	f000 fa6a 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000334 	.word	0x20000334
 8001434:	40015000 	.word	0x40015000

08001438 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143e:	f107 0308 	add.w	r3, r7, #8
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001456:	4a1f      	ldr	r2, [pc, #124]	@ (80014d4 <MX_TIM1_Init+0x9c>)
 8001458:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800145a:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800145c:	2200      	movs	r2, #0
 800145e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001466:	4b1a      	ldr	r3, [pc, #104]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001468:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800146c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146e:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001474:	4b16      	ldr	r3, [pc, #88]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001480:	4813      	ldr	r0, [pc, #76]	@ (80014d0 <MX_TIM1_Init+0x98>)
 8001482:	f003 fa00 	bl	8004886 <HAL_TIM_Base_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800148c:	f000 fa38 	bl	8001900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	4619      	mov	r1, r3
 800149c:	480c      	ldr	r0, [pc, #48]	@ (80014d0 <MX_TIM1_Init+0x98>)
 800149e:	f003 fba1 	bl	8004be4 <HAL_TIM_ConfigClockSource>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80014a8:	f000 fa2a 	bl	8001900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ac:	2300      	movs	r3, #0
 80014ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b4:	463b      	mov	r3, r7
 80014b6:	4619      	mov	r1, r3
 80014b8:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <MX_TIM1_Init+0x98>)
 80014ba:	f003 fdc3 	bl	8005044 <HAL_TIMEx_MasterConfigSynchronization>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80014c4:	f000 fa1c 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014c8:	bf00      	nop
 80014ca:	3718      	adds	r7, #24
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	2000038c 	.word	0x2000038c
 80014d4:	40010000 	.word	0x40010000

080014d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014de:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <MX_USART1_UART_Init+0x50>)
 80014e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014fc:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 80014fe:	220c      	movs	r2, #12
 8001500:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800150e:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MX_USART1_UART_Init+0x4c>)
 8001510:	f003 fe28 	bl	8005164 <HAL_UART_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800151a:	f000 f9f1 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200003d4 	.word	0x200003d4
 8001528:	40011000 	.word	0x40011000

0800152c <MX_USB_OTG_HS_HCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_HCD_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001530:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001532:	4a13      	ldr	r2, [pc, #76]	@ (8001580 <MX_USB_OTG_HS_HCD_Init+0x54>)
 8001534:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001538:	220c      	movs	r2, #12
 800153a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800153e:	2201      	movs	r2, #1
 8001540:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001544:	2200      	movs	r2, #0
 8001546:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800154a:	2202      	movs	r2, #2
 800154c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001554:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800155a:	4b08      	ldr	r3, [pc, #32]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8001568:	f001 fd0f 	bl	8002f8a <HAL_HCD_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_USB_OTG_HS_HCD_Init+0x4a>
  {
    Error_Handler();
 8001572:	f000 f9c5 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000041c 	.word	0x2000041c
 8001580:	40040000 	.word	0x40040000

08001584 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800159c:	4b1f      	ldr	r3, [pc, #124]	@ (800161c <MX_FMC_Init+0x98>)
 800159e:	4a20      	ldr	r2, [pc, #128]	@ (8001620 <MX_FMC_Init+0x9c>)
 80015a0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <MX_FMC_Init+0x98>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	@ (800161c <MX_FMC_Init+0x98>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80015ae:	4b1b      	ldr	r3, [pc, #108]	@ (800161c <MX_FMC_Init+0x98>)
 80015b0:	2204      	movs	r2, #4
 80015b2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80015b4:	4b19      	ldr	r3, [pc, #100]	@ (800161c <MX_FMC_Init+0x98>)
 80015b6:	2210      	movs	r2, #16
 80015b8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80015ba:	4b18      	ldr	r3, [pc, #96]	@ (800161c <MX_FMC_Init+0x98>)
 80015bc:	2240      	movs	r2, #64	@ 0x40
 80015be:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 80015c0:	4b16      	ldr	r3, [pc, #88]	@ (800161c <MX_FMC_Init+0x98>)
 80015c2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80015c6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80015c8:	4b14      	ldr	r3, [pc, #80]	@ (800161c <MX_FMC_Init+0x98>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80015ce:	4b13      	ldr	r3, [pc, #76]	@ (800161c <MX_FMC_Init+0x98>)
 80015d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015d4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80015d6:	4b11      	ldr	r3, [pc, #68]	@ (800161c <MX_FMC_Init+0x98>)
 80015d8:	2200      	movs	r2, #0
 80015da:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 80015dc:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <MX_FMC_Init+0x98>)
 80015de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015e2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80015e4:	2302      	movs	r3, #2
 80015e6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80015e8:	2307      	movs	r3, #7
 80015ea:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80015f0:	2307      	movs	r3, #7
 80015f2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80015f4:	2303      	movs	r3, #3
 80015f6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	@ (800161c <MX_FMC_Init+0x98>)
 8001606:	f003 f881 	bl	800470c <HAL_SDRAM_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001610:	f000 f976 	bl	8001900 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001614:	bf00      	nop
 8001616:	3720      	adds	r7, #32
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200007fc 	.word	0x200007fc
 8001620:	a0000140 	.word	0xa0000140

08001624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08e      	sub	sp, #56	@ 0x38
 8001628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
 800163e:	4b7b      	ldr	r3, [pc, #492]	@ (800182c <MX_GPIO_Init+0x208>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	4a7a      	ldr	r2, [pc, #488]	@ (800182c <MX_GPIO_Init+0x208>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	6313      	str	r3, [r2, #48]	@ 0x30
 800164a:	4b78      	ldr	r3, [pc, #480]	@ (800182c <MX_GPIO_Init+0x208>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	623b      	str	r3, [r7, #32]
 8001654:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
 800165a:	4b74      	ldr	r3, [pc, #464]	@ (800182c <MX_GPIO_Init+0x208>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a73      	ldr	r2, [pc, #460]	@ (800182c <MX_GPIO_Init+0x208>)
 8001660:	f043 0320 	orr.w	r3, r3, #32
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b71      	ldr	r3, [pc, #452]	@ (800182c <MX_GPIO_Init+0x208>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0320 	and.w	r3, r3, #32
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	4b6d      	ldr	r3, [pc, #436]	@ (800182c <MX_GPIO_Init+0x208>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	4a6c      	ldr	r2, [pc, #432]	@ (800182c <MX_GPIO_Init+0x208>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001680:	6313      	str	r3, [r2, #48]	@ 0x30
 8001682:	4b6a      	ldr	r3, [pc, #424]	@ (800182c <MX_GPIO_Init+0x208>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800168a:	61bb      	str	r3, [r7, #24]
 800168c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	4b66      	ldr	r3, [pc, #408]	@ (800182c <MX_GPIO_Init+0x208>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a65      	ldr	r2, [pc, #404]	@ (800182c <MX_GPIO_Init+0x208>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b63      	ldr	r3, [pc, #396]	@ (800182c <MX_GPIO_Init+0x208>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	4b5f      	ldr	r3, [pc, #380]	@ (800182c <MX_GPIO_Init+0x208>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a5e      	ldr	r2, [pc, #376]	@ (800182c <MX_GPIO_Init+0x208>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b5c      	ldr	r3, [pc, #368]	@ (800182c <MX_GPIO_Init+0x208>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b58      	ldr	r3, [pc, #352]	@ (800182c <MX_GPIO_Init+0x208>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a57      	ldr	r2, [pc, #348]	@ (800182c <MX_GPIO_Init+0x208>)
 80016d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b55      	ldr	r3, [pc, #340]	@ (800182c <MX_GPIO_Init+0x208>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b51      	ldr	r3, [pc, #324]	@ (800182c <MX_GPIO_Init+0x208>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a50      	ldr	r2, [pc, #320]	@ (800182c <MX_GPIO_Init+0x208>)
 80016ec:	f043 0310 	orr.w	r3, r3, #16
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b4e      	ldr	r3, [pc, #312]	@ (800182c <MX_GPIO_Init+0x208>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0310 	and.w	r3, r3, #16
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	607b      	str	r3, [r7, #4]
 8001702:	4b4a      	ldr	r3, [pc, #296]	@ (800182c <MX_GPIO_Init+0x208>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a49      	ldr	r2, [pc, #292]	@ (800182c <MX_GPIO_Init+0x208>)
 8001708:	f043 0308 	orr.w	r3, r3, #8
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b47      	ldr	r3, [pc, #284]	@ (800182c <MX_GPIO_Init+0x208>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2116      	movs	r1, #22
 800171e:	4844      	ldr	r0, [pc, #272]	@ (8001830 <MX_GPIO_Init+0x20c>)
 8001720:	f001 fc00 	bl	8002f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	4842      	ldr	r0, [pc, #264]	@ (8001834 <MX_GPIO_Init+0x210>)
 800172a:	f001 fbfb 	bl	8002f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001734:	4840      	ldr	r0, [pc, #256]	@ (8001838 <MX_GPIO_Init+0x214>)
 8001736:	f001 fbf5 	bl	8002f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001740:	483e      	ldr	r0, [pc, #248]	@ (800183c <MX_GPIO_Init+0x218>)
 8001742:	f001 fbef 	bl	8002f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001746:	2316      	movs	r3, #22
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2300      	movs	r3, #0
 8001754:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175a:	4619      	mov	r1, r3
 800175c:	4834      	ldr	r0, [pc, #208]	@ (8001830 <MX_GPIO_Init+0x20c>)
 800175e:	f001 fa35 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001762:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001766:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001768:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001776:	4619      	mov	r1, r3
 8001778:	482e      	ldr	r0, [pc, #184]	@ (8001834 <MX_GPIO_Init+0x210>)
 800177a:	f001 fa27 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800177e:	2380      	movs	r3, #128	@ 0x80
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800178e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001792:	4619      	mov	r1, r3
 8001794:	4827      	ldr	r0, [pc, #156]	@ (8001834 <MX_GPIO_Init+0x210>)
 8001796:	f001 fa19 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800179a:	2320      	movs	r3, #32
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800179e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	4820      	ldr	r0, [pc, #128]	@ (8001830 <MX_GPIO_Init+0x20c>)
 80017b0:	f001 fa0c 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80017b4:	2304      	movs	r3, #4
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c4:	4619      	mov	r1, r3
 80017c6:	481e      	ldr	r0, [pc, #120]	@ (8001840 <MX_GPIO_Init+0x21c>)
 80017c8:	f001 fa00 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 80017cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d2:	2300      	movs	r3, #0
 80017d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80017da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017de:	4619      	mov	r1, r3
 80017e0:	4815      	ldr	r0, [pc, #84]	@ (8001838 <MX_GPIO_Init+0x214>)
 80017e2:	f001 f9f3 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80017e6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	480e      	ldr	r0, [pc, #56]	@ (8001838 <MX_GPIO_Init+0x214>)
 8001800:	f001 f9e4 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001804:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	4807      	ldr	r0, [pc, #28]	@ (800183c <MX_GPIO_Init+0x218>)
 800181e:	f001 f9d5 	bl	8002bcc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001822:	bf00      	nop
 8001824:	3738      	adds	r7, #56	@ 0x38
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40020800 	.word	0x40020800
 8001834:	40020000 	.word	0x40020000
 8001838:	40020c00 	.word	0x40020c00
 800183c:	40021800 	.word	0x40021800
 8001840:	40020400 	.word	0x40020400

08001844 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a1a      	ldr	r2, [pc, #104]	@ (80018bc <HAL_UART_RxCpltCallback+0x78>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d12e      	bne.n	80018b4 <HAL_UART_RxCpltCallback+0x70>
        if (znak != '\n' && znak != '\r' && ind < 99) {
 8001856:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	2b0a      	cmp	r3, #10
 800185c:	d011      	beq.n	8001882 <HAL_UART_RxCpltCallback+0x3e>
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_UART_RxCpltCallback+0x7c>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b0d      	cmp	r3, #13
 8001864:	d00d      	beq.n	8001882 <HAL_UART_RxCpltCallback+0x3e>
 8001866:	4b17      	ldr	r3, [pc, #92]	@ (80018c4 <HAL_UART_RxCpltCallback+0x80>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2b62      	cmp	r3, #98	@ 0x62
 800186c:	dc09      	bgt.n	8001882 <HAL_UART_RxCpltCallback+0x3e>
            bufor[ind++] = znak;
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <HAL_UART_RxCpltCallback+0x80>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	4913      	ldr	r1, [pc, #76]	@ (80018c4 <HAL_UART_RxCpltCallback+0x80>)
 8001876:	600a      	str	r2, [r1, #0]
 8001878:	4a11      	ldr	r2, [pc, #68]	@ (80018c0 <HAL_UART_RxCpltCallback+0x7c>)
 800187a:	7811      	ldrb	r1, [r2, #0]
 800187c:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <HAL_UART_RxCpltCallback+0x84>)
 800187e:	54d1      	strb	r1, [r2, r3]
 8001880:	e013      	b.n	80018aa <HAL_UART_RxCpltCallback+0x66>
        }
        else {
            bufor[ind] = '\0';
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_UART_RxCpltCallback+0x80>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a10      	ldr	r2, [pc, #64]	@ (80018c8 <HAL_UART_RxCpltCallback+0x84>)
 8001888:	2100      	movs	r1, #0
 800188a:	54d1      	strb	r1, [r2, r3]
            strcpy(wiadomosc, bufor);
 800188c:	490e      	ldr	r1, [pc, #56]	@ (80018c8 <HAL_UART_RxCpltCallback+0x84>)
 800188e:	480f      	ldr	r0, [pc, #60]	@ (80018cc <HAL_UART_RxCpltCallback+0x88>)
 8001890:	f006 f935 	bl	8007afe <strcpy>
            ind = 0;
 8001894:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <HAL_UART_RxCpltCallback+0x80>)
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
            flaga = 1;
 800189a:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <HAL_UART_RxCpltCallback+0x8c>)
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]

            HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 80018a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018a4:	480b      	ldr	r0, [pc, #44]	@ (80018d4 <HAL_UART_RxCpltCallback+0x90>)
 80018a6:	f001 fb56 	bl	8002f56 <HAL_GPIO_TogglePin>
        }
        HAL_UART_Receive_IT(&huart1, &znak, 1);
 80018aa:	2201      	movs	r2, #1
 80018ac:	4904      	ldr	r1, [pc, #16]	@ (80018c0 <HAL_UART_RxCpltCallback+0x7c>)
 80018ae:	480a      	ldr	r0, [pc, #40]	@ (80018d8 <HAL_UART_RxCpltCallback+0x94>)
 80018b0:	f003 fca8 	bl	8005204 <HAL_UART_Receive_IT>
    }
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40011000 	.word	0x40011000
 80018c0:	20000830 	.word	0x20000830
 80018c4:	200008fc 	.word	0x200008fc
 80018c8:	20000834 	.word	0x20000834
 80018cc:	20000898 	.word	0x20000898
 80018d0:	20000900 	.word	0x20000900
 80018d4:	40021800 	.word	0x40021800
 80018d8:	200003d4 	.word	0x200003d4

080018dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d101      	bne.n	80018f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80018ee:	f000 fdad 	bl	800244c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40001000 	.word	0x40001000

08001900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001904:	b672      	cpsid	i
}
 8001906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <Error_Handler+0x8>

0800190c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_MspInit+0x54>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <HAL_MspInit+0x54>)
 800191c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001920:	6453      	str	r3, [r2, #68]	@ 0x44
 8001922:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <HAL_MspInit+0x54>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	4b0b      	ldr	r3, [pc, #44]	@ (8001960 <HAL_MspInit+0x54>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001936:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <HAL_MspInit+0x54>)
 8001938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193c:	6413      	str	r3, [r2, #64]	@ 0x40
 800193e:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <HAL_MspInit+0x54>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001946:	603b      	str	r3, [r7, #0]
 8001948:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800194a:	2200      	movs	r2, #0
 800194c:	210f      	movs	r1, #15
 800194e:	f06f 0001 	mvn.w	r0, #1
 8001952:	f000 fe77 	bl	8002644 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0b      	ldr	r2, [pc, #44]	@ (80019a0 <HAL_CRC_MspInit+0x3c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d10d      	bne.n	8001992 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b0a      	ldr	r3, [pc, #40]	@ (80019a4 <HAL_CRC_MspInit+0x40>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a09      	ldr	r2, [pc, #36]	@ (80019a4 <HAL_CRC_MspInit+0x40>)
 8001980:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b07      	ldr	r3, [pc, #28]	@ (80019a4 <HAL_CRC_MspInit+0x40>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40023000 	.word	0x40023000
 80019a4:	40023800 	.word	0x40023800

080019a8 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a0e      	ldr	r2, [pc, #56]	@ (80019f0 <HAL_DMA2D_MspInit+0x48>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d115      	bne.n	80019e6 <HAL_DMA2D_MspInit+0x3e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b0d      	ldr	r3, [pc, #52]	@ (80019f4 <HAL_DMA2D_MspInit+0x4c>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a0c      	ldr	r2, [pc, #48]	@ (80019f4 <HAL_DMA2D_MspInit+0x4c>)
 80019c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <HAL_DMA2D_MspInit+0x4c>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2105      	movs	r1, #5
 80019da:	205a      	movs	r0, #90	@ 0x5a
 80019dc:	f000 fe32 	bl	8002644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80019e0:	205a      	movs	r0, #90	@ 0x5a
 80019e2:	f000 fe4b 	bl	800267c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80019e6:	bf00      	nop
 80019e8:	3710      	adds	r7, #16
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	4002b000 	.word	0x4002b000
 80019f4:	40023800 	.word	0x40023800

080019f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	@ 0x28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a29      	ldr	r2, [pc, #164]	@ (8001abc <HAL_I2C_MspInit+0xc4>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d14b      	bne.n	8001ab2 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a27      	ldr	r2, [pc, #156]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b25      	ldr	r3, [pc, #148]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	4b21      	ldr	r3, [pc, #132]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a20      	ldr	r2, [pc, #128]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001a52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a58:	2312      	movs	r3, #18
 8001a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a64:	2304      	movs	r3, #4
 8001a66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4815      	ldr	r0, [pc, #84]	@ (8001ac4 <HAL_I2C_MspInit+0xcc>)
 8001a70:	f001 f8ac 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a7a:	2312      	movs	r3, #18
 8001a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a82:	2300      	movs	r3, #0
 8001a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a86:	2304      	movs	r3, #4
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4619      	mov	r1, r3
 8001a90:	480d      	ldr	r0, [pc, #52]	@ (8001ac8 <HAL_I2C_MspInit+0xd0>)
 8001a92:	f001 f89b 	bl	8002bcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001aa0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_I2C_MspInit+0xc8>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3728      	adds	r7, #40	@ 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40005c00 	.word	0x40005c00
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020800 	.word	0x40020800
 8001ac8:	40020000 	.word	0x40020000

08001acc <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b09a      	sub	sp, #104	@ 0x68
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ae8:	2230      	movs	r2, #48	@ 0x30
 8001aea:	2100      	movs	r1, #0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f005 ff86 	bl	80079fe <memset>
  if(hltdc->Instance==LTDC)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a85      	ldr	r2, [pc, #532]	@ (8001d0c <HAL_LTDC_MspInit+0x240>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	f040 8102 	bne.w	8001d02 <HAL_LTDC_MspInit+0x236>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001afe:	2308      	movs	r3, #8
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001b02:	2332      	movs	r3, #50	@ 0x32
 8001b04:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001b06:	2302      	movs	r3, #2
 8001b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b12:	4618      	mov	r0, r3
 8001b14:	f002 fc3a 	bl	800438c <HAL_RCCEx_PeriphCLKConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8001b1e:	f7ff feef 	bl	8001900 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	623b      	str	r3, [r7, #32]
 8001b26:	4b7a      	ldr	r3, [pc, #488]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	4a79      	ldr	r2, [pc, #484]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b32:	4b77      	ldr	r3, [pc, #476]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b3a:	623b      	str	r3, [r7, #32]
 8001b3c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	4b73      	ldr	r3, [pc, #460]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	4a72      	ldr	r2, [pc, #456]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b48:	f043 0320 	orr.w	r3, r3, #32
 8001b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4e:	4b70      	ldr	r3, [pc, #448]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	f003 0320 	and.w	r3, r3, #32
 8001b56:	61fb      	str	r3, [r7, #28]
 8001b58:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61bb      	str	r3, [r7, #24]
 8001b5e:	4b6c      	ldr	r3, [pc, #432]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a6b      	ldr	r2, [pc, #428]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b69      	ldr	r3, [pc, #420]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
 8001b74:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	4b65      	ldr	r3, [pc, #404]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	4a64      	ldr	r2, [pc, #400]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b80:	f043 0302 	orr.w	r3, r3, #2
 8001b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b86:	4b62      	ldr	r3, [pc, #392]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b5e      	ldr	r3, [pc, #376]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a5d      	ldr	r2, [pc, #372]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b57      	ldr	r3, [pc, #348]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	4a56      	ldr	r2, [pc, #344]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bb8:	f043 0304 	orr.w	r3, r3, #4
 8001bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bbe:	4b54      	ldr	r3, [pc, #336]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	f003 0304 	and.w	r3, r3, #4
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	4b50      	ldr	r3, [pc, #320]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	4a4f      	ldr	r2, [pc, #316]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bda:	4b4d      	ldr	r3, [pc, #308]	@ (8001d10 <HAL_LTDC_MspInit+0x244>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001be6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bea:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bf8:	230e      	movs	r3, #14
 8001bfa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c00:	4619      	mov	r1, r3
 8001c02:	4844      	ldr	r0, [pc, #272]	@ (8001d14 <HAL_LTDC_MspInit+0x248>)
 8001c04:	f000 ffe2 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001c08:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001c0c:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c16:	2300      	movs	r3, #0
 8001c18:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c1a:	230e      	movs	r3, #14
 8001c1c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c22:	4619      	mov	r1, r3
 8001c24:	483c      	ldr	r0, [pc, #240]	@ (8001d18 <HAL_LTDC_MspInit+0x24c>)
 8001c26:	f000 ffd1 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2300      	movs	r3, #0
 8001c38:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001c3a:	2309      	movs	r3, #9
 8001c3c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c42:	4619      	mov	r1, r3
 8001c44:	4835      	ldr	r0, [pc, #212]	@ (8001d1c <HAL_LTDC_MspInit+0x250>)
 8001c46:	f000 ffc1 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001c4a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001c4e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c5c:	230e      	movs	r3, #14
 8001c5e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c60:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c64:	4619      	mov	r1, r3
 8001c66:	482d      	ldr	r0, [pc, #180]	@ (8001d1c <HAL_LTDC_MspInit+0x250>)
 8001c68:	f000 ffb0 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001c6c:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001c70:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c7e:	230e      	movs	r3, #14
 8001c80:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c82:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c86:	4619      	mov	r1, r3
 8001c88:	4825      	ldr	r0, [pc, #148]	@ (8001d20 <HAL_LTDC_MspInit+0x254>)
 8001c8a:	f000 ff9f 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001c8e:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001c92:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ca0:	230e      	movs	r3, #14
 8001ca2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ca8:	4619      	mov	r1, r3
 8001caa:	481e      	ldr	r0, [pc, #120]	@ (8001d24 <HAL_LTDC_MspInit+0x258>)
 8001cac:	f000 ff8e 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001cb0:	2348      	movs	r3, #72	@ 0x48
 8001cb2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001cc0:	230e      	movs	r3, #14
 8001cc2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4817      	ldr	r0, [pc, #92]	@ (8001d28 <HAL_LTDC_MspInit+0x25c>)
 8001ccc:	f000 ff7e 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001cd0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cd4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001ce2:	2309      	movs	r3, #9
 8001ce4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ce6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001cea:	4619      	mov	r1, r3
 8001cec:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <HAL_LTDC_MspInit+0x254>)
 8001cee:	f000 ff6d 	bl	8002bcc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2105      	movs	r1, #5
 8001cf6:	2058      	movs	r0, #88	@ 0x58
 8001cf8:	f000 fca4 	bl	8002644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001cfc:	2058      	movs	r0, #88	@ 0x58
 8001cfe:	f000 fcbd 	bl	800267c <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001d02:	bf00      	nop
 8001d04:	3768      	adds	r7, #104	@ 0x68
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40016800 	.word	0x40016800
 8001d10:	40023800 	.word	0x40023800
 8001d14:	40021400 	.word	0x40021400
 8001d18:	40020000 	.word	0x40020000
 8001d1c:	40020400 	.word	0x40020400
 8001d20:	40021800 	.word	0x40021800
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40020c00 	.word	0x40020c00

08001d2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	@ 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a19      	ldr	r2, [pc, #100]	@ (8001db0 <HAL_SPI_MspInit+0x84>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d12c      	bne.n	8001da8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d56:	4a17      	ldr	r2, [pc, #92]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d66:	613b      	str	r3, [r7, #16]
 8001d68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	4a10      	ldr	r2, [pc, #64]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d74:	f043 0320 	orr.w	r3, r3, #32
 8001d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001db4 <HAL_SPI_MspInit+0x88>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	f003 0320 	and.w	r3, r3, #32
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001d86:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001d8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001d98:	2305      	movs	r3, #5
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <HAL_SPI_MspInit+0x8c>)
 8001da4:	f000 ff12 	bl	8002bcc <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001da8:	bf00      	nop
 8001daa:	3728      	adds	r7, #40	@ 0x28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40015000 	.word	0x40015000
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40021400 	.word	0x40021400

08001dbc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8001df8 <HAL_TIM_Base_MspInit+0x3c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d10d      	bne.n	8001dea <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dfc <HAL_TIM_Base_MspInit+0x40>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	4a09      	ldr	r2, [pc, #36]	@ (8001dfc <HAL_TIM_Base_MspInit+0x40>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dde:	4b07      	ldr	r3, [pc, #28]	@ (8001dfc <HAL_TIM_Base_MspInit+0x40>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001dea:	bf00      	nop
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40010000 	.word	0x40010000
 8001dfc:	40023800 	.word	0x40023800

08001e00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	@ 0x28
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <HAL_UART_MspInit+0x94>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d134      	bne.n	8001e8c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	613b      	str	r3, [r7, #16]
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e2c:	f043 0310 	orr.w	r3, r3, #16
 8001e30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e36:	f003 0310 	and.w	r3, r3, #16
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a14      	ldr	r2, [pc, #80]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <HAL_UART_MspInit+0x98>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e5a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e6c:	2307      	movs	r3, #7
 8001e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	4619      	mov	r1, r3
 8001e76:	4809      	ldr	r0, [pc, #36]	@ (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e78:	f000 fea8 	bl	8002bcc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2105      	movs	r1, #5
 8001e80:	2025      	movs	r0, #37	@ 0x25
 8001e82:	f000 fbdf 	bl	8002644 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e86:	2025      	movs	r0, #37	@ 0x25
 8001e88:	f000 fbf8 	bl	800267c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e8c:	bf00      	nop
 8001e8e:	3728      	adds	r7, #40	@ 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40011000 	.word	0x40011000
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40020000 	.word	0x40020000

08001ea0 <HAL_HCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhcd: HCD handle pointer
  * @retval None
  */
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(hhcd->Instance==USB_OTG_HS)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a20      	ldr	r2, [pc, #128]	@ (8001f40 <HAL_HCD_MspInit+0xa0>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d139      	bne.n	8001f36 <HAL_HCD_MspInit+0x96>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
 8001ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	4a1e      	ldr	r2, [pc, #120]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001ede:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001ef0:	230c      	movs	r3, #12
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4813      	ldr	r0, [pc, #76]	@ (8001f48 <HAL_HCD_MspInit+0xa8>)
 8001efc:	f000 fe66 	bl	8002bcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001f00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001f0e:	f107 0314 	add.w	r3, r7, #20
 8001f12:	4619      	mov	r1, r3
 8001f14:	480c      	ldr	r0, [pc, #48]	@ (8001f48 <HAL_HCD_MspInit+0xa8>)
 8001f16:	f000 fe59 	bl	8002bcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f22:	4a08      	ldr	r2, [pc, #32]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001f24:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_HCD_MspInit+0xa4>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	@ 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40040000 	.word	0x40040000
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40020400 	.word	0x40020400

08001f4c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001f60:	4b3b      	ldr	r3, [pc, #236]	@ (8002050 <HAL_FMC_MspInit+0x104>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d16f      	bne.n	8002048 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001f68:	4b39      	ldr	r3, [pc, #228]	@ (8002050 <HAL_FMC_MspInit+0x104>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	4b38      	ldr	r3, [pc, #224]	@ (8002054 <HAL_FMC_MspInit+0x108>)
 8001f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f76:	4a37      	ldr	r2, [pc, #220]	@ (8002054 <HAL_FMC_MspInit+0x108>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f7e:	4b35      	ldr	r3, [pc, #212]	@ (8002054 <HAL_FMC_MspInit+0x108>)
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001f8a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001f8e:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	2302      	movs	r3, #2
 8001f92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f9c:	230c      	movs	r3, #12
 8001f9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	482c      	ldr	r0, [pc, #176]	@ (8002058 <HAL_FMC_MspInit+0x10c>)
 8001fa6:	f000 fe11 	bl	8002bcc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001faa:	2301      	movs	r3, #1
 8001fac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fba:	230c      	movs	r3, #12
 8001fbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4826      	ldr	r0, [pc, #152]	@ (800205c <HAL_FMC_MspInit+0x110>)
 8001fc4:	f000 fe02 	bl	8002bcc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001fc8:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001fcc:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001fda:	230c      	movs	r3, #12
 8001fdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	481f      	ldr	r0, [pc, #124]	@ (8002060 <HAL_FMC_MspInit+0x114>)
 8001fe4:	f000 fdf2 	bl	8002bcc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001fe8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001fec:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ffa:	230c      	movs	r3, #12
 8001ffc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	4619      	mov	r1, r3
 8002002:	4818      	ldr	r0, [pc, #96]	@ (8002064 <HAL_FMC_MspInit+0x118>)
 8002004:	f000 fde2 	bl	8002bcc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002008:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800200c:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800201a:	230c      	movs	r3, #12
 800201c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4619      	mov	r1, r3
 8002022:	4811      	ldr	r0, [pc, #68]	@ (8002068 <HAL_FMC_MspInit+0x11c>)
 8002024:	f000 fdd2 	bl	8002bcc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002028:	2360      	movs	r3, #96	@ 0x60
 800202a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002034:	2303      	movs	r3, #3
 8002036:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002038:	230c      	movs	r3, #12
 800203a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203c:	1d3b      	adds	r3, r7, #4
 800203e:	4619      	mov	r1, r3
 8002040:	480a      	ldr	r0, [pc, #40]	@ (800206c <HAL_FMC_MspInit+0x120>)
 8002042:	f000 fdc3 	bl	8002bcc <HAL_GPIO_Init>
 8002046:	e000      	b.n	800204a <HAL_FMC_MspInit+0xfe>
    return;
 8002048:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000918 	.word	0x20000918
 8002054:	40023800 	.word	0x40023800
 8002058:	40021400 	.word	0x40021400
 800205c:	40020800 	.word	0x40020800
 8002060:	40021800 	.word	0x40021800
 8002064:	40021000 	.word	0x40021000
 8002068:	40020c00 	.word	0x40020c00
 800206c:	40020400 	.word	0x40020400

08002070 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002078:	f7ff ff68 	bl	8001f4c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08e      	sub	sp, #56	@ 0x38
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002094:	2300      	movs	r3, #0
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	4b33      	ldr	r3, [pc, #204]	@ (8002168 <HAL_InitTick+0xe4>)
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	4a32      	ldr	r2, [pc, #200]	@ (8002168 <HAL_InitTick+0xe4>)
 800209e:	f043 0310 	orr.w	r3, r3, #16
 80020a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a4:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <HAL_InitTick+0xe4>)
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f003 0310 	and.w	r3, r3, #16
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020b0:	f107 0210 	add.w	r2, r7, #16
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f002 f934 	bl	8004328 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80020c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d103      	bne.n	80020d2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020ca:	f002 f905 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 80020ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80020d0:	e004      	b.n	80020dc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80020d2:	f002 f901 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 80020d6:	4603      	mov	r3, r0
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020de:	4a23      	ldr	r2, [pc, #140]	@ (800216c <HAL_InitTick+0xe8>)
 80020e0:	fba2 2303 	umull	r2, r3, r2, r3
 80020e4:	0c9b      	lsrs	r3, r3, #18
 80020e6:	3b01      	subs	r3, #1
 80020e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020ea:	4b21      	ldr	r3, [pc, #132]	@ (8002170 <HAL_InitTick+0xec>)
 80020ec:	4a21      	ldr	r2, [pc, #132]	@ (8002174 <HAL_InitTick+0xf0>)
 80020ee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002170 <HAL_InitTick+0xec>)
 80020f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020f6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002170 <HAL_InitTick+0xec>)
 80020fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002170 <HAL_InitTick+0xec>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b1a      	ldr	r3, [pc, #104]	@ (8002170 <HAL_InitTick+0xec>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210a:	4b19      	ldr	r3, [pc, #100]	@ (8002170 <HAL_InitTick+0xec>)
 800210c:	2200      	movs	r2, #0
 800210e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002110:	4817      	ldr	r0, [pc, #92]	@ (8002170 <HAL_InitTick+0xec>)
 8002112:	f002 fbb8 	bl	8004886 <HAL_TIM_Base_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800211c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002120:	2b00      	cmp	r3, #0
 8002122:	d11b      	bne.n	800215c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002124:	4812      	ldr	r0, [pc, #72]	@ (8002170 <HAL_InitTick+0xec>)
 8002126:	f002 fbfd 	bl	8004924 <HAL_TIM_Base_Start_IT>
 800212a:	4603      	mov	r3, r0
 800212c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002130:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002134:	2b00      	cmp	r3, #0
 8002136:	d111      	bne.n	800215c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002138:	2036      	movs	r0, #54	@ 0x36
 800213a:	f000 fa9f 	bl	800267c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b0f      	cmp	r3, #15
 8002142:	d808      	bhi.n	8002156 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002144:	2200      	movs	r2, #0
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	2036      	movs	r0, #54	@ 0x36
 800214a:	f000 fa7b 	bl	8002644 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800214e:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <HAL_InitTick+0xf4>)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	e002      	b.n	800215c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800215c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002160:	4618      	mov	r0, r3
 8002162:	3738      	adds	r7, #56	@ 0x38
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40023800 	.word	0x40023800
 800216c:	431bde83 	.word	0x431bde83
 8002170:	2000091c 	.word	0x2000091c
 8002174:	40001000 	.word	0x40001000
 8002178:	20000004 	.word	0x20000004

0800217c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <NMI_Handler+0x4>

08002184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <MemManage_Handler+0x4>

08002194 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <BusFault_Handler+0x4>

0800219c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <UsageFault_Handler+0x4>

080021a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021b8:	4802      	ldr	r0, [pc, #8]	@ (80021c4 <USART1_IRQHandler+0x10>)
 80021ba:	f003 f849 	bl	8005250 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200003d4 	.word	0x200003d4

080021c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021cc:	4802      	ldr	r0, [pc, #8]	@ (80021d8 <TIM6_DAC_IRQHandler+0x10>)
 80021ce:	f002 fc19 	bl	8004a04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	2000091c 	.word	0x2000091c

080021dc <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80021e0:	4802      	ldr	r0, [pc, #8]	@ (80021ec <LTDC_IRQHandler+0x10>)
 80021e2:	f001 f995 	bl	8003510 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	2000028c 	.word	0x2000028c

080021f0 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <DMA2D_IRQHandler+0x10>)
 80021f6:	f000 fb46 	bl	8002886 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200001f8 	.word	0x200001f8

08002204 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return 1;
 8002208:	2301      	movs	r3, #1
}
 800220a:	4618      	mov	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <_kill>:

int _kill(int pid, int sig)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800221e:	f005 fc41 	bl	8007aa4 <__errno>
 8002222:	4603      	mov	r3, r0
 8002224:	2216      	movs	r2, #22
 8002226:	601a      	str	r2, [r3, #0]
  return -1;
 8002228:	f04f 33ff 	mov.w	r3, #4294967295
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <_exit>:

void _exit (int status)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800223c:	f04f 31ff 	mov.w	r1, #4294967295
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ffe7 	bl	8002214 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002246:	bf00      	nop
 8002248:	e7fd      	b.n	8002246 <_exit+0x12>

0800224a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	60f8      	str	r0, [r7, #12]
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e00a      	b.n	8002272 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800225c:	f3af 8000 	nop.w
 8002260:	4601      	mov	r1, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1c5a      	adds	r2, r3, #1
 8002266:	60ba      	str	r2, [r7, #8]
 8002268:	b2ca      	uxtb	r2, r1
 800226a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	3301      	adds	r3, #1
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	429a      	cmp	r2, r3
 8002278:	dbf0      	blt.n	800225c <_read+0x12>
  }

  return len;
 800227a:	687b      	ldr	r3, [r7, #4]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3718      	adds	r7, #24
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	e009      	b.n	80022aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	60ba      	str	r2, [r7, #8]
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	3301      	adds	r3, #1
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	dbf1      	blt.n	8002296 <_write+0x12>
  }
  return len;
 80022b2:	687b      	ldr	r3, [r7, #4]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_close>:

int _close(int file)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022e4:	605a      	str	r2, [r3, #4]
  return 0;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <_isatty>:

int _isatty(int file)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022fc:	2301      	movs	r3, #1
}
 80022fe:	4618      	mov	r0, r3
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800230a:	b480      	push	{r7}
 800230c:	b085      	sub	sp, #20
 800230e:	af00      	add	r7, sp, #0
 8002310:	60f8      	str	r0, [r7, #12]
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800232c:	4a14      	ldr	r2, [pc, #80]	@ (8002380 <_sbrk+0x5c>)
 800232e:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <_sbrk+0x60>)
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002338:	4b13      	ldr	r3, [pc, #76]	@ (8002388 <_sbrk+0x64>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d102      	bne.n	8002346 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002340:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <_sbrk+0x64>)
 8002342:	4a12      	ldr	r2, [pc, #72]	@ (800238c <_sbrk+0x68>)
 8002344:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002346:	4b10      	ldr	r3, [pc, #64]	@ (8002388 <_sbrk+0x64>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	429a      	cmp	r2, r3
 8002352:	d207      	bcs.n	8002364 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002354:	f005 fba6 	bl	8007aa4 <__errno>
 8002358:	4603      	mov	r3, r0
 800235a:	220c      	movs	r2, #12
 800235c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800235e:	f04f 33ff 	mov.w	r3, #4294967295
 8002362:	e009      	b.n	8002378 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002364:	4b08      	ldr	r3, [pc, #32]	@ (8002388 <_sbrk+0x64>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800236a:	4b07      	ldr	r3, [pc, #28]	@ (8002388 <_sbrk+0x64>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4413      	add	r3, r2
 8002372:	4a05      	ldr	r2, [pc, #20]	@ (8002388 <_sbrk+0x64>)
 8002374:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002376:	68fb      	ldr	r3, [r7, #12]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20030000 	.word	0x20030000
 8002384:	00000400 	.word	0x00000400
 8002388:	20000964 	.word	0x20000964
 800238c:	20000b70 	.word	0x20000b70

08002390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002394:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <SystemInit+0x20>)
 8002396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800239a:	4a05      	ldr	r2, [pc, #20]	@ (80023b0 <SystemInit+0x20>)
 800239c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80023b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023b8:	f7ff ffea 	bl	8002390 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023bc:	480c      	ldr	r0, [pc, #48]	@ (80023f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023be:	490d      	ldr	r1, [pc, #52]	@ (80023f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023c0:	4a0d      	ldr	r2, [pc, #52]	@ (80023f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023c4:	e002      	b.n	80023cc <LoopCopyDataInit>

080023c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ca:	3304      	adds	r3, #4

080023cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d0:	d3f9      	bcc.n	80023c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023d2:	4a0a      	ldr	r2, [pc, #40]	@ (80023fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002400 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023d8:	e001      	b.n	80023de <LoopFillZerobss>

080023da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023dc:	3204      	adds	r2, #4

080023de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e0:	d3fb      	bcc.n	80023da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023e2:	f005 fb65 	bl	8007ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023e6:	f7fe fe37 	bl	8001058 <main>
  bx  lr    
 80023ea:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023ec:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80023f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80023f8:	0800be7c 	.word	0x0800be7c
  ldr r2, =_sbss
 80023fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002400:	20000b6c 	.word	0x20000b6c

08002404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002404:	e7fe      	b.n	8002404 <ADC_IRQHandler>
	...

08002408 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800240c:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <HAL_Init+0x40>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <HAL_Init+0x40>)
 8002412:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002416:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002418:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_Init+0x40>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <HAL_Init+0x40>)
 800241e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002422:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002424:	4b08      	ldr	r3, [pc, #32]	@ (8002448 <HAL_Init+0x40>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a07      	ldr	r2, [pc, #28]	@ (8002448 <HAL_Init+0x40>)
 800242a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800242e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002430:	2003      	movs	r0, #3
 8002432:	f000 f8fc 	bl	800262e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002436:	2000      	movs	r0, #0
 8002438:	f7ff fe24 	bl	8002084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800243c:	f7ff fa66 	bl	800190c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40023c00 	.word	0x40023c00

0800244c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x20>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_IncTick+0x24>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <HAL_IncTick+0x24>)
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000008 	.word	0x20000008
 8002470:	20000968 	.word	0x20000968

08002474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return uwTick;
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <HAL_GetTick+0x14>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000968 	.word	0x20000968

0800248c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002494:	f7ff ffee 	bl	8002474 <HAL_GetTick>
 8002498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a4:	d005      	beq.n	80024b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <HAL_Delay+0x44>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024b2:	bf00      	nop
 80024b4:	f7ff ffde 	bl	8002474 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d8f7      	bhi.n	80024b4 <HAL_Delay+0x28>
  {
  }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000008 	.word	0x20000008

080024d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f0:	4013      	ands	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <__NVIC_GetPriorityGrouping+0x18>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	f003 0307 	and.w	r3, r3, #7
}
 800252a:	4618      	mov	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	2b00      	cmp	r3, #0
 8002548:	db0b      	blt.n	8002562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	f003 021f 	and.w	r2, r3, #31
 8002550:	4907      	ldr	r1, [pc, #28]	@ (8002570 <__NVIC_EnableIRQ+0x38>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2001      	movs	r0, #1
 800255a:	fa00 f202 	lsl.w	r2, r0, r2
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000e100 	.word	0xe000e100

08002574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	6039      	str	r1, [r7, #0]
 800257e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db0a      	blt.n	800259e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	490c      	ldr	r1, [pc, #48]	@ (80025c0 <__NVIC_SetPriority+0x4c>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	0112      	lsls	r2, r2, #4
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	440b      	add	r3, r1
 8002598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800259c:	e00a      	b.n	80025b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	4908      	ldr	r1, [pc, #32]	@ (80025c4 <__NVIC_SetPriority+0x50>)
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	3b04      	subs	r3, #4
 80025ac:	0112      	lsls	r2, r2, #4
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	440b      	add	r3, r1
 80025b2:	761a      	strb	r2, [r3, #24]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000e100 	.word	0xe000e100
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f1c3 0307 	rsb	r3, r3, #7
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	bf28      	it	cs
 80025e6:	2304      	movcs	r3, #4
 80025e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d902      	bls.n	80025f8 <NVIC_EncodePriority+0x30>
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3b03      	subs	r3, #3
 80025f6:	e000      	b.n	80025fa <NVIC_EncodePriority+0x32>
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43da      	mvns	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	401a      	ands	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002610:	f04f 31ff 	mov.w	r1, #4294967295
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	43d9      	mvns	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002620:	4313      	orrs	r3, r2
         );
}
 8002622:	4618      	mov	r0, r3
 8002624:	3724      	adds	r7, #36	@ 0x24
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff ff4c 	bl	80024d4 <__NVIC_SetPriorityGrouping>
}
 800263c:	bf00      	nop
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
 8002650:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002656:	f7ff ff61 	bl	800251c <__NVIC_GetPriorityGrouping>
 800265a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	68b9      	ldr	r1, [r7, #8]
 8002660:	6978      	ldr	r0, [r7, #20]
 8002662:	f7ff ffb1 	bl	80025c8 <NVIC_EncodePriority>
 8002666:	4602      	mov	r2, r0
 8002668:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800266c:	4611      	mov	r1, r2
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff ff80 	bl	8002574 <__NVIC_SetPriority>
}
 8002674:	bf00      	nop
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff ff54 	bl	8002538 <__NVIC_EnableIRQ>
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00e      	b.n	80026c8 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	795b      	ldrb	r3, [r3, #5]
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d105      	bne.n	80026c0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff f952 	bl	8001964 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026de:	f7ff fec9 	bl	8002474 <HAL_GetTick>
 80026e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d008      	beq.n	8002702 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2280      	movs	r2, #128	@ 0x80
 80026f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e052      	b.n	80027a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0216 	bic.w	r2, r2, #22
 8002710:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	695a      	ldr	r2, [r3, #20]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002720:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	2b00      	cmp	r3, #0
 8002728:	d103      	bne.n	8002732 <HAL_DMA_Abort+0x62>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800272e:	2b00      	cmp	r3, #0
 8002730:	d007      	beq.n	8002742 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0208 	bic.w	r2, r2, #8
 8002740:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0201 	bic.w	r2, r2, #1
 8002750:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002752:	e013      	b.n	800277c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002754:	f7ff fe8e 	bl	8002474 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b05      	cmp	r3, #5
 8002760:	d90c      	bls.n	800277c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2220      	movs	r2, #32
 8002766:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2203      	movs	r2, #3
 800276c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e015      	b.n	80027a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1e4      	bne.n	8002754 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278e:	223f      	movs	r2, #63	@ 0x3f
 8002790:	409a      	lsls	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d004      	beq.n	80027ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2280      	movs	r2, #128	@ 0x80
 80027c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e00c      	b.n	80027e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2205      	movs	r2, #5
 80027d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0201 	bic.w	r2, r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e03b      	b.n	800287e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d106      	bne.n	8002820 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff f8c4 	bl	80019a8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002844:	f023 0107 	bic.w	r1, r3, #7
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800285e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68d1      	ldr	r1, [r2, #12]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	430b      	orrs	r3, r1
 800286c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d026      	beq.n	80028f6 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d021      	beq.n	80028f6 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028c0:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c6:	f043 0201 	orr.w	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2201      	movs	r2, #1
 80028d4:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2204      	movs	r2, #4
 80028da:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d026      	beq.n	800294e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d021      	beq.n	800294e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002918:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2220      	movs	r2, #32
 8002920:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002926:	f043 0202 	orr.w	r2, r3, #2
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2204      	movs	r2, #4
 8002932:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b00      	cmp	r3, #0
 8002956:	d026      	beq.n	80029a6 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800295e:	2b00      	cmp	r3, #0
 8002960:	d021      	beq.n	80029a6 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002970:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2208      	movs	r2, #8
 8002978:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297e:	f043 0204 	orr.w	r2, r3, #4
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2204      	movs	r2, #4
 800298a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d013      	beq.n	80029d8 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00e      	beq.n	80029d8 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2204      	movs	r2, #4
 80029d0:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f853 	bl	8002a7e <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d024      	beq.n	8002a2c <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01f      	beq.n	8002a2c <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029fa:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2202      	movs	r2, #2
 8002a02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d01f      	beq.n	8002a76 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01a      	beq.n	8002a76 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a4e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2210      	movs	r2, #16
 8002a56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f80e 	bl	8002a92 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002a76:	bf00      	nop
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002a9a:	bf00      	nop
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
	...

08002aa8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_DMA2D_ConfigLayer+0x20>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e079      	b.n	8002bbc <HAL_DMA2D_ConfigLayer+0x114>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	3318      	adds	r3, #24
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	041b      	lsls	r3, r3, #16
 8002aee:	4313      	orrs	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002af2:	4b35      	ldr	r3, [pc, #212]	@ (8002bc8 <HAL_DMA2D_ConfigLayer+0x120>)
 8002af4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b0a      	cmp	r3, #10
 8002afc:	d003      	beq.n	8002b06 <HAL_DMA2D_ConfigLayer+0x5e>
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b09      	cmp	r3, #9
 8002b04:	d107      	bne.n	8002b16 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	e005      	b.n	8002b22 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	061b      	lsls	r3, r3, #24
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d120      	bne.n	8002b6a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	ea02 0103 	and.w	r1, r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b0a      	cmp	r3, #10
 8002b50:	d003      	beq.n	8002b5a <HAL_DMA2D_ConfigLayer+0xb2>
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b09      	cmp	r3, #9
 8002b58:	d127      	bne.n	8002baa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002b66:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b68:	e01f      	b.n	8002baa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69da      	ldr	r2, [r3, #28]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	43db      	mvns	r3, r3
 8002b74:	ea02 0103 	and.w	r1, r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	697a      	ldr	r2, [r7, #20]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	2b0a      	cmp	r3, #10
 8002b92:	d003      	beq.n	8002b9c <HAL_DMA2D_ConfigLayer+0xf4>
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b09      	cmp	r3, #9
 8002b9a:	d106      	bne.n	8002baa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	68da      	ldr	r2, [r3, #12]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002ba8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	371c      	adds	r7, #28
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr
 8002bc8:	ff03000f 	.word	0xff03000f

08002bcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b089      	sub	sp, #36	@ 0x24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
 8002be6:	e177      	b.n	8002ed8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002be8:	2201      	movs	r2, #1
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	f040 8166 	bne.w	8002ed2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d005      	beq.n	8002c1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d130      	bne.n	8002c80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	2203      	movs	r2, #3
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c54:	2201      	movs	r2, #1
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4013      	ands	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	091b      	lsrs	r3, r3, #4
 8002c6a:	f003 0201 	and.w	r2, r3, #1
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d017      	beq.n	8002cbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	2203      	movs	r2, #3
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0303 	and.w	r3, r3, #3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d123      	bne.n	8002d10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	08da      	lsrs	r2, r3, #3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3208      	adds	r2, #8
 8002cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	220f      	movs	r2, #15
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	691a      	ldr	r2, [r3, #16]
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	08da      	lsrs	r2, r3, #3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3208      	adds	r2, #8
 8002d0a:	69b9      	ldr	r1, [r7, #24]
 8002d0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	2203      	movs	r2, #3
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0203 	and.w	r2, r3, #3
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 80c0 	beq.w	8002ed2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	4b66      	ldr	r3, [pc, #408]	@ (8002ef0 <HAL_GPIO_Init+0x324>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	4a65      	ldr	r2, [pc, #404]	@ (8002ef0 <HAL_GPIO_Init+0x324>)
 8002d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d62:	4b63      	ldr	r3, [pc, #396]	@ (8002ef0 <HAL_GPIO_Init+0x324>)
 8002d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d6e:	4a61      	ldr	r2, [pc, #388]	@ (8002ef4 <HAL_GPIO_Init+0x328>)
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	089b      	lsrs	r3, r3, #2
 8002d74:	3302      	adds	r3, #2
 8002d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f003 0303 	and.w	r3, r3, #3
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	220f      	movs	r2, #15
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a58      	ldr	r2, [pc, #352]	@ (8002ef8 <HAL_GPIO_Init+0x32c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d037      	beq.n	8002e0a <HAL_GPIO_Init+0x23e>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a57      	ldr	r2, [pc, #348]	@ (8002efc <HAL_GPIO_Init+0x330>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d031      	beq.n	8002e06 <HAL_GPIO_Init+0x23a>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a56      	ldr	r2, [pc, #344]	@ (8002f00 <HAL_GPIO_Init+0x334>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d02b      	beq.n	8002e02 <HAL_GPIO_Init+0x236>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a55      	ldr	r2, [pc, #340]	@ (8002f04 <HAL_GPIO_Init+0x338>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d025      	beq.n	8002dfe <HAL_GPIO_Init+0x232>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a54      	ldr	r2, [pc, #336]	@ (8002f08 <HAL_GPIO_Init+0x33c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d01f      	beq.n	8002dfa <HAL_GPIO_Init+0x22e>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a53      	ldr	r2, [pc, #332]	@ (8002f0c <HAL_GPIO_Init+0x340>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d019      	beq.n	8002df6 <HAL_GPIO_Init+0x22a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a52      	ldr	r2, [pc, #328]	@ (8002f10 <HAL_GPIO_Init+0x344>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d013      	beq.n	8002df2 <HAL_GPIO_Init+0x226>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4a51      	ldr	r2, [pc, #324]	@ (8002f14 <HAL_GPIO_Init+0x348>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d00d      	beq.n	8002dee <HAL_GPIO_Init+0x222>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a50      	ldr	r2, [pc, #320]	@ (8002f18 <HAL_GPIO_Init+0x34c>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d007      	beq.n	8002dea <HAL_GPIO_Init+0x21e>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a4f      	ldr	r2, [pc, #316]	@ (8002f1c <HAL_GPIO_Init+0x350>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d101      	bne.n	8002de6 <HAL_GPIO_Init+0x21a>
 8002de2:	2309      	movs	r3, #9
 8002de4:	e012      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002de6:	230a      	movs	r3, #10
 8002de8:	e010      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002dea:	2308      	movs	r3, #8
 8002dec:	e00e      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002dee:	2307      	movs	r3, #7
 8002df0:	e00c      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002df2:	2306      	movs	r3, #6
 8002df4:	e00a      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002df6:	2305      	movs	r3, #5
 8002df8:	e008      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002dfa:	2304      	movs	r3, #4
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e004      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e002      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <HAL_GPIO_Init+0x240>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	69fa      	ldr	r2, [r7, #28]
 8002e0e:	f002 0203 	and.w	r2, r2, #3
 8002e12:	0092      	lsls	r2, r2, #2
 8002e14:	4093      	lsls	r3, r2
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e1c:	4935      	ldr	r1, [pc, #212]	@ (8002ef4 <HAL_GPIO_Init+0x328>)
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	3302      	adds	r3, #2
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	43db      	mvns	r3, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e4e:	4a34      	ldr	r2, [pc, #208]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e54:	4b32      	ldr	r3, [pc, #200]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d003      	beq.n	8002e78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e78:	4a29      	ldr	r2, [pc, #164]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e7e:	4b28      	ldr	r3, [pc, #160]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ecc:	4a14      	ldr	r2, [pc, #80]	@ (8002f20 <HAL_GPIO_Init+0x354>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	61fb      	str	r3, [r7, #28]
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	2b0f      	cmp	r3, #15
 8002edc:	f67f ae84 	bls.w	8002be8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ee0:	bf00      	nop
 8002ee2:	bf00      	nop
 8002ee4:	3724      	adds	r7, #36	@ 0x24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40013800 	.word	0x40013800
 8002ef8:	40020000 	.word	0x40020000
 8002efc:	40020400 	.word	0x40020400
 8002f00:	40020800 	.word	0x40020800
 8002f04:	40020c00 	.word	0x40020c00
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40021400 	.word	0x40021400
 8002f10:	40021800 	.word	0x40021800
 8002f14:	40021c00 	.word	0x40021c00
 8002f18:	40022000 	.word	0x40022000
 8002f1c:	40022400 	.word	0x40022400
 8002f20:	40013c00 	.word	0x40013c00

08002f24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	807b      	strh	r3, [r7, #2]
 8002f30:	4613      	mov	r3, r2
 8002f32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f34:	787b      	ldrb	r3, [r7, #1]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f3a:	887a      	ldrh	r2, [r7, #2]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f40:	e003      	b.n	8002f4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f42:	887b      	ldrh	r3, [r7, #2]
 8002f44:	041a      	lsls	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	619a      	str	r2, [r3, #24]
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b085      	sub	sp, #20
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
 8002f5e:	460b      	mov	r3, r1
 8002f60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f68:	887a      	ldrh	r2, [r7, #2]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	041a      	lsls	r2, r3, #16
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	43d9      	mvns	r1, r3
 8002f74:	887b      	ldrh	r3, [r7, #2]
 8002f76:	400b      	ands	r3, r1
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	619a      	str	r2, [r3, #24]
}
 8002f7e:	bf00      	nop
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af02      	add	r7, sp, #8
 8002f90:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e059      	b.n	8003050 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d106      	bne.n	8002fbc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fe ff72 	bl	8001ea0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fca:	d102      	bne.n	8002fd2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f003 f976 	bl	80062c8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6818      	ldr	r0, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7c1a      	ldrb	r2, [r3, #16]
 8002fe4:	f88d 2000 	strb.w	r2, [sp]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fec:	f003 f908 	bl	8006200 <USB_CoreInit>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e026      	b.n	8003050 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2101      	movs	r1, #1
 8003008:	4618      	mov	r0, r3
 800300a:	f003 f96e 	bl	80062ea <USB_SetCurrentMode>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d005      	beq.n	8003020 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e017      	b.n	8003050 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7c1a      	ldrb	r2, [r3, #16]
 8003028:	f88d 2000 	strb.w	r2, [sp]
 800302c:	3304      	adds	r3, #4
 800302e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003030:	f003 fa4e 	bl	80064d0 <USB_HostInit>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2202      	movs	r2, #2
 800303e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e004      	b.n	8003050 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e12b      	b.n	80032c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fe fcba 	bl	80019f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2224      	movs	r2, #36	@ 0x24
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0201 	bic.w	r2, r2, #1
 800309a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030bc:	f001 f90c 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 80030c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	4a81      	ldr	r2, [pc, #516]	@ (80032cc <HAL_I2C_Init+0x274>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d807      	bhi.n	80030dc <HAL_I2C_Init+0x84>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4a80      	ldr	r2, [pc, #512]	@ (80032d0 <HAL_I2C_Init+0x278>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	bf94      	ite	ls
 80030d4:	2301      	movls	r3, #1
 80030d6:	2300      	movhi	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	e006      	b.n	80030ea <HAL_I2C_Init+0x92>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4a7d      	ldr	r2, [pc, #500]	@ (80032d4 <HAL_I2C_Init+0x27c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	bf94      	ite	ls
 80030e4:	2301      	movls	r3, #1
 80030e6:	2300      	movhi	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e0e7      	b.n	80032c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4a78      	ldr	r2, [pc, #480]	@ (80032d8 <HAL_I2C_Init+0x280>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	0c9b      	lsrs	r3, r3, #18
 80030fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	4a6a      	ldr	r2, [pc, #424]	@ (80032cc <HAL_I2C_Init+0x274>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d802      	bhi.n	800312c <HAL_I2C_Init+0xd4>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	3301      	adds	r3, #1
 800312a:	e009      	b.n	8003140 <HAL_I2C_Init+0xe8>
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003132:	fb02 f303 	mul.w	r3, r2, r3
 8003136:	4a69      	ldr	r2, [pc, #420]	@ (80032dc <HAL_I2C_Init+0x284>)
 8003138:	fba2 2303 	umull	r2, r3, r2, r3
 800313c:	099b      	lsrs	r3, r3, #6
 800313e:	3301      	adds	r3, #1
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	430b      	orrs	r3, r1
 8003146:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003152:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	495c      	ldr	r1, [pc, #368]	@ (80032cc <HAL_I2C_Init+0x274>)
 800315c:	428b      	cmp	r3, r1
 800315e:	d819      	bhi.n	8003194 <HAL_I2C_Init+0x13c>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1e59      	subs	r1, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	fbb1 f3f3 	udiv	r3, r1, r3
 800316e:	1c59      	adds	r1, r3, #1
 8003170:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003174:	400b      	ands	r3, r1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_I2C_Init+0x138>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	1e59      	subs	r1, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	fbb1 f3f3 	udiv	r3, r1, r3
 8003188:	3301      	adds	r3, #1
 800318a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318e:	e051      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003190:	2304      	movs	r3, #4
 8003192:	e04f      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d111      	bne.n	80031c0 <HAL_I2C_Init+0x168>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	1e58      	subs	r0, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	440b      	add	r3, r1
 80031aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ae:	3301      	adds	r3, #1
 80031b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e012      	b.n	80031e6 <HAL_I2C_Init+0x18e>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e58      	subs	r0, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	0099      	lsls	r1, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_I2C_Init+0x196>
 80031ea:	2301      	movs	r3, #1
 80031ec:	e022      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10e      	bne.n	8003214 <HAL_I2C_Init+0x1bc>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	1e58      	subs	r0, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6859      	ldr	r1, [r3, #4]
 80031fe:	460b      	mov	r3, r1
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	440b      	add	r3, r1
 8003204:	fbb0 f3f3 	udiv	r3, r0, r3
 8003208:	3301      	adds	r3, #1
 800320a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003212:	e00f      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1e58      	subs	r0, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	0099      	lsls	r1, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	fbb0 f3f3 	udiv	r3, r0, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	6809      	ldr	r1, [r1, #0]
 8003238:	4313      	orrs	r3, r2
 800323a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003262:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6911      	ldr	r1, [r2, #16]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68d2      	ldr	r2, [r2, #12]
 800326e:	4311      	orrs	r1, r2
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6812      	ldr	r2, [r2, #0]
 8003274:	430b      	orrs	r3, r1
 8003276:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0201 	orr.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	000186a0 	.word	0x000186a0
 80032d0:	001e847f 	.word	0x001e847f
 80032d4:	003d08ff 	.word	0x003d08ff
 80032d8:	431bde83 	.word	0x431bde83
 80032dc:	10624dd3 	.word	0x10624dd3

080032e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b20      	cmp	r3, #32
 80032f4:	d129      	bne.n	800334a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2224      	movs	r2, #36	@ 0x24
 80032fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0201 	bic.w	r2, r2, #1
 800330c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0210 	bic.w	r2, r2, #16
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0201 	orr.w	r2, r2, #1
 800333c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2220      	movs	r2, #32
 8003342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	e000      	b.n	800334c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800334a:	2302      	movs	r3, #2
  }
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003362:	2300      	movs	r3, #0
 8003364:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b20      	cmp	r3, #32
 8003370:	d12a      	bne.n	80033c8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2224      	movs	r2, #36	@ 0x24
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0201 	bic.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003392:	89fb      	ldrh	r3, [r7, #14]
 8003394:	f023 030f 	bic.w	r3, r3, #15
 8003398:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	b29a      	uxth	r2, r3
 800339e:	89fb      	ldrh	r3, [r7, #14]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	89fa      	ldrh	r2, [r7, #14]
 80033aa:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0201 	orr.w	r2, r2, #1
 80033ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e000      	b.n	80033ca <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80033c8:	2302      	movs	r3, #2
  }
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3714      	adds	r7, #20
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e08f      	b.n	8003508 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d106      	bne.n	8003402 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7fe fb65 	bl	8001acc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2202      	movs	r2, #2
 8003406:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699a      	ldr	r2, [r3, #24]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003418:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6999      	ldr	r1, [r3, #24]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800342e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	041b      	lsls	r3, r3, #16
 8003444:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6999      	ldr	r1, [r3, #24]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	430a      	orrs	r2, r1
 8003452:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	041b      	lsls	r3, r3, #16
 800345a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a19      	ldr	r1, [r3, #32]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	430a      	orrs	r2, r1
 8003468:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	041b      	lsls	r3, r3, #16
 8003470:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	430a      	orrs	r2, r1
 800347e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	041b      	lsls	r3, r3, #16
 8003486:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	430a      	orrs	r2, r1
 8003494:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80034a6:	041b      	lsls	r3, r3, #16
 80034a8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80034b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0206 	orr.w	r2, r2, #6
 80034e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	699a      	ldr	r2, [r3, #24]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f042 0201 	orr.w	r2, r2, #1
 80034f4:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003526:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	2b00      	cmp	r3, #0
 8003530:	d023      	beq.n	800357a <HAL_LTDC_IRQHandler+0x6a>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01e      	beq.n	800357a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0204 	bic.w	r2, r2, #4
 800354a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2204      	movs	r2, #4
 8003552:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800355a:	f043 0201 	orr.w	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2204      	movs	r2, #4
 8003568:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f86f 	bl	8003658 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d023      	beq.n	80035cc <HAL_LTDC_IRQHandler+0xbc>
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d01e      	beq.n	80035cc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0202 	bic.w	r2, r2, #2
 800359c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2202      	movs	r2, #2
 80035a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035ac:	f043 0202 	orr.w	r2, r3, #2
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2204      	movs	r2, #4
 80035ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f846 	bl	8003658 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d01b      	beq.n	800360e <HAL_LTDC_IRQHandler+0xfe>
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d016      	beq.n	800360e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0201 	bic.w	r2, r2, #1
 80035ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2201      	movs	r2, #1
 80035f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f82f 	bl	800366c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_LTDC_IRQHandler+0x140>
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	2b00      	cmp	r3, #0
 8003620:	d016      	beq.n	8003650 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0208 	bic.w	r2, r2, #8
 8003630:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2208      	movs	r2, #8
 8003638:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 f818 	bl	8003680 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003694:	b5b0      	push	{r4, r5, r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_LTDC_ConfigLayer+0x1a>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e02c      	b.n	8003708 <HAL_LTDC_ConfigLayer+0x74>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2202      	movs	r2, #2
 80036ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2134      	movs	r1, #52	@ 0x34
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	4413      	add	r3, r2
 80036ca:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	4614      	mov	r4, r2
 80036d2:	461d      	mov	r5, r3
 80036d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036e0:	682b      	ldr	r3, [r5, #0]
 80036e2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	68b9      	ldr	r1, [r7, #8]
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 f811 	bl	8003710 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2201      	movs	r2, #1
 80036f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bdb0      	pop	{r4, r5, r7, pc}

08003710 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	@ 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	0c1b      	lsrs	r3, r3, #16
 8003728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372c:	4413      	add	r3, r2
 800372e:	041b      	lsls	r3, r3, #16
 8003730:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	01db      	lsls	r3, r3, #7
 800373c:	4413      	add	r3, r2
 800373e:	3384      	adds	r3, #132	@ 0x84
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	6812      	ldr	r2, [r2, #0]
 8003746:	4611      	mov	r1, r2
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	01d2      	lsls	r2, r2, #7
 800374c:	440a      	add	r2, r1
 800374e:	3284      	adds	r2, #132	@ 0x84
 8003750:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003754:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0c1b      	lsrs	r3, r3, #16
 8003762:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003766:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003768:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4619      	mov	r1, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	01db      	lsls	r3, r3, #7
 8003774:	440b      	add	r3, r1
 8003776:	3384      	adds	r3, #132	@ 0x84
 8003778:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800377e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800378e:	4413      	add	r3, r2
 8003790:	041b      	lsls	r3, r3, #16
 8003792:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	01db      	lsls	r3, r3, #7
 800379e:	4413      	add	r3, r2
 80037a0:	3384      	adds	r3, #132	@ 0x84
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	4611      	mov	r1, r2
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	01d2      	lsls	r2, r2, #7
 80037ae:	440a      	add	r2, r1
 80037b0:	3284      	adds	r2, #132	@ 0x84
 80037b2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80037b6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037c6:	4413      	add	r3, r2
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4619      	mov	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	01db      	lsls	r3, r3, #7
 80037d4:	440b      	add	r3, r1
 80037d6:	3384      	adds	r3, #132	@ 0x84
 80037d8:	4619      	mov	r1, r3
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4313      	orrs	r3, r2
 80037de:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	461a      	mov	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	01db      	lsls	r3, r3, #7
 80037ea:	4413      	add	r3, r2
 80037ec:	3384      	adds	r3, #132	@ 0x84
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	4611      	mov	r1, r2
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	01d2      	lsls	r2, r2, #7
 80037fa:	440a      	add	r2, r1
 80037fc:	3284      	adds	r2, #132	@ 0x84
 80037fe:	f023 0307 	bic.w	r3, r3, #7
 8003802:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	01db      	lsls	r3, r3, #7
 800380e:	4413      	add	r3, r2
 8003810:	3384      	adds	r3, #132	@ 0x84
 8003812:	461a      	mov	r2, r3
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003820:	021b      	lsls	r3, r3, #8
 8003822:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800382a:	041b      	lsls	r3, r3, #16
 800382c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	061b      	lsls	r3, r3, #24
 8003834:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800383c:	461a      	mov	r2, r3
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	431a      	orrs	r2, r3
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	431a      	orrs	r2, r3
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4619      	mov	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	01db      	lsls	r3, r3, #7
 8003850:	440b      	add	r3, r1
 8003852:	3384      	adds	r3, #132	@ 0x84
 8003854:	4619      	mov	r1, r3
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	4313      	orrs	r3, r2
 800385a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	01db      	lsls	r3, r3, #7
 8003866:	4413      	add	r3, r2
 8003868:	3384      	adds	r3, #132	@ 0x84
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	4611      	mov	r1, r2
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	01d2      	lsls	r2, r2, #7
 8003876:	440a      	add	r2, r1
 8003878:	3284      	adds	r2, #132	@ 0x84
 800387a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800387e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	461a      	mov	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	01db      	lsls	r3, r3, #7
 800388a:	4413      	add	r3, r2
 800388c:	3384      	adds	r3, #132	@ 0x84
 800388e:	461a      	mov	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	01db      	lsls	r3, r3, #7
 80038a0:	4413      	add	r3, r2
 80038a2:	3384      	adds	r3, #132	@ 0x84
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	4611      	mov	r1, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	01d2      	lsls	r2, r2, #7
 80038b0:	440a      	add	r2, r1
 80038b2:	3284      	adds	r2, #132	@ 0x84
 80038b4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80038b8:	f023 0307 	bic.w	r3, r3, #7
 80038bc:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	69da      	ldr	r2, [r3, #28]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	68f9      	ldr	r1, [r7, #12]
 80038c8:	6809      	ldr	r1, [r1, #0]
 80038ca:	4608      	mov	r0, r1
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	01c9      	lsls	r1, r1, #7
 80038d0:	4401      	add	r1, r0
 80038d2:	3184      	adds	r1, #132	@ 0x84
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	461a      	mov	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	01db      	lsls	r3, r3, #7
 80038e2:	4413      	add	r3, r2
 80038e4:	3384      	adds	r3, #132	@ 0x84
 80038e6:	461a      	mov	r2, r3
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d102      	bne.n	80038fc <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80038f6:	2304      	movs	r3, #4
 80038f8:	61fb      	str	r3, [r7, #28]
 80038fa:	e01b      	b.n	8003934 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d102      	bne.n	800390a <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8003904:	2303      	movs	r3, #3
 8003906:	61fb      	str	r3, [r7, #28]
 8003908:	e014      	b.n	8003934 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b04      	cmp	r3, #4
 8003910:	d00b      	beq.n	800392a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003916:	2b02      	cmp	r3, #2
 8003918:	d007      	beq.n	800392a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800391e:	2b03      	cmp	r3, #3
 8003920:	d003      	beq.n	800392a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003926:	2b07      	cmp	r3, #7
 8003928:	d102      	bne.n	8003930 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 800392a:	2302      	movs	r3, #2
 800392c:	61fb      	str	r3, [r7, #28]
 800392e:	e001      	b.n	8003934 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003930:	2301      	movs	r3, #1
 8003932:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	461a      	mov	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	01db      	lsls	r3, r3, #7
 800393e:	4413      	add	r3, r2
 8003940:	3384      	adds	r3, #132	@ 0x84
 8003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	6812      	ldr	r2, [r2, #0]
 8003948:	4611      	mov	r1, r2
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	01d2      	lsls	r2, r2, #7
 800394e:	440a      	add	r2, r1
 8003950:	3284      	adds	r2, #132	@ 0x84
 8003952:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003956:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395c:	69fa      	ldr	r2, [r7, #28]
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	6859      	ldr	r1, [r3, #4]
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	1acb      	subs	r3, r1, r3
 800396e:	69f9      	ldr	r1, [r7, #28]
 8003970:	fb01 f303 	mul.w	r3, r1, r3
 8003974:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003976:	68f9      	ldr	r1, [r7, #12]
 8003978:	6809      	ldr	r1, [r1, #0]
 800397a:	4608      	mov	r0, r1
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	01c9      	lsls	r1, r1, #7
 8003980:	4401      	add	r1, r0
 8003982:	3184      	adds	r1, #132	@ 0x84
 8003984:	4313      	orrs	r3, r2
 8003986:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	461a      	mov	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	01db      	lsls	r3, r3, #7
 8003992:	4413      	add	r3, r2
 8003994:	3384      	adds	r3, #132	@ 0x84
 8003996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	6812      	ldr	r2, [r2, #0]
 800399c:	4611      	mov	r1, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	01d2      	lsls	r2, r2, #7
 80039a2:	440a      	add	r2, r1
 80039a4:	3284      	adds	r2, #132	@ 0x84
 80039a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80039aa:	f023 0307 	bic.w	r3, r3, #7
 80039ae:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	461a      	mov	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	01db      	lsls	r3, r3, #7
 80039ba:	4413      	add	r3, r2
 80039bc:	3384      	adds	r3, #132	@ 0x84
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	01db      	lsls	r3, r3, #7
 80039d0:	4413      	add	r3, r2
 80039d2:	3384      	adds	r3, #132	@ 0x84
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	4611      	mov	r1, r2
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	01d2      	lsls	r2, r2, #7
 80039e0:	440a      	add	r2, r1
 80039e2:	3284      	adds	r2, #132	@ 0x84
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	6013      	str	r3, [r2, #0]
}
 80039ea:	bf00      	nop
 80039ec:	3724      	adds	r7, #36	@ 0x24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e267      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d075      	beq.n	8003b02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a16:	4b88      	ldr	r3, [pc, #544]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d00c      	beq.n	8003a3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a22:	4b85      	ldr	r3, [pc, #532]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d112      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2e:	4b82      	ldr	r3, [pc, #520]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a3a:	d10b      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d05b      	beq.n	8003b00 <HAL_RCC_OscConfig+0x108>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d157      	bne.n	8003b00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e242      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a5c:	d106      	bne.n	8003a6c <HAL_RCC_OscConfig+0x74>
 8003a5e:	4b76      	ldr	r3, [pc, #472]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a75      	ldr	r2, [pc, #468]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	e01d      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x98>
 8003a76:	4b70      	ldr	r3, [pc, #448]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a6f      	ldr	r2, [pc, #444]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	4b6d      	ldr	r3, [pc, #436]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a6c      	ldr	r2, [pc, #432]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e00b      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a90:	4b69      	ldr	r3, [pc, #420]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a68      	ldr	r2, [pc, #416]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	4b66      	ldr	r3, [pc, #408]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a65      	ldr	r2, [pc, #404]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d013      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe fce0 	bl	8002474 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ab8:	f7fe fcdc 	bl	8002474 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	@ 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e207      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aca:	4b5b      	ldr	r3, [pc, #364]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCC_OscConfig+0xc0>
 8003ad6:	e014      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fccc 	bl	8002474 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fcc8 	bl	8002474 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e1f3      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003af2:	4b51      	ldr	r3, [pc, #324]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0xe8>
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d063      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00b      	beq.n	8003b32 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b1a:	4b47      	ldr	r3, [pc, #284]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d11c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b26:	4b44      	ldr	r3, [pc, #272]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d116      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b32:	4b41      	ldr	r3, [pc, #260]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d001      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e1c7      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4937      	ldr	r1, [pc, #220]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	e03a      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d020      	beq.n	8003baa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b68:	4b34      	ldr	r3, [pc, #208]	@ (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fc81 	bl	8002474 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b76:	f7fe fc7d 	bl	8002474 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e1a8      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b88:	4b2b      	ldr	r3, [pc, #172]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b94:	4b28      	ldr	r3, [pc, #160]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	4925      	ldr	r1, [pc, #148]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	600b      	str	r3, [r1, #0]
 8003ba8:	e015      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003baa:	4b24      	ldr	r3, [pc, #144]	@ (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe fc60 	bl	8002474 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb8:	f7fe fc5c 	bl	8002474 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e187      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bca:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d036      	beq.n	8003c50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d016      	beq.n	8003c18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bea:	4b15      	ldr	r3, [pc, #84]	@ (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003bec:	2201      	movs	r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf0:	f7fe fc40 	bl	8002474 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7fe fc3c 	bl	8002474 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e167      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x200>
 8003c16:	e01b      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c18:	4b09      	ldr	r3, [pc, #36]	@ (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1e:	f7fe fc29 	bl	8002474 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c24:	e00e      	b.n	8003c44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c26:	f7fe fc25 	bl	8002474 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d907      	bls.n	8003c44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e150      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	42470000 	.word	0x42470000
 8003c40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c44:	4b88      	ldr	r3, [pc, #544]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1ea      	bne.n	8003c26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 8097 	beq.w	8003d8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c62:	4b81      	ldr	r3, [pc, #516]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10f      	bne.n	8003c8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	4b7d      	ldr	r3, [pc, #500]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	4a7c      	ldr	r2, [pc, #496]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c7e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8e:	4b77      	ldr	r3, [pc, #476]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d118      	bne.n	8003ccc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9a:	4b74      	ldr	r3, [pc, #464]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a73      	ldr	r2, [pc, #460]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe fbe5 	bl	8002474 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cae:	f7fe fbe1 	bl	8002474 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e10c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d106      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x2ea>
 8003cd4:	4b64      	ldr	r3, [pc, #400]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd8:	4a63      	ldr	r2, [pc, #396]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cda:	f043 0301 	orr.w	r3, r3, #1
 8003cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ce0:	e01c      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d10c      	bne.n	8003d04 <HAL_RCC_OscConfig+0x30c>
 8003cea:	4b5f      	ldr	r3, [pc, #380]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cee:	4a5e      	ldr	r2, [pc, #376]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	f043 0304 	orr.w	r3, r3, #4
 8003cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	4a5b      	ldr	r2, [pc, #364]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d02:	e00b      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003d04:	4b58      	ldr	r3, [pc, #352]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d08:	4a57      	ldr	r2, [pc, #348]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d10:	4b55      	ldr	r3, [pc, #340]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d14:	4a54      	ldr	r2, [pc, #336]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d16:	f023 0304 	bic.w	r3, r3, #4
 8003d1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d015      	beq.n	8003d50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d24:	f7fe fba6 	bl	8002474 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2a:	e00a      	b.n	8003d42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2c:	f7fe fba2 	bl	8002474 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e0cb      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d42:	4b49      	ldr	r3, [pc, #292]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0ee      	beq.n	8003d2c <HAL_RCC_OscConfig+0x334>
 8003d4e:	e014      	b.n	8003d7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d50:	f7fe fb90 	bl	8002474 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7fe fb8c 	bl	8002474 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e0b5      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1ee      	bne.n	8003d58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d105      	bne.n	8003d8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d80:	4b39      	ldr	r3, [pc, #228]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d84:	4a38      	ldr	r2, [pc, #224]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a1 	beq.w	8003ed8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d96:	4b34      	ldr	r3, [pc, #208]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d05c      	beq.n	8003e5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d141      	bne.n	8003e2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003daa:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe fb60 	bl	8002474 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe fb5c 	bl	8002474 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e087      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	4b27      	ldr	r3, [pc, #156]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69da      	ldr	r2, [r3, #28]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	431a      	orrs	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	019b      	lsls	r3, r3, #6
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	085b      	lsrs	r3, r3, #1
 8003dee:	3b01      	subs	r3, #1
 8003df0:	041b      	lsls	r3, r3, #16
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	061b      	lsls	r3, r3, #24
 8003dfa:	491b      	ldr	r1, [pc, #108]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e00:	4b1b      	ldr	r3, [pc, #108]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e06:	f7fe fb35 	bl	8002474 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0e:	f7fe fb31 	bl	8002474 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e05c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e20:	4b11      	ldr	r3, [pc, #68]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x416>
 8003e2c:	e054      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2e:	4b10      	ldr	r3, [pc, #64]	@ (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fe fb1e 	bl	8002474 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fe fb1a 	bl	8002474 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e045      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f0      	bne.n	8003e3c <HAL_RCC_OscConfig+0x444>
 8003e5a:	e03d      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d107      	bne.n	8003e74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e038      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40007000 	.word	0x40007000
 8003e70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e74:	4b1b      	ldr	r3, [pc, #108]	@ (8003ee4 <HAL_RCC_OscConfig+0x4ec>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d028      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d121      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d11a      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d111      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eba:	085b      	lsrs	r3, r3, #1
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d107      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ece:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e000      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800

08003ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e0cc      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003efc:	4b68      	ldr	r3, [pc, #416]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d90c      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b65      	ldr	r3, [pc, #404]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b63      	ldr	r3, [pc, #396]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0b8      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d020      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d005      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f3c:	4b59      	ldr	r3, [pc, #356]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	4a58      	ldr	r2, [pc, #352]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f54:	4b53      	ldr	r3, [pc, #332]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4a52      	ldr	r2, [pc, #328]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b50      	ldr	r3, [pc, #320]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	494d      	ldr	r1, [pc, #308]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d044      	beq.n	8004008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d107      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	4b47      	ldr	r3, [pc, #284]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d119      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e07f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d003      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e06f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e067      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc6:	4b37      	ldr	r3, [pc, #220]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 0203 	bic.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4934      	ldr	r1, [pc, #208]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd8:	f7fe fa4c 	bl	8002474 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7fe fa48 	bl	8002474 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e04f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 020c 	and.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	429a      	cmp	r2, r3
 8004006:	d1eb      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004008:	4b25      	ldr	r3, [pc, #148]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d20c      	bcs.n	8004030 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b22      	ldr	r3, [pc, #136]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e032      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800403c:	4b19      	ldr	r3, [pc, #100]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4916      	ldr	r1, [pc, #88]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800405a:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	490e      	ldr	r1, [pc, #56]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800406e:	f000 f821 	bl	80040b4 <HAL_RCC_GetSysClockFreq>
 8004072:	4602      	mov	r2, r0
 8004074:	4b0b      	ldr	r3, [pc, #44]	@ (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	490a      	ldr	r1, [pc, #40]	@ (80040a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	5ccb      	ldrb	r3, [r1, r3]
 8004082:	fa22 f303 	lsr.w	r3, r2, r3
 8004086:	4a09      	ldr	r2, [pc, #36]	@ (80040ac <HAL_RCC_ClockConfig+0x1c4>)
 8004088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800408a:	4b09      	ldr	r3, [pc, #36]	@ (80040b0 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fd fff8 	bl	8002084 <HAL_InitTick>

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	40023c00 	.word	0x40023c00
 80040a4:	40023800 	.word	0x40023800
 80040a8:	0800ba10 	.word	0x0800ba10
 80040ac:	20000000 	.word	0x20000000
 80040b0:	20000004 	.word	0x20000004

080040b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040b8:	b094      	sub	sp, #80	@ 0x50
 80040ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040cc:	4b79      	ldr	r3, [pc, #484]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d00d      	beq.n	80040f4 <HAL_RCC_GetSysClockFreq+0x40>
 80040d8:	2b08      	cmp	r3, #8
 80040da:	f200 80e1 	bhi.w	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x34>
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d003      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x3a>
 80040e6:	e0db      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b73      	ldr	r3, [pc, #460]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040ec:	e0db      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ee:	4b73      	ldr	r3, [pc, #460]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x208>)
 80040f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040f2:	e0d8      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040f4:	4b6f      	ldr	r3, [pc, #444]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040fe:	4b6d      	ldr	r3, [pc, #436]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800410a:	4b6a      	ldr	r3, [pc, #424]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	099b      	lsrs	r3, r3, #6
 8004110:	2200      	movs	r2, #0
 8004112:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004114:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411c:	633b      	str	r3, [r7, #48]	@ 0x30
 800411e:	2300      	movs	r3, #0
 8004120:	637b      	str	r3, [r7, #52]	@ 0x34
 8004122:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	f04f 0000 	mov.w	r0, #0
 800412e:	f04f 0100 	mov.w	r1, #0
 8004132:	0159      	lsls	r1, r3, #5
 8004134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004138:	0150      	lsls	r0, r2, #5
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4621      	mov	r1, r4
 8004140:	1a51      	subs	r1, r2, r1
 8004142:	6139      	str	r1, [r7, #16]
 8004144:	4629      	mov	r1, r5
 8004146:	eb63 0301 	sbc.w	r3, r3, r1
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004158:	4659      	mov	r1, fp
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	4651      	mov	r1, sl
 800415e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004162:	4651      	mov	r1, sl
 8004164:	018a      	lsls	r2, r1, #6
 8004166:	4651      	mov	r1, sl
 8004168:	ebb2 0801 	subs.w	r8, r2, r1
 800416c:	4659      	mov	r1, fp
 800416e:	eb63 0901 	sbc.w	r9, r3, r1
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800417e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004186:	4690      	mov	r8, r2
 8004188:	4699      	mov	r9, r3
 800418a:	4623      	mov	r3, r4
 800418c:	eb18 0303 	adds.w	r3, r8, r3
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	462b      	mov	r3, r5
 8004194:	eb49 0303 	adc.w	r3, r9, r3
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041a6:	4629      	mov	r1, r5
 80041a8:	024b      	lsls	r3, r1, #9
 80041aa:	4621      	mov	r1, r4
 80041ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041b0:	4621      	mov	r1, r4
 80041b2:	024a      	lsls	r2, r1, #9
 80041b4:	4610      	mov	r0, r2
 80041b6:	4619      	mov	r1, r3
 80041b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ba:	2200      	movs	r2, #0
 80041bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041c4:	f7fc fd70 	bl	8000ca8 <__aeabi_uldivmod>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4613      	mov	r3, r2
 80041ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d0:	e058      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041d2:	4b38      	ldr	r3, [pc, #224]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	099b      	lsrs	r3, r3, #6
 80041d8:	2200      	movs	r2, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	4611      	mov	r1, r2
 80041de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041e2:	623b      	str	r3, [r7, #32]
 80041e4:	2300      	movs	r3, #0
 80041e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	f04f 0000 	mov.w	r0, #0
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	0159      	lsls	r1, r3, #5
 80041fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041fe:	0150      	lsls	r0, r2, #5
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4641      	mov	r1, r8
 8004206:	ebb2 0a01 	subs.w	sl, r2, r1
 800420a:	4649      	mov	r1, r9
 800420c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800421c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004220:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004224:	ebb2 040a 	subs.w	r4, r2, sl
 8004228:	eb63 050b 	sbc.w	r5, r3, fp
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	00eb      	lsls	r3, r5, #3
 8004236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800423a:	00e2      	lsls	r2, r4, #3
 800423c:	4614      	mov	r4, r2
 800423e:	461d      	mov	r5, r3
 8004240:	4643      	mov	r3, r8
 8004242:	18e3      	adds	r3, r4, r3
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	464b      	mov	r3, r9
 8004248:	eb45 0303 	adc.w	r3, r5, r3
 800424c:	607b      	str	r3, [r7, #4]
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	e9d7 4500 	ldrd	r4, r5, [r7]
 800425a:	4629      	mov	r1, r5
 800425c:	028b      	lsls	r3, r1, #10
 800425e:	4621      	mov	r1, r4
 8004260:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004264:	4621      	mov	r1, r4
 8004266:	028a      	lsls	r2, r1, #10
 8004268:	4610      	mov	r0, r2
 800426a:	4619      	mov	r1, r3
 800426c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800426e:	2200      	movs	r2, #0
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	61fa      	str	r2, [r7, #28]
 8004274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004278:	f7fc fd16 	bl	8000ca8 <__aeabi_uldivmod>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4613      	mov	r3, r2
 8004282:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004284:	4b0b      	ldr	r3, [pc, #44]	@ (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	0c1b      	lsrs	r3, r3, #16
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	3301      	adds	r3, #1
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004294:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004298:	fbb2 f3f3 	udiv	r3, r2, r3
 800429c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800429e:	e002      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042a0:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80042a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3750      	adds	r7, #80	@ 0x50
 80042ac:	46bd      	mov	sp, r7
 80042ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	00f42400 	.word	0x00f42400
 80042bc:	007a1200 	.word	0x007a1200

080042c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c4:	4b03      	ldr	r3, [pc, #12]	@ (80042d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042c6:	681b      	ldr	r3, [r3, #0]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	20000000 	.word	0x20000000

080042d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042dc:	f7ff fff0 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 80042e0:	4602      	mov	r2, r0
 80042e2:	4b05      	ldr	r3, [pc, #20]	@ (80042f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	0a9b      	lsrs	r3, r3, #10
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	4903      	ldr	r1, [pc, #12]	@ (80042fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ee:	5ccb      	ldrb	r3, [r1, r3]
 80042f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40023800 	.word	0x40023800
 80042fc:	0800ba20 	.word	0x0800ba20

08004300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004304:	f7ff ffdc 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 8004308:	4602      	mov	r2, r0
 800430a:	4b05      	ldr	r3, [pc, #20]	@ (8004320 <HAL_RCC_GetPCLK2Freq+0x20>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	0b5b      	lsrs	r3, r3, #13
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	4903      	ldr	r1, [pc, #12]	@ (8004324 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004316:	5ccb      	ldrb	r3, [r1, r3]
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40023800 	.word	0x40023800
 8004324:	0800ba20 	.word	0x0800ba20

08004328 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	220f      	movs	r2, #15
 8004336:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004338:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f003 0203 	and.w	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004344:	4b0f      	ldr	r3, [pc, #60]	@ (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004350:	4b0c      	ldr	r3, [pc, #48]	@ (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800435c:	4b09      	ldr	r3, [pc, #36]	@ (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800436a:	4b07      	ldr	r3, [pc, #28]	@ (8004388 <HAL_RCC_GetClockConfig+0x60>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 020f 	and.w	r2, r3, #15
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	601a      	str	r2, [r3, #0]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40023800 	.word	0x40023800
 8004388:	40023c00 	.word	0x40023c00

0800438c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004398:	2300      	movs	r3, #0
 800439a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10b      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d105      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d075      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043c0:	4b91      	ldr	r3, [pc, #580]	@ (8004608 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043c6:	f7fe f855 	bl	8002474 <HAL_GetTick>
 80043ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043cc:	e008      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043ce:	f7fe f851 	bl	8002474 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e189      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043e0:	4b8a      	ldr	r3, [pc, #552]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f0      	bne.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	019a      	lsls	r2, r3, #6
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	071b      	lsls	r3, r3, #28
 8004404:	4981      	ldr	r1, [pc, #516]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d01f      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004418:	4b7c      	ldr	r3, [pc, #496]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800441a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800441e:	0f1b      	lsrs	r3, r3, #28
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	019a      	lsls	r2, r3, #6
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	061b      	lsls	r3, r3, #24
 8004432:	431a      	orrs	r2, r3
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	071b      	lsls	r3, r3, #28
 8004438:	4974      	ldr	r1, [pc, #464]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800443a:	4313      	orrs	r3, r2
 800443c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004440:	4b72      	ldr	r3, [pc, #456]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004446:	f023 021f 	bic.w	r2, r3, #31
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	3b01      	subs	r3, #1
 8004450:	496e      	ldr	r1, [pc, #440]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00d      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	019a      	lsls	r2, r3, #6
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	061b      	lsls	r3, r3, #24
 8004470:	431a      	orrs	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	071b      	lsls	r3, r3, #28
 8004478:	4964      	ldr	r1, [pc, #400]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004480:	4b61      	ldr	r3, [pc, #388]	@ (8004608 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004486:	f7fd fff5 	bl	8002474 <HAL_GetTick>
 800448a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800448e:	f7fd fff1 	bl	8002474 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e129      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80044a0:	4b5a      	ldr	r3, [pc, #360]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d105      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d079      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80044c4:	4b52      	ldr	r3, [pc, #328]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044ca:	f7fd ffd3 	bl	8002474 <HAL_GetTick>
 80044ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044d2:	f7fd ffcf 	bl	8002474 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e107      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80044e4:	4b49      	ldr	r3, [pc, #292]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044f0:	d0ef      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0304 	and.w	r3, r3, #4
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d020      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044fe:	4b43      	ldr	r3, [pc, #268]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004504:	0f1b      	lsrs	r3, r3, #28
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	019a      	lsls	r2, r3, #6
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	061b      	lsls	r3, r3, #24
 8004518:	431a      	orrs	r2, r3
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	071b      	lsls	r3, r3, #28
 800451e:	493b      	ldr	r1, [pc, #236]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004526:	4b39      	ldr	r3, [pc, #228]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004528:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800452c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	3b01      	subs	r3, #1
 8004536:	021b      	lsls	r3, r3, #8
 8004538:	4934      	ldr	r1, [pc, #208]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800453a:	4313      	orrs	r3, r2
 800453c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01e      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800454c:	4b2f      	ldr	r3, [pc, #188]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004552:	0e1b      	lsrs	r3, r3, #24
 8004554:	f003 030f 	and.w	r3, r3, #15
 8004558:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	019a      	lsls	r2, r3, #6
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	061b      	lsls	r3, r3, #24
 8004564:	431a      	orrs	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	071b      	lsls	r3, r3, #28
 800456c:	4927      	ldr	r1, [pc, #156]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004574:	4b25      	ldr	r3, [pc, #148]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800457a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	4922      	ldr	r1, [pc, #136]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800458a:	4b21      	ldr	r3, [pc, #132]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800458c:	2201      	movs	r2, #1
 800458e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004590:	f7fd ff70 	bl	8002474 <HAL_GetTick>
 8004594:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004598:	f7fd ff6c 	bl	8002474 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e0a4      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80045aa:	4b18      	ldr	r3, [pc, #96]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b6:	d1ef      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0320 	and.w	r3, r3, #32
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 808b 	beq.w	80046dc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
 80045ca:	4b10      	ldr	r3, [pc, #64]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	4a0f      	ldr	r2, [pc, #60]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045d6:	4b0d      	ldr	r3, [pc, #52]	@ (800460c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80045e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80045e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045ee:	f7fd ff41 	bl	8002474 <HAL_GetTick>
 80045f2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80045f4:	e010      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f6:	f7fd ff3d 	bl	8002474 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d909      	bls.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e075      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004608:	42470068 	.word	0x42470068
 800460c:	40023800 	.word	0x40023800
 8004610:	42470070 	.word	0x42470070
 8004614:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004618:	4b38      	ldr	r3, [pc, #224]	@ (80046fc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0e8      	beq.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004624:	4b36      	ldr	r3, [pc, #216]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004628:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d02f      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	429a      	cmp	r2, r3
 8004640:	d028      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004642:	4b2f      	ldr	r3, [pc, #188]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800464c:	4b2d      	ldr	r3, [pc, #180]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800464e:	2201      	movs	r2, #1
 8004650:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004652:	4b2c      	ldr	r3, [pc, #176]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004658:	4a29      	ldr	r2, [pc, #164]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800465e:	4b28      	ldr	r3, [pc, #160]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b01      	cmp	r3, #1
 8004668:	d114      	bne.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800466a:	f7fd ff03 	bl	8002474 <HAL_GetTick>
 800466e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004670:	e00a      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004672:	f7fd feff 	bl	8002474 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004680:	4293      	cmp	r3, r2
 8004682:	d901      	bls.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e035      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004688:	4b1d      	ldr	r3, [pc, #116]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800468a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0ee      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004698:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800469c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a0:	d10d      	bne.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x332>
 80046a2:	4b17      	ldr	r3, [pc, #92]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80046b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046b6:	4912      	ldr	r1, [pc, #72]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	608b      	str	r3, [r1, #8]
 80046bc:	e005      	b.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80046be:	4b10      	ldr	r3, [pc, #64]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	4a0f      	ldr	r2, [pc, #60]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046c4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80046c8:	6093      	str	r3, [r2, #8]
 80046ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046d6:	490a      	ldr	r1, [pc, #40]	@ (8004700 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0310 	and.w	r3, r3, #16
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d004      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80046ee:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80046f0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40007000 	.word	0x40007000
 8004700:	40023800 	.word	0x40023800
 8004704:	42470e40 	.word	0x42470e40
 8004708:	424711e0 	.word	0x424711e0

0800470c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d101      	bne.n	8004720 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e025      	b.n	800476c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d106      	bne.n	800473a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f7fd fc9b 	bl	8002070 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2202      	movs	r2, #2
 800473e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	4619      	mov	r1, r3
 800474c:	4610      	mov	r0, r2
 800474e:	f001 fc91 	bl	8006074 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	461a      	mov	r2, r3
 800475c:	6839      	ldr	r1, [r7, #0]
 800475e:	f001 fce6 	bl	800612e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e07b      	b.n	800487e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478a:	2b00      	cmp	r3, #0
 800478c:	d108      	bne.n	80047a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004796:	d009      	beq.n	80047ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	61da      	str	r2, [r3, #28]
 800479e:	e005      	b.n	80047ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d106      	bne.n	80047cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7fd fab0 	bl	8001d2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2202      	movs	r2, #2
 80047d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	431a      	orrs	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	431a      	orrs	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004830:	ea42 0103 	orr.w	r1, r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	f003 0104 	and.w	r1, r3, #4
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	f003 0210 	and.w	r2, r3, #16
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69da      	ldr	r2, [r3, #28]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800486c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e041      	b.n	800491c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d106      	bne.n	80048b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7fd fa85 	bl	8001dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2202      	movs	r2, #2
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	3304      	adds	r3, #4
 80048c2:	4619      	mov	r1, r3
 80048c4:	4610      	mov	r0, r2
 80048c6:	f000 fa7d 	bl	8004dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d001      	beq.n	800493c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e04e      	b.n	80049da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a23      	ldr	r2, [pc, #140]	@ (80049e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d022      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004966:	d01d      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1f      	ldr	r2, [pc, #124]	@ (80049ec <HAL_TIM_Base_Start_IT+0xc8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d018      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1e      	ldr	r2, [pc, #120]	@ (80049f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d013      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a1c      	ldr	r2, [pc, #112]	@ (80049f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00e      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a1b      	ldr	r2, [pc, #108]	@ (80049f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d009      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a19      	ldr	r2, [pc, #100]	@ (80049fc <HAL_TIM_Base_Start_IT+0xd8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d004      	beq.n	80049a4 <HAL_TIM_Base_Start_IT+0x80>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a18      	ldr	r2, [pc, #96]	@ (8004a00 <HAL_TIM_Base_Start_IT+0xdc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d111      	bne.n	80049c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d010      	beq.n	80049d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0201 	orr.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c6:	e007      	b.n	80049d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	40010000 	.word	0x40010000
 80049ec:	40000400 	.word	0x40000400
 80049f0:	40000800 	.word	0x40000800
 80049f4:	40000c00 	.word	0x40000c00
 80049f8:	40010400 	.word	0x40010400
 80049fc:	40014000 	.word	0x40014000
 8004a00:	40001800 	.word	0x40001800

08004a04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d020      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01b      	beq.n	8004a68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f06f 0202 	mvn.w	r2, #2
 8004a38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f999 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004a54:	e005      	b.n	8004a62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f98b 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 f99c 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f003 0304 	and.w	r3, r3, #4
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d020      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d01b      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0204 	mvn.w	r2, #4
 8004a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2202      	movs	r2, #2
 8004a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f973 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004aa0:	e005      	b.n	8004aae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f965 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 f976 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d020      	beq.n	8004b00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d01b      	beq.n	8004b00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f06f 0208 	mvn.w	r2, #8
 8004ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2204      	movs	r2, #4
 8004ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f94d 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004aec:	e005      	b.n	8004afa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f93f 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 f950 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f003 0310 	and.w	r3, r3, #16
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d020      	beq.n	8004b4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f003 0310 	and.w	r3, r3, #16
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d01b      	beq.n	8004b4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f06f 0210 	mvn.w	r2, #16
 8004b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2208      	movs	r2, #8
 8004b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d003      	beq.n	8004b3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f927 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004b38:	e005      	b.n	8004b46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 f919 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 f92a 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00c      	beq.n	8004b70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d007      	beq.n	8004b70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f06f 0201 	mvn.w	r2, #1
 8004b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7fc feb6 	bl	80018dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00c      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 fade 	bl	8005150 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00c      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 f8fb 	bl	8004dae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00c      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0220 	mvn.w	r2, #32
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fab0 	bl	800513c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_TIM_ConfigClockSource+0x1c>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e0b4      	b.n	8004d6a <HAL_TIM_ConfigClockSource+0x186>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c38:	d03e      	beq.n	8004cb8 <HAL_TIM_ConfigClockSource+0xd4>
 8004c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c3e:	f200 8087 	bhi.w	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c46:	f000 8086 	beq.w	8004d56 <HAL_TIM_ConfigClockSource+0x172>
 8004c4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4e:	d87f      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c50:	2b70      	cmp	r3, #112	@ 0x70
 8004c52:	d01a      	beq.n	8004c8a <HAL_TIM_ConfigClockSource+0xa6>
 8004c54:	2b70      	cmp	r3, #112	@ 0x70
 8004c56:	d87b      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c58:	2b60      	cmp	r3, #96	@ 0x60
 8004c5a:	d050      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x11a>
 8004c5c:	2b60      	cmp	r3, #96	@ 0x60
 8004c5e:	d877      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c60:	2b50      	cmp	r3, #80	@ 0x50
 8004c62:	d03c      	beq.n	8004cde <HAL_TIM_ConfigClockSource+0xfa>
 8004c64:	2b50      	cmp	r3, #80	@ 0x50
 8004c66:	d873      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c68:	2b40      	cmp	r3, #64	@ 0x40
 8004c6a:	d058      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0x13a>
 8004c6c:	2b40      	cmp	r3, #64	@ 0x40
 8004c6e:	d86f      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c70:	2b30      	cmp	r3, #48	@ 0x30
 8004c72:	d064      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15a>
 8004c74:	2b30      	cmp	r3, #48	@ 0x30
 8004c76:	d86b      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d060      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15a>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d867      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d05c      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15a>
 8004c84:	2b10      	cmp	r3, #16
 8004c86:	d05a      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15a>
 8004c88:	e062      	b.n	8004d50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c9a:	f000 f9b3 	bl	8005004 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	609a      	str	r2, [r3, #8]
      break;
 8004cb6:	e04f      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cc8:	f000 f99c 	bl	8005004 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cda:	609a      	str	r2, [r3, #8]
      break;
 8004cdc:	e03c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cea:	461a      	mov	r2, r3
 8004cec:	f000 f910 	bl	8004f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2150      	movs	r1, #80	@ 0x50
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 f969 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 8004cfc:	e02c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f000 f92f 	bl	8004f6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2160      	movs	r1, #96	@ 0x60
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 f959 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 8004d1c:	e01c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f000 f8f0 	bl	8004f10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2140      	movs	r1, #64	@ 0x40
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f949 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 8004d3c:	e00c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4619      	mov	r1, r3
 8004d48:	4610      	mov	r0, r2
 8004d4a:	f000 f940 	bl	8004fce <TIM_ITRx_SetConfig>
      break;
 8004d4e:	e003      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	73fb      	strb	r3, [r7, #15]
      break;
 8004d54:	e000      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d7a:	bf00      	nop
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b083      	sub	sp, #12
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b083      	sub	sp, #12
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004da2:	bf00      	nop
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
	...

08004dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a43      	ldr	r2, [pc, #268]	@ (8004ee4 <TIM_Base_SetConfig+0x120>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d013      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de2:	d00f      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a40      	ldr	r2, [pc, #256]	@ (8004ee8 <TIM_Base_SetConfig+0x124>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00b      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a3f      	ldr	r2, [pc, #252]	@ (8004eec <TIM_Base_SetConfig+0x128>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d007      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ef0 <TIM_Base_SetConfig+0x12c>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d003      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a3d      	ldr	r2, [pc, #244]	@ (8004ef4 <TIM_Base_SetConfig+0x130>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d108      	bne.n	8004e16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a32      	ldr	r2, [pc, #200]	@ (8004ee4 <TIM_Base_SetConfig+0x120>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d02b      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e24:	d027      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a2f      	ldr	r2, [pc, #188]	@ (8004ee8 <TIM_Base_SetConfig+0x124>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d023      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a2e      	ldr	r2, [pc, #184]	@ (8004eec <TIM_Base_SetConfig+0x128>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d01f      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef0 <TIM_Base_SetConfig+0x12c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d01b      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a2c      	ldr	r2, [pc, #176]	@ (8004ef4 <TIM_Base_SetConfig+0x130>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d017      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a2b      	ldr	r2, [pc, #172]	@ (8004ef8 <TIM_Base_SetConfig+0x134>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d013      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a2a      	ldr	r2, [pc, #168]	@ (8004efc <TIM_Base_SetConfig+0x138>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d00f      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a29      	ldr	r2, [pc, #164]	@ (8004f00 <TIM_Base_SetConfig+0x13c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00b      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a28      	ldr	r2, [pc, #160]	@ (8004f04 <TIM_Base_SetConfig+0x140>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d007      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a27      	ldr	r2, [pc, #156]	@ (8004f08 <TIM_Base_SetConfig+0x144>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_Base_SetConfig+0xb2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a26      	ldr	r2, [pc, #152]	@ (8004f0c <TIM_Base_SetConfig+0x148>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d108      	bne.n	8004e88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	689a      	ldr	r2, [r3, #8]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a0e      	ldr	r2, [pc, #56]	@ (8004ee4 <TIM_Base_SetConfig+0x120>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d003      	beq.n	8004eb6 <TIM_Base_SetConfig+0xf2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a10      	ldr	r2, [pc, #64]	@ (8004ef4 <TIM_Base_SetConfig+0x130>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d103      	bne.n	8004ebe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	691a      	ldr	r2, [r3, #16]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f043 0204 	orr.w	r2, r3, #4
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	601a      	str	r2, [r3, #0]
}
 8004ed6:	bf00      	nop
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40010000 	.word	0x40010000
 8004ee8:	40000400 	.word	0x40000400
 8004eec:	40000800 	.word	0x40000800
 8004ef0:	40000c00 	.word	0x40000c00
 8004ef4:	40010400 	.word	0x40010400
 8004ef8:	40014000 	.word	0x40014000
 8004efc:	40014400 	.word	0x40014400
 8004f00:	40014800 	.word	0x40014800
 8004f04:	40001800 	.word	0x40001800
 8004f08:	40001c00 	.word	0x40001c00
 8004f0c:	40002000 	.word	0x40002000

08004f10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	f023 0201 	bic.w	r2, r3, #1
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f023 030a 	bic.w	r3, r3, #10
 8004f4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	621a      	str	r2, [r3, #32]
}
 8004f62:	bf00      	nop
 8004f64:	371c      	adds	r7, #28
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b087      	sub	sp, #28
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	f023 0210 	bic.w	r2, r3, #16
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	031b      	lsls	r3, r3, #12
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004faa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b085      	sub	sp, #20
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
 8004fd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f043 0307 	orr.w	r3, r3, #7
 8004ff0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	609a      	str	r2, [r3, #8]
}
 8004ff8:	bf00      	nop
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800501e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	021a      	lsls	r2, r3, #8
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	431a      	orrs	r2, r3
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4313      	orrs	r3, r2
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	4313      	orrs	r3, r2
 8005030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	609a      	str	r2, [r3, #8]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005058:	2302      	movs	r3, #2
 800505a:	e05a      	b.n	8005112 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005082:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a21      	ldr	r2, [pc, #132]	@ (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d022      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050a8:	d01d      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d018      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d013      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a1a      	ldr	r2, [pc, #104]	@ (800512c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d00e      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a18      	ldr	r2, [pc, #96]	@ (8005130 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d009      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a17      	ldr	r2, [pc, #92]	@ (8005134 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d004      	beq.n	80050e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a15      	ldr	r2, [pc, #84]	@ (8005138 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d10c      	bne.n	8005100 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40010000 	.word	0x40010000
 8005124:	40000400 	.word	0x40000400
 8005128:	40000800 	.word	0x40000800
 800512c:	40000c00 	.word	0x40000c00
 8005130:	40010400 	.word	0x40010400
 8005134:	40014000 	.word	0x40014000
 8005138:	40001800 	.word	0x40001800

0800513c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b082      	sub	sp, #8
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e042      	b.n	80051fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d106      	bne.n	8005190 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7fc fe38 	bl	8001e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2224      	movs	r2, #36	@ 0x24
 8005194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 fcef 	bl	8005b8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	695a      	ldr	r2, [r3, #20]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68da      	ldr	r2, [r3, #12]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2220      	movs	r2, #32
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3708      	adds	r7, #8
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	4613      	mov	r3, r2
 8005210:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b20      	cmp	r3, #32
 800521c:	d112      	bne.n	8005244 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_UART_Receive_IT+0x26>
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e00b      	b.n	8005246 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005234:	88fb      	ldrh	r3, [r7, #6]
 8005236:	461a      	mov	r2, r3
 8005238:	68b9      	ldr	r1, [r7, #8]
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f000 fad2 	bl	80057e4 <UART_Start_Receive_IT>
 8005240:	4603      	mov	r3, r0
 8005242:	e000      	b.n	8005246 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005244:	2302      	movs	r3, #2
  }
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
	...

08005250 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b0ba      	sub	sp, #232	@ 0xe8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695b      	ldr	r3, [r3, #20]
 8005272:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005276:	2300      	movs	r3, #0
 8005278:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800527c:	2300      	movs	r3, #0
 800527e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800528e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10f      	bne.n	80052b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529a:	f003 0320 	and.w	r3, r3, #32
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d009      	beq.n	80052b6 <HAL_UART_IRQHandler+0x66>
 80052a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d003      	beq.n	80052b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fbae 	bl	8005a10 <UART_Receive_IT>
      return;
 80052b4:	e273      	b.n	800579e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 80de 	beq.w	800547c <HAL_UART_IRQHandler+0x22c>
 80052c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d106      	bne.n	80052da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 80d1 	beq.w	800547c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00b      	beq.n	80052fe <HAL_UART_IRQHandler+0xae>
 80052e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f6:	f043 0201 	orr.w	r2, r3, #1
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00b      	beq.n	8005322 <HAL_UART_IRQHandler+0xd2>
 800530a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	f043 0202 	orr.w	r2, r3, #2
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00b      	beq.n	8005346 <HAL_UART_IRQHandler+0xf6>
 800532e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b00      	cmp	r3, #0
 8005338:	d005      	beq.n	8005346 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533e:	f043 0204 	orr.w	r2, r3, #4
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d011      	beq.n	8005376 <HAL_UART_IRQHandler+0x126>
 8005352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	d105      	bne.n	800536a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800535e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d005      	beq.n	8005376 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800536e:	f043 0208 	orr.w	r2, r3, #8
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 820a 	beq.w	8005794 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005384:	f003 0320 	and.w	r3, r3, #32
 8005388:	2b00      	cmp	r3, #0
 800538a:	d008      	beq.n	800539e <HAL_UART_IRQHandler+0x14e>
 800538c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 fb39 	bl	8005a10 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a8:	2b40      	cmp	r3, #64	@ 0x40
 80053aa:	bf0c      	ite	eq
 80053ac:	2301      	moveq	r3, #1
 80053ae:	2300      	movne	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d103      	bne.n	80053ca <HAL_UART_IRQHandler+0x17a>
 80053c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d04f      	beq.n	800546a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fa44 	bl	8005858 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053da:	2b40      	cmp	r3, #64	@ 0x40
 80053dc:	d141      	bne.n	8005462 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	3314      	adds	r3, #20
 80053e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053ec:	e853 3f00 	ldrex	r3, [r3]
 80053f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	3314      	adds	r3, #20
 8005406:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800540a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800540e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005416:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800541a:	e841 2300 	strex	r3, r2, [r1]
 800541e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005422:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1d9      	bne.n	80053de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542e:	2b00      	cmp	r3, #0
 8005430:	d013      	beq.n	800545a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005436:	4a8a      	ldr	r2, [pc, #552]	@ (8005660 <HAL_UART_IRQHandler+0x410>)
 8005438:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800543e:	4618      	mov	r0, r3
 8005440:	f7fd f9b6 	bl	80027b0 <HAL_DMA_Abort_IT>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d016      	beq.n	8005478 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005454:	4610      	mov	r0, r2
 8005456:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005458:	e00e      	b.n	8005478 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f9ac 	bl	80057b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005460:	e00a      	b.n	8005478 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f9a8 	bl	80057b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	e006      	b.n	8005478 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f9a4 	bl	80057b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005476:	e18d      	b.n	8005794 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005478:	bf00      	nop
    return;
 800547a:	e18b      	b.n	8005794 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005480:	2b01      	cmp	r3, #1
 8005482:	f040 8167 	bne.w	8005754 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 8160 	beq.w	8005754 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 8159 	beq.w	8005754 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054a2:	2300      	movs	r3, #0
 80054a4:	60bb      	str	r3, [r7, #8]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	60bb      	str	r3, [r7, #8]
 80054b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054c2:	2b40      	cmp	r3, #64	@ 0x40
 80054c4:	f040 80ce 	bne.w	8005664 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 80a9 	beq.w	8005630 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054e6:	429a      	cmp	r2, r3
 80054e8:	f080 80a2 	bcs.w	8005630 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f8:	69db      	ldr	r3, [r3, #28]
 80054fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054fe:	f000 8088 	beq.w	8005612 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	330c      	adds	r3, #12
 8005508:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800550c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005510:	e853 3f00 	ldrex	r3, [r3]
 8005514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005518:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800551c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005520:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	330c      	adds	r3, #12
 800552a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800552e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005532:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005536:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800553a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800553e:	e841 2300 	strex	r3, r2, [r1]
 8005542:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005546:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1d9      	bne.n	8005502 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3314      	adds	r3, #20
 8005554:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005558:	e853 3f00 	ldrex	r3, [r3]
 800555c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800555e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005560:	f023 0301 	bic.w	r3, r3, #1
 8005564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	3314      	adds	r3, #20
 800556e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005572:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005576:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005578:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800557a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005584:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1e1      	bne.n	800554e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3314      	adds	r3, #20
 8005590:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800559a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800559c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3314      	adds	r3, #20
 80055aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1e3      	bne.n	800558a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	330c      	adds	r3, #12
 80055d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055e2:	f023 0310 	bic.w	r3, r3, #16
 80055e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	330c      	adds	r3, #12
 80055f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80055f4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80055f6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055fc:	e841 2300 	strex	r3, r2, [r1]
 8005600:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005602:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1e3      	bne.n	80055d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800560c:	4618      	mov	r0, r3
 800560e:	f7fd f85f 	bl	80026d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2202      	movs	r2, #2
 8005616:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005620:	b29b      	uxth	r3, r3
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	b29b      	uxth	r3, r3
 8005626:	4619      	mov	r1, r3
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f8cf 	bl	80057cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800562e:	e0b3      	b.n	8005798 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005634:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005638:	429a      	cmp	r2, r3
 800563a:	f040 80ad 	bne.w	8005798 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	69db      	ldr	r3, [r3, #28]
 8005644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005648:	f040 80a6 	bne.w	8005798 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f8b7 	bl	80057cc <HAL_UARTEx_RxEventCallback>
      return;
 800565e:	e09b      	b.n	8005798 <HAL_UART_IRQHandler+0x548>
 8005660:	0800591f 	.word	0x0800591f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800566c:	b29b      	uxth	r3, r3
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	f000 808e 	beq.w	800579c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005680:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8089 	beq.w	800579c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	330c      	adds	r3, #12
 8005690:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005694:	e853 3f00 	ldrex	r3, [r3]
 8005698:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800569a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800569c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	330c      	adds	r3, #12
 80056aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80056b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056b6:	e841 2300 	strex	r3, r2, [r1]
 80056ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1e3      	bne.n	800568a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3314      	adds	r3, #20
 80056c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056cc:	e853 3f00 	ldrex	r3, [r3]
 80056d0:	623b      	str	r3, [r7, #32]
   return(result);
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	f023 0301 	bic.w	r3, r3, #1
 80056d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	3314      	adds	r3, #20
 80056e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80056e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ee:	e841 2300 	strex	r3, r2, [r1]
 80056f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1e3      	bne.n	80056c2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2220      	movs	r2, #32
 80056fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	e853 3f00 	ldrex	r3, [r3]
 8005716:	60fb      	str	r3, [r7, #12]
   return(result);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 0310 	bic.w	r3, r3, #16
 800571e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	330c      	adds	r3, #12
 8005728:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800572c:	61fa      	str	r2, [r7, #28]
 800572e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005730:	69b9      	ldr	r1, [r7, #24]
 8005732:	69fa      	ldr	r2, [r7, #28]
 8005734:	e841 2300 	strex	r3, r2, [r1]
 8005738:	617b      	str	r3, [r7, #20]
   return(result);
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1e3      	bne.n	8005708 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005746:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f83d 	bl	80057cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005752:	e023      	b.n	800579c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575c:	2b00      	cmp	r3, #0
 800575e:	d009      	beq.n	8005774 <HAL_UART_IRQHandler+0x524>
 8005760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005768:	2b00      	cmp	r3, #0
 800576a:	d003      	beq.n	8005774 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f8e7 	bl	8005940 <UART_Transmit_IT>
    return;
 8005772:	e014      	b.n	800579e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00e      	beq.n	800579e <HAL_UART_IRQHandler+0x54e>
 8005780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d008      	beq.n	800579e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f000 f927 	bl	80059e0 <UART_EndTransmit_IT>
    return;
 8005792:	e004      	b.n	800579e <HAL_UART_IRQHandler+0x54e>
    return;
 8005794:	bf00      	nop
 8005796:	e002      	b.n	800579e <HAL_UART_IRQHandler+0x54e>
      return;
 8005798:	bf00      	nop
 800579a:	e000      	b.n	800579e <HAL_UART_IRQHandler+0x54e>
      return;
 800579c:	bf00      	nop
  }
}
 800579e:	37e8      	adds	r7, #232	@ 0xe8
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	460b      	mov	r3, r1
 80057d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	88fa      	ldrh	r2, [r7, #6]
 80057fc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	88fa      	ldrh	r2, [r7, #6]
 8005802:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2222      	movs	r2, #34	@ 0x22
 800580e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d007      	beq.n	800582a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68da      	ldr	r2, [r3, #12]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005828:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695a      	ldr	r2, [r3, #20]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f042 0201 	orr.w	r2, r2, #1
 8005838:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0220 	orr.w	r2, r2, #32
 8005848:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005858:	b480      	push	{r7}
 800585a:	b095      	sub	sp, #84	@ 0x54
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	330c      	adds	r3, #12
 8005866:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800586a:	e853 3f00 	ldrex	r3, [r3]
 800586e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005872:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005876:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	330c      	adds	r3, #12
 800587e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005880:	643a      	str	r2, [r7, #64]	@ 0x40
 8005882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005886:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800588e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e5      	bne.n	8005860 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3314      	adds	r3, #20
 800589a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	f023 0301 	bic.w	r3, r3, #1
 80058aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3314      	adds	r3, #20
 80058b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058bc:	e841 2300 	strex	r3, r2, [r1]
 80058c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1e5      	bne.n	8005894 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d119      	bne.n	8005904 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	330c      	adds	r3, #12
 80058d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f023 0310 	bic.w	r3, r3, #16
 80058e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058f0:	61ba      	str	r2, [r7, #24]
 80058f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	6979      	ldr	r1, [r7, #20]
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	613b      	str	r3, [r7, #16]
   return(result);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e5      	bne.n	80058d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005912:	bf00      	nop
 8005914:	3754      	adds	r7, #84	@ 0x54
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b084      	sub	sp, #16
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f7ff ff40 	bl	80057b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005938:	bf00      	nop
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b21      	cmp	r3, #33	@ 0x21
 8005952:	d13e      	bne.n	80059d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595c:	d114      	bne.n	8005988 <UART_Transmit_IT+0x48>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d110      	bne.n	8005988 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	881b      	ldrh	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800597a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	1c9a      	adds	r2, r3, #2
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	621a      	str	r2, [r3, #32]
 8005986:	e008      	b.n	800599a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	1c59      	adds	r1, r3, #1
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	6211      	str	r1, [r2, #32]
 8005992:	781a      	ldrb	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4619      	mov	r1, r3
 80059a8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10f      	bne.n	80059ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68da      	ldr	r2, [r3, #12]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68da      	ldr	r2, [r3, #12]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059ce:	2300      	movs	r3, #0
 80059d0:	e000      	b.n	80059d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059d2:	2302      	movs	r3, #2
  }
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7ff fecf 	bl	80057a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3708      	adds	r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08c      	sub	sp, #48	@ 0x30
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	2b22      	cmp	r3, #34	@ 0x22
 8005a2a:	f040 80aa 	bne.w	8005b82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a36:	d115      	bne.n	8005a64 <UART_Receive_IT+0x54>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d111      	bne.n	8005a64 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a56:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5c:	1c9a      	adds	r2, r3, #2
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a62:	e024      	b.n	8005aae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a72:	d007      	beq.n	8005a84 <UART_Receive_IT+0x74>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10a      	bne.n	8005a92 <UART_Receive_IT+0x82>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d106      	bne.n	8005a92 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	b2da      	uxtb	r2, r3
 8005a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8e:	701a      	strb	r2, [r3, #0]
 8005a90:	e008      	b.n	8005aa4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	1c5a      	adds	r2, r3, #1
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	4619      	mov	r1, r3
 8005abc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d15d      	bne.n	8005b7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0220 	bic.w	r2, r2, #32
 8005ad0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ae0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695a      	ldr	r2, [r3, #20]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 0201 	bic.w	r2, r2, #1
 8005af0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d135      	bne.n	8005b74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	330c      	adds	r3, #12
 8005b14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f023 0310 	bic.w	r3, r3, #16
 8005b24:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b2e:	623a      	str	r2, [r7, #32]
 8005b30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	69f9      	ldr	r1, [r7, #28]
 8005b34:	6a3a      	ldr	r2, [r7, #32]
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e5      	bne.n	8005b0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b10      	cmp	r3, #16
 8005b4e:	d10a      	bne.n	8005b66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b50:	2300      	movs	r3, #0
 8005b52:	60fb      	str	r3, [r7, #12]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60fb      	str	r3, [r7, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f7ff fe2d 	bl	80057cc <HAL_UARTEx_RxEventCallback>
 8005b72:	e002      	b.n	8005b7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f7fb fe65 	bl	8001844 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e002      	b.n	8005b84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e000      	b.n	8005b84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b82:	2302      	movs	r3, #2
  }
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3730      	adds	r7, #48	@ 0x30
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b90:	b0c0      	sub	sp, #256	@ 0x100
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba8:	68d9      	ldr	r1, [r3, #12]
 8005baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	ea40 0301 	orr.w	r3, r0, r1
 8005bb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005be4:	f021 010c 	bic.w	r1, r1, #12
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005bf2:	430b      	orrs	r3, r1
 8005bf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c06:	6999      	ldr	r1, [r3, #24]
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	ea40 0301 	orr.w	r3, r0, r1
 8005c12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	4b8f      	ldr	r3, [pc, #572]	@ (8005e58 <UART_SetConfig+0x2cc>)
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d005      	beq.n	8005c2c <UART_SetConfig+0xa0>
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	4b8d      	ldr	r3, [pc, #564]	@ (8005e5c <UART_SetConfig+0x2d0>)
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d104      	bne.n	8005c36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c2c:	f7fe fb68 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8005c30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c34:	e003      	b.n	8005c3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c36:	f7fe fb4f 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 8005c3a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c48:	f040 810c 	bne.w	8005e64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c50:	2200      	movs	r2, #0
 8005c52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c56:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c5e:	4622      	mov	r2, r4
 8005c60:	462b      	mov	r3, r5
 8005c62:	1891      	adds	r1, r2, r2
 8005c64:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c66:	415b      	adcs	r3, r3
 8005c68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c6e:	4621      	mov	r1, r4
 8005c70:	eb12 0801 	adds.w	r8, r2, r1
 8005c74:	4629      	mov	r1, r5
 8005c76:	eb43 0901 	adc.w	r9, r3, r1
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	f04f 0300 	mov.w	r3, #0
 8005c82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c8e:	4690      	mov	r8, r2
 8005c90:	4699      	mov	r9, r3
 8005c92:	4623      	mov	r3, r4
 8005c94:	eb18 0303 	adds.w	r3, r8, r3
 8005c98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c9c:	462b      	mov	r3, r5
 8005c9e:	eb49 0303 	adc.w	r3, r9, r3
 8005ca2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cb2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005cb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005cba:	460b      	mov	r3, r1
 8005cbc:	18db      	adds	r3, r3, r3
 8005cbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	eb42 0303 	adc.w	r3, r2, r3
 8005cc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005cc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ccc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005cd0:	f7fa ffea 	bl	8000ca8 <__aeabi_uldivmod>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4b61      	ldr	r3, [pc, #388]	@ (8005e60 <UART_SetConfig+0x2d4>)
 8005cda:	fba3 2302 	umull	r2, r3, r3, r2
 8005cde:	095b      	lsrs	r3, r3, #5
 8005ce0:	011c      	lsls	r4, r3, #4
 8005ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005cf0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cf4:	4642      	mov	r2, r8
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	1891      	adds	r1, r2, r2
 8005cfa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cfc:	415b      	adcs	r3, r3
 8005cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d04:	4641      	mov	r1, r8
 8005d06:	eb12 0a01 	adds.w	sl, r2, r1
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	eb43 0b01 	adc.w	fp, r3, r1
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d24:	4692      	mov	sl, r2
 8005d26:	469b      	mov	fp, r3
 8005d28:	4643      	mov	r3, r8
 8005d2a:	eb1a 0303 	adds.w	r3, sl, r3
 8005d2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d32:	464b      	mov	r3, r9
 8005d34:	eb4b 0303 	adc.w	r3, fp, r3
 8005d38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d50:	460b      	mov	r3, r1
 8005d52:	18db      	adds	r3, r3, r3
 8005d54:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d56:	4613      	mov	r3, r2
 8005d58:	eb42 0303 	adc.w	r3, r2, r3
 8005d5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d66:	f7fa ff9f 	bl	8000ca8 <__aeabi_uldivmod>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4611      	mov	r1, r2
 8005d70:	4b3b      	ldr	r3, [pc, #236]	@ (8005e60 <UART_SetConfig+0x2d4>)
 8005d72:	fba3 2301 	umull	r2, r3, r3, r1
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	2264      	movs	r2, #100	@ 0x64
 8005d7a:	fb02 f303 	mul.w	r3, r2, r3
 8005d7e:	1acb      	subs	r3, r1, r3
 8005d80:	00db      	lsls	r3, r3, #3
 8005d82:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d86:	4b36      	ldr	r3, [pc, #216]	@ (8005e60 <UART_SetConfig+0x2d4>)
 8005d88:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8c:	095b      	lsrs	r3, r3, #5
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d94:	441c      	add	r4, r3
 8005d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005da0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005da4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005da8:	4642      	mov	r2, r8
 8005daa:	464b      	mov	r3, r9
 8005dac:	1891      	adds	r1, r2, r2
 8005dae:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005db0:	415b      	adcs	r3, r3
 8005db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005db4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005db8:	4641      	mov	r1, r8
 8005dba:	1851      	adds	r1, r2, r1
 8005dbc:	6339      	str	r1, [r7, #48]	@ 0x30
 8005dbe:	4649      	mov	r1, r9
 8005dc0:	414b      	adcs	r3, r1
 8005dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dc4:	f04f 0200 	mov.w	r2, #0
 8005dc8:	f04f 0300 	mov.w	r3, #0
 8005dcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005dd0:	4659      	mov	r1, fp
 8005dd2:	00cb      	lsls	r3, r1, #3
 8005dd4:	4651      	mov	r1, sl
 8005dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dda:	4651      	mov	r1, sl
 8005ddc:	00ca      	lsls	r2, r1, #3
 8005dde:	4610      	mov	r0, r2
 8005de0:	4619      	mov	r1, r3
 8005de2:	4603      	mov	r3, r0
 8005de4:	4642      	mov	r2, r8
 8005de6:	189b      	adds	r3, r3, r2
 8005de8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dec:	464b      	mov	r3, r9
 8005dee:	460a      	mov	r2, r1
 8005df0:	eb42 0303 	adc.w	r3, r2, r3
 8005df4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	18db      	adds	r3, r3, r3
 8005e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e12:	4613      	mov	r3, r2
 8005e14:	eb42 0303 	adc.w	r3, r2, r3
 8005e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e22:	f7fa ff41 	bl	8000ca8 <__aeabi_uldivmod>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <UART_SetConfig+0x2d4>)
 8005e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e30:	095b      	lsrs	r3, r3, #5
 8005e32:	2164      	movs	r1, #100	@ 0x64
 8005e34:	fb01 f303 	mul.w	r3, r1, r3
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	3332      	adds	r3, #50	@ 0x32
 8005e3e:	4a08      	ldr	r2, [pc, #32]	@ (8005e60 <UART_SetConfig+0x2d4>)
 8005e40:	fba2 2303 	umull	r2, r3, r2, r3
 8005e44:	095b      	lsrs	r3, r3, #5
 8005e46:	f003 0207 	and.w	r2, r3, #7
 8005e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4422      	add	r2, r4
 8005e52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e54:	e106      	b.n	8006064 <UART_SetConfig+0x4d8>
 8005e56:	bf00      	nop
 8005e58:	40011000 	.word	0x40011000
 8005e5c:	40011400 	.word	0x40011400
 8005e60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e6e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e76:	4642      	mov	r2, r8
 8005e78:	464b      	mov	r3, r9
 8005e7a:	1891      	adds	r1, r2, r2
 8005e7c:	6239      	str	r1, [r7, #32]
 8005e7e:	415b      	adcs	r3, r3
 8005e80:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e86:	4641      	mov	r1, r8
 8005e88:	1854      	adds	r4, r2, r1
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	eb43 0501 	adc.w	r5, r3, r1
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	f04f 0300 	mov.w	r3, #0
 8005e98:	00eb      	lsls	r3, r5, #3
 8005e9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e9e:	00e2      	lsls	r2, r4, #3
 8005ea0:	4614      	mov	r4, r2
 8005ea2:	461d      	mov	r5, r3
 8005ea4:	4643      	mov	r3, r8
 8005ea6:	18e3      	adds	r3, r4, r3
 8005ea8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005eac:	464b      	mov	r3, r9
 8005eae:	eb45 0303 	adc.w	r3, r5, r3
 8005eb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ec2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005ec6:	f04f 0200 	mov.w	r2, #0
 8005eca:	f04f 0300 	mov.w	r3, #0
 8005ece:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005ed2:	4629      	mov	r1, r5
 8005ed4:	008b      	lsls	r3, r1, #2
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005edc:	4621      	mov	r1, r4
 8005ede:	008a      	lsls	r2, r1, #2
 8005ee0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ee4:	f7fa fee0 	bl	8000ca8 <__aeabi_uldivmod>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	460b      	mov	r3, r1
 8005eec:	4b60      	ldr	r3, [pc, #384]	@ (8006070 <UART_SetConfig+0x4e4>)
 8005eee:	fba3 2302 	umull	r2, r3, r3, r2
 8005ef2:	095b      	lsrs	r3, r3, #5
 8005ef4:	011c      	lsls	r4, r3, #4
 8005ef6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f08:	4642      	mov	r2, r8
 8005f0a:	464b      	mov	r3, r9
 8005f0c:	1891      	adds	r1, r2, r2
 8005f0e:	61b9      	str	r1, [r7, #24]
 8005f10:	415b      	adcs	r3, r3
 8005f12:	61fb      	str	r3, [r7, #28]
 8005f14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f18:	4641      	mov	r1, r8
 8005f1a:	1851      	adds	r1, r2, r1
 8005f1c:	6139      	str	r1, [r7, #16]
 8005f1e:	4649      	mov	r1, r9
 8005f20:	414b      	adcs	r3, r1
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	f04f 0200 	mov.w	r2, #0
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f30:	4659      	mov	r1, fp
 8005f32:	00cb      	lsls	r3, r1, #3
 8005f34:	4651      	mov	r1, sl
 8005f36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f3a:	4651      	mov	r1, sl
 8005f3c:	00ca      	lsls	r2, r1, #3
 8005f3e:	4610      	mov	r0, r2
 8005f40:	4619      	mov	r1, r3
 8005f42:	4603      	mov	r3, r0
 8005f44:	4642      	mov	r2, r8
 8005f46:	189b      	adds	r3, r3, r2
 8005f48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f4c:	464b      	mov	r3, r9
 8005f4e:	460a      	mov	r2, r1
 8005f50:	eb42 0303 	adc.w	r3, r2, r3
 8005f54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f62:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f64:	f04f 0200 	mov.w	r2, #0
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f70:	4649      	mov	r1, r9
 8005f72:	008b      	lsls	r3, r1, #2
 8005f74:	4641      	mov	r1, r8
 8005f76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f7a:	4641      	mov	r1, r8
 8005f7c:	008a      	lsls	r2, r1, #2
 8005f7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f82:	f7fa fe91 	bl	8000ca8 <__aeabi_uldivmod>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	4b38      	ldr	r3, [pc, #224]	@ (8006070 <UART_SetConfig+0x4e4>)
 8005f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	2264      	movs	r2, #100	@ 0x64
 8005f96:	fb02 f303 	mul.w	r3, r2, r3
 8005f9a:	1acb      	subs	r3, r1, r3
 8005f9c:	011b      	lsls	r3, r3, #4
 8005f9e:	3332      	adds	r3, #50	@ 0x32
 8005fa0:	4a33      	ldr	r2, [pc, #204]	@ (8006070 <UART_SetConfig+0x4e4>)
 8005fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa6:	095b      	lsrs	r3, r3, #5
 8005fa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fac:	441c      	add	r4, r3
 8005fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8005fb6:	677a      	str	r2, [r7, #116]	@ 0x74
 8005fb8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005fbc:	4642      	mov	r2, r8
 8005fbe:	464b      	mov	r3, r9
 8005fc0:	1891      	adds	r1, r2, r2
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	415b      	adcs	r3, r3
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fcc:	4641      	mov	r1, r8
 8005fce:	1851      	adds	r1, r2, r1
 8005fd0:	6039      	str	r1, [r7, #0]
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	414b      	adcs	r3, r1
 8005fd6:	607b      	str	r3, [r7, #4]
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005fe4:	4659      	mov	r1, fp
 8005fe6:	00cb      	lsls	r3, r1, #3
 8005fe8:	4651      	mov	r1, sl
 8005fea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fee:	4651      	mov	r1, sl
 8005ff0:	00ca      	lsls	r2, r1, #3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	189b      	adds	r3, r3, r2
 8005ffc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ffe:	464b      	mov	r3, r9
 8006000:	460a      	mov	r2, r1
 8006002:	eb42 0303 	adc.w	r3, r2, r3
 8006006:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	663b      	str	r3, [r7, #96]	@ 0x60
 8006012:	667a      	str	r2, [r7, #100]	@ 0x64
 8006014:	f04f 0200 	mov.w	r2, #0
 8006018:	f04f 0300 	mov.w	r3, #0
 800601c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006020:	4649      	mov	r1, r9
 8006022:	008b      	lsls	r3, r1, #2
 8006024:	4641      	mov	r1, r8
 8006026:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800602a:	4641      	mov	r1, r8
 800602c:	008a      	lsls	r2, r1, #2
 800602e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006032:	f7fa fe39 	bl	8000ca8 <__aeabi_uldivmod>
 8006036:	4602      	mov	r2, r0
 8006038:	460b      	mov	r3, r1
 800603a:	4b0d      	ldr	r3, [pc, #52]	@ (8006070 <UART_SetConfig+0x4e4>)
 800603c:	fba3 1302 	umull	r1, r3, r3, r2
 8006040:	095b      	lsrs	r3, r3, #5
 8006042:	2164      	movs	r1, #100	@ 0x64
 8006044:	fb01 f303 	mul.w	r3, r1, r3
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	3332      	adds	r3, #50	@ 0x32
 800604e:	4a08      	ldr	r2, [pc, #32]	@ (8006070 <UART_SetConfig+0x4e4>)
 8006050:	fba2 2303 	umull	r2, r3, r2, r3
 8006054:	095b      	lsrs	r3, r3, #5
 8006056:	f003 020f 	and.w	r2, r3, #15
 800605a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4422      	add	r2, r4
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	bf00      	nop
 8006066:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800606a:	46bd      	mov	sp, r7
 800606c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006070:	51eb851f 	.word	0x51eb851f

08006074 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d123      	bne.n	80060ce <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800608e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006092:	683a      	ldr	r2, [r7, #0]
 8006094:	6851      	ldr	r1, [r2, #4]
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	6892      	ldr	r2, [r2, #8]
 800609a:	4311      	orrs	r1, r2
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	68d2      	ldr	r2, [r2, #12]
 80060a0:	4311      	orrs	r1, r2
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	6912      	ldr	r2, [r2, #16]
 80060a6:	4311      	orrs	r1, r2
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	6952      	ldr	r2, [r2, #20]
 80060ac:	4311      	orrs	r1, r2
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	6992      	ldr	r2, [r2, #24]
 80060b2:	4311      	orrs	r1, r2
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	69d2      	ldr	r2, [r2, #28]
 80060b8:	4311      	orrs	r1, r2
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	6a12      	ldr	r2, [r2, #32]
 80060be:	4311      	orrs	r1, r2
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060c4:	430a      	orrs	r2, r1
 80060c6:	431a      	orrs	r2, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	601a      	str	r2, [r3, #0]
 80060cc:	e028      	b.n	8006120 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	69d9      	ldr	r1, [r3, #28]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	4319      	orrs	r1, r3
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e4:	430b      	orrs	r3, r1
 80060e6:	431a      	orrs	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80060f4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	6851      	ldr	r1, [r2, #4]
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	6892      	ldr	r2, [r2, #8]
 8006100:	4311      	orrs	r1, r2
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	68d2      	ldr	r2, [r2, #12]
 8006106:	4311      	orrs	r1, r2
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	6912      	ldr	r2, [r2, #16]
 800610c:	4311      	orrs	r1, r2
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	6952      	ldr	r2, [r2, #20]
 8006112:	4311      	orrs	r1, r2
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	6992      	ldr	r2, [r2, #24]
 8006118:	430a      	orrs	r2, r1
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800612e:	b480      	push	{r7}
 8006130:	b085      	sub	sp, #20
 8006132:	af00      	add	r7, sp, #0
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d128      	bne.n	8006192 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	1e59      	subs	r1, r3, #1
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	3b01      	subs	r3, #1
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	4319      	orrs	r1, r3
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	3b01      	subs	r3, #1
 800615e:	021b      	lsls	r3, r3, #8
 8006160:	4319      	orrs	r1, r3
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	3b01      	subs	r3, #1
 8006168:	031b      	lsls	r3, r3, #12
 800616a:	4319      	orrs	r1, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	3b01      	subs	r3, #1
 8006172:	041b      	lsls	r3, r3, #16
 8006174:	4319      	orrs	r1, r3
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	3b01      	subs	r3, #1
 800617c:	051b      	lsls	r3, r3, #20
 800617e:	4319      	orrs	r1, r3
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	3b01      	subs	r3, #1
 8006186:	061b      	lsls	r3, r3, #24
 8006188:	430b      	orrs	r3, r1
 800618a:	431a      	orrs	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	609a      	str	r2, [r3, #8]
 8006190:	e02f      	b.n	80061f2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800619a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	68d2      	ldr	r2, [r2, #12]
 80061a2:	3a01      	subs	r2, #1
 80061a4:	0311      	lsls	r1, r2, #12
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	6952      	ldr	r2, [r2, #20]
 80061aa:	3a01      	subs	r2, #1
 80061ac:	0512      	lsls	r2, r2, #20
 80061ae:	430a      	orrs	r2, r1
 80061b0:	431a      	orrs	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	1e59      	subs	r1, r3, #1
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	3b01      	subs	r3, #1
 80061ca:	011b      	lsls	r3, r3, #4
 80061cc:	4319      	orrs	r1, r3
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	3b01      	subs	r3, #1
 80061d4:	021b      	lsls	r3, r3, #8
 80061d6:	4319      	orrs	r1, r3
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	3b01      	subs	r3, #1
 80061de:	041b      	lsls	r3, r3, #16
 80061e0:	4319      	orrs	r1, r3
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	061b      	lsls	r3, r3, #24
 80061ea:	430b      	orrs	r3, r1
 80061ec:	431a      	orrs	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006200:	b084      	sub	sp, #16
 8006202:	b580      	push	{r7, lr}
 8006204:	b084      	sub	sp, #16
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
 800620a:	f107 001c 	add.w	r0, r7, #28
 800620e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006212:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006216:	2b01      	cmp	r3, #1
 8006218:	d123      	bne.n	8006262 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800622e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006242:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006246:	2b01      	cmp	r3, #1
 8006248:	d105      	bne.n	8006256 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f901 	bl	800645e <USB_CoreReset>
 800625c:	4603      	mov	r3, r0
 800625e:	73fb      	strb	r3, [r7, #15]
 8006260:	e01b      	b.n	800629a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f8f5 	bl	800645e <USB_CoreReset>
 8006274:	4603      	mov	r3, r0
 8006276:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006278:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800627c:	2b00      	cmp	r3, #0
 800627e:	d106      	bne.n	800628e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006284:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	639a      	str	r2, [r3, #56]	@ 0x38
 800628c:	e005      	b.n	800629a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006292:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800629a:	7fbb      	ldrb	r3, [r7, #30]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d10b      	bne.n	80062b8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f043 0206 	orr.w	r2, r3, #6
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f043 0220 	orr.w	r2, r3, #32
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062c4:	b004      	add	sp, #16
 80062c6:	4770      	bx	lr

080062c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f023 0201 	bic.w	r2, r3, #1
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b084      	sub	sp, #16
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	460b      	mov	r3, r1
 80062f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80062f6:	2300      	movs	r3, #0
 80062f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006306:	78fb      	ldrb	r3, [r7, #3]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d115      	bne.n	8006338 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68db      	ldr	r3, [r3, #12]
 8006310:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006318:	200a      	movs	r0, #10
 800631a:	f7fc f8b7 	bl	800248c <HAL_Delay>
      ms += 10U;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	330a      	adds	r3, #10
 8006322:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 f88c 	bl	8006442 <USB_GetMode>
 800632a:	4603      	mov	r3, r0
 800632c:	2b01      	cmp	r3, #1
 800632e:	d01e      	beq.n	800636e <USB_SetCurrentMode+0x84>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2bc7      	cmp	r3, #199	@ 0xc7
 8006334:	d9f0      	bls.n	8006318 <USB_SetCurrentMode+0x2e>
 8006336:	e01a      	b.n	800636e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006338:	78fb      	ldrb	r3, [r7, #3]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d115      	bne.n	800636a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800634a:	200a      	movs	r0, #10
 800634c:	f7fc f89e 	bl	800248c <HAL_Delay>
      ms += 10U;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	330a      	adds	r3, #10
 8006354:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 f873 	bl	8006442 <USB_GetMode>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d005      	beq.n	800636e <USB_SetCurrentMode+0x84>
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2bc7      	cmp	r3, #199	@ 0xc7
 8006366:	d9f0      	bls.n	800634a <USB_SetCurrentMode+0x60>
 8006368:	e001      	b.n	800636e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e005      	b.n	800637a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2bc8      	cmp	r3, #200	@ 0xc8
 8006372:	d101      	bne.n	8006378 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e000      	b.n	800637a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006382:	b480      	push	{r7}
 8006384:	b085      	sub	sp, #20
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
 800638a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800638c:	2300      	movs	r3, #0
 800638e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	3301      	adds	r3, #1
 8006394:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800639c:	d901      	bls.n	80063a2 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e01b      	b.n	80063da <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	daf2      	bge.n	8006390 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80063aa:	2300      	movs	r3, #0
 80063ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	019b      	lsls	r3, r3, #6
 80063b2:	f043 0220 	orr.w	r2, r3, #32
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3301      	adds	r3, #1
 80063be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063c6:	d901      	bls.n	80063cc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e006      	b.n	80063da <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	f003 0320 	and.w	r3, r3, #32
 80063d4:	2b20      	cmp	r3, #32
 80063d6:	d0f0      	beq.n	80063ba <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3714      	adds	r7, #20
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr

080063e6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b085      	sub	sp, #20
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3301      	adds	r3, #1
 80063f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063fe:	d901      	bls.n	8006404 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e018      	b.n	8006436 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	daf2      	bge.n	80063f2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800640c:	2300      	movs	r3, #0
 800640e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2210      	movs	r2, #16
 8006414:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3301      	adds	r3, #1
 800641a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006422:	d901      	bls.n	8006428 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e006      	b.n	8006436 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	f003 0310 	and.w	r3, r3, #16
 8006430:	2b10      	cmp	r3, #16
 8006432:	d0f0      	beq.n	8006416 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f003 0301 	and.w	r3, r3, #1
}
 8006452:	4618      	mov	r0, r3
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800645e:	b480      	push	{r7}
 8006460:	b085      	sub	sp, #20
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	3301      	adds	r3, #1
 800646e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006476:	d901      	bls.n	800647c <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e022      	b.n	80064c2 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	daf2      	bge.n	800646a <USB_CoreReset+0xc>

  count = 10U;
 8006484:	230a      	movs	r3, #10
 8006486:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006488:	e002      	b.n	8006490 <USB_CoreReset+0x32>
  {
    count--;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	3b01      	subs	r3, #1
 800648e:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f9      	bne.n	800648a <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	f043 0201 	orr.w	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	3301      	adds	r3, #1
 80064a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064ae:	d901      	bls.n	80064b4 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	e006      	b.n	80064c2 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	691b      	ldr	r3, [r3, #16]
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d0f0      	beq.n	80064a2 <USB_CoreReset+0x44>

  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr
	...

080064d0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80064d0:	b084      	sub	sp, #16
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b086      	sub	sp, #24
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
 80064da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80064de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80064f0:	461a      	mov	r2, r3
 80064f2:	2300      	movs	r3, #0
 80064f4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006512:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006522:	2b00      	cmp	r3, #0
 8006524:	d119      	bne.n	800655a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006526:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800652a:	2b01      	cmp	r3, #1
 800652c:	d10a      	bne.n	8006544 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800653c:	f043 0304 	orr.w	r3, r3, #4
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	e014      	b.n	800656e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006552:	f023 0304 	bic.w	r3, r3, #4
 8006556:	6013      	str	r3, [r2, #0]
 8006558:	e009      	b.n	800656e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006568:	f023 0304 	bic.w	r3, r3, #4
 800656c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800656e:	2110      	movs	r1, #16
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff ff06 	bl	8006382 <USB_FlushTxFifo>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff ff30 	bl	80063e6 <USB_FlushRxFifo>
 8006586:	4603      	mov	r3, r0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d001      	beq.n	8006590 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006590:	2300      	movs	r3, #0
 8006592:	613b      	str	r3, [r7, #16]
 8006594:	e015      	b.n	80065c2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	4413      	add	r3, r2
 800659e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065a2:	461a      	mov	r2, r3
 80065a4:	f04f 33ff 	mov.w	r3, #4294967295
 80065a8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	015a      	lsls	r2, r3, #5
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065b6:	461a      	mov	r2, r3
 80065b8:	2300      	movs	r3, #0
 80065ba:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	3301      	adds	r3, #1
 80065c0:	613b      	str	r3, [r7, #16]
 80065c2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80065c6:	461a      	mov	r2, r3
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d3e3      	bcc.n	8006596 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f04f 32ff 	mov.w	r2, #4294967295
 80065da:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	4a18      	ldr	r2, [pc, #96]	@ (8006640 <USB_HostInit+0x170>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d10b      	bne.n	80065fc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065ea:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a15      	ldr	r2, [pc, #84]	@ (8006644 <USB_HostInit+0x174>)
 80065f0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a14      	ldr	r2, [pc, #80]	@ (8006648 <USB_HostInit+0x178>)
 80065f6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80065fa:	e009      	b.n	8006610 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2280      	movs	r2, #128	@ 0x80
 8006600:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a11      	ldr	r2, [pc, #68]	@ (800664c <USB_HostInit+0x17c>)
 8006606:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a11      	ldr	r2, [pc, #68]	@ (8006650 <USB_HostInit+0x180>)
 800660c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006614:	2b00      	cmp	r3, #0
 8006616:	d105      	bne.n	8006624 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	f043 0210 	orr.w	r2, r3, #16
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	699a      	ldr	r2, [r3, #24]
 8006628:	4b0a      	ldr	r3, [pc, #40]	@ (8006654 <USB_HostInit+0x184>)
 800662a:	4313      	orrs	r3, r2
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006630:	7dfb      	ldrb	r3, [r7, #23]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3718      	adds	r7, #24
 8006636:	46bd      	mov	sp, r7
 8006638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800663c:	b004      	add	sp, #16
 800663e:	4770      	bx	lr
 8006640:	40040000 	.word	0x40040000
 8006644:	01000200 	.word	0x01000200
 8006648:	00e00300 	.word	0x00e00300
 800664c:	00600080 	.word	0x00600080
 8006650:	004000e0 	.word	0x004000e0
 8006654:	a3200008 	.word	0xa3200008

08006658 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	689a      	ldr	r2, [r3, #8]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	601a      	str	r2, [r3, #0]
}
 8006694:	bf00      	nop
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	6892      	ldr	r2, [r2, #8]
 80066b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6852      	ldr	r2, [r2, #4]
 80066c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d103      	bne.n	80066d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689a      	ldr	r2, [r3, #8]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	1e5a      	subs	r2, r3, #1
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066fe:	4b4f      	ldr	r3, [pc, #316]	@ (800683c <xTaskIncrementTick+0x148>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f040 808f 	bne.w	8006826 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006708:	4b4d      	ldr	r3, [pc, #308]	@ (8006840 <xTaskIncrementTick+0x14c>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	3301      	adds	r3, #1
 800670e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006710:	4a4b      	ldr	r2, [pc, #300]	@ (8006840 <xTaskIncrementTick+0x14c>)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d121      	bne.n	8006760 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800671c:	4b49      	ldr	r3, [pc, #292]	@ (8006844 <xTaskIncrementTick+0x150>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00b      	beq.n	800673e <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	e7fd      	b.n	800673a <xTaskIncrementTick+0x46>
 800673e:	4b41      	ldr	r3, [pc, #260]	@ (8006844 <xTaskIncrementTick+0x150>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60fb      	str	r3, [r7, #12]
 8006744:	4b40      	ldr	r3, [pc, #256]	@ (8006848 <xTaskIncrementTick+0x154>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a3e      	ldr	r2, [pc, #248]	@ (8006844 <xTaskIncrementTick+0x150>)
 800674a:	6013      	str	r3, [r2, #0]
 800674c:	4a3e      	ldr	r2, [pc, #248]	@ (8006848 <xTaskIncrementTick+0x154>)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	4b3e      	ldr	r3, [pc, #248]	@ (800684c <xTaskIncrementTick+0x158>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	3301      	adds	r3, #1
 8006758:	4a3c      	ldr	r2, [pc, #240]	@ (800684c <xTaskIncrementTick+0x158>)
 800675a:	6013      	str	r3, [r2, #0]
 800675c:	f000 f906 	bl	800696c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006760:	4b3b      	ldr	r3, [pc, #236]	@ (8006850 <xTaskIncrementTick+0x15c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	429a      	cmp	r2, r3
 8006768:	d348      	bcc.n	80067fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800676a:	4b36      	ldr	r3, [pc, #216]	@ (8006844 <xTaskIncrementTick+0x150>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d104      	bne.n	800677e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006774:	4b36      	ldr	r3, [pc, #216]	@ (8006850 <xTaskIncrementTick+0x15c>)
 8006776:	f04f 32ff 	mov.w	r2, #4294967295
 800677a:	601a      	str	r2, [r3, #0]
					break;
 800677c:	e03e      	b.n	80067fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800677e:	4b31      	ldr	r3, [pc, #196]	@ (8006844 <xTaskIncrementTick+0x150>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800678e:	693a      	ldr	r2, [r7, #16]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	429a      	cmp	r2, r3
 8006794:	d203      	bcs.n	800679e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006796:	4a2e      	ldr	r2, [pc, #184]	@ (8006850 <xTaskIncrementTick+0x15c>)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800679c:	e02e      	b.n	80067fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	3304      	adds	r3, #4
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7ff ff7c 	bl	80066a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d004      	beq.n	80067ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	3318      	adds	r3, #24
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff ff73 	bl	80066a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	2201      	movs	r2, #1
 80067c0:	409a      	lsls	r2, r3
 80067c2:	4b24      	ldr	r3, [pc, #144]	@ (8006854 <xTaskIncrementTick+0x160>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	4a22      	ldr	r2, [pc, #136]	@ (8006854 <xTaskIncrementTick+0x160>)
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006858 <xTaskIncrementTick+0x164>)
 80067da:	441a      	add	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	3304      	adds	r3, #4
 80067e0:	4619      	mov	r1, r3
 80067e2:	4610      	mov	r0, r2
 80067e4:	f7ff ff38 	bl	8006658 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ec:	4b1b      	ldr	r3, [pc, #108]	@ (800685c <xTaskIncrementTick+0x168>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d3b9      	bcc.n	800676a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80067f6:	2301      	movs	r3, #1
 80067f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067fa:	e7b6      	b.n	800676a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80067fc:	4b17      	ldr	r3, [pc, #92]	@ (800685c <xTaskIncrementTick+0x168>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006802:	4915      	ldr	r1, [pc, #84]	@ (8006858 <xTaskIncrementTick+0x164>)
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	440b      	add	r3, r1
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d901      	bls.n	8006818 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006814:	2301      	movs	r3, #1
 8006816:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006818:	4b11      	ldr	r3, [pc, #68]	@ (8006860 <xTaskIncrementTick+0x16c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d007      	beq.n	8006830 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006820:	2301      	movs	r3, #1
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	e004      	b.n	8006830 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006826:	4b0f      	ldr	r3, [pc, #60]	@ (8006864 <xTaskIncrementTick+0x170>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	3301      	adds	r3, #1
 800682c:	4a0d      	ldr	r2, [pc, #52]	@ (8006864 <xTaskIncrementTick+0x170>)
 800682e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006830:	697b      	ldr	r3, [r7, #20]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3718      	adds	r7, #24
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	20000a1c 	.word	0x20000a1c
 8006840:	20000a04 	.word	0x20000a04
 8006844:	200009fc 	.word	0x200009fc
 8006848:	20000a00 	.word	0x20000a00
 800684c:	20000a14 	.word	0x20000a14
 8006850:	20000a18 	.word	0x20000a18
 8006854:	20000a08 	.word	0x20000a08
 8006858:	20000970 	.word	0x20000970
 800685c:	2000096c 	.word	0x2000096c
 8006860:	20000a10 	.word	0x20000a10
 8006864:	20000a0c 	.word	0x20000a0c

08006868 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b088      	sub	sp, #32
 800686c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800686e:	4b3a      	ldr	r3, [pc, #232]	@ (8006958 <vTaskSwitchContext+0xf0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d003      	beq.n	800687e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006876:	4b39      	ldr	r3, [pc, #228]	@ (800695c <vTaskSwitchContext+0xf4>)
 8006878:	2201      	movs	r2, #1
 800687a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800687c:	e067      	b.n	800694e <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800687e:	4b37      	ldr	r3, [pc, #220]	@ (800695c <vTaskSwitchContext+0xf4>)
 8006880:	2200      	movs	r2, #0
 8006882:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006884:	4b36      	ldr	r3, [pc, #216]	@ (8006960 <vTaskSwitchContext+0xf8>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800688a:	61fb      	str	r3, [r7, #28]
 800688c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8006890:	61bb      	str	r3, [r7, #24]
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	69ba      	ldr	r2, [r7, #24]
 8006898:	429a      	cmp	r2, r3
 800689a:	d111      	bne.n	80068c0 <vTaskSwitchContext+0x58>
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	3304      	adds	r3, #4
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d10b      	bne.n	80068c0 <vTaskSwitchContext+0x58>
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	3308      	adds	r3, #8
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d105      	bne.n	80068c0 <vTaskSwitchContext+0x58>
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	330c      	adds	r3, #12
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d008      	beq.n	80068d2 <vTaskSwitchContext+0x6a>
 80068c0:	4b27      	ldr	r3, [pc, #156]	@ (8006960 <vTaskSwitchContext+0xf8>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	4b26      	ldr	r3, [pc, #152]	@ (8006960 <vTaskSwitchContext+0xf8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3334      	adds	r3, #52	@ 0x34
 80068ca:	4619      	mov	r1, r3
 80068cc:	4610      	mov	r0, r2
 80068ce:	f7fa fbb7 	bl	8001040 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068d2:	4b24      	ldr	r3, [pc, #144]	@ (8006964 <vTaskSwitchContext+0xfc>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	fab3 f383 	clz	r3, r3
 80068de:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80068e0:	7afb      	ldrb	r3, [r7, #11]
 80068e2:	f1c3 031f 	rsb	r3, r3, #31
 80068e6:	617b      	str	r3, [r7, #20]
 80068e8:	491f      	ldr	r1, [pc, #124]	@ (8006968 <vTaskSwitchContext+0x100>)
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4613      	mov	r3, r2
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	4413      	add	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	440b      	add	r3, r1
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d10b      	bne.n	8006914 <vTaskSwitchContext+0xac>
	__asm volatile
 80068fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	607b      	str	r3, [r7, #4]
}
 800690e:	bf00      	nop
 8006910:	bf00      	nop
 8006912:	e7fd      	b.n	8006910 <vTaskSwitchContext+0xa8>
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	4a12      	ldr	r2, [pc, #72]	@ (8006968 <vTaskSwitchContext+0x100>)
 8006920:	4413      	add	r3, r2
 8006922:	613b      	str	r3, [r7, #16]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	605a      	str	r2, [r3, #4]
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	3308      	adds	r3, #8
 8006936:	429a      	cmp	r2, r3
 8006938:	d104      	bne.n	8006944 <vTaskSwitchContext+0xdc>
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	605a      	str	r2, [r3, #4]
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	4a05      	ldr	r2, [pc, #20]	@ (8006960 <vTaskSwitchContext+0xf8>)
 800694c:	6013      	str	r3, [r2, #0]
}
 800694e:	bf00      	nop
 8006950:	3720      	adds	r7, #32
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	20000a1c 	.word	0x20000a1c
 800695c:	20000a10 	.word	0x20000a10
 8006960:	2000096c 	.word	0x2000096c
 8006964:	20000a08 	.word	0x20000a08
 8006968:	20000970 	.word	0x20000970

0800696c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006972:	4b0c      	ldr	r3, [pc, #48]	@ (80069a4 <prvResetNextTaskUnblockTime+0x38>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d104      	bne.n	8006986 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800697c:	4b0a      	ldr	r3, [pc, #40]	@ (80069a8 <prvResetNextTaskUnblockTime+0x3c>)
 800697e:	f04f 32ff 	mov.w	r2, #4294967295
 8006982:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006984:	e008      	b.n	8006998 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006986:	4b07      	ldr	r3, [pc, #28]	@ (80069a4 <prvResetNextTaskUnblockTime+0x38>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	4a04      	ldr	r2, [pc, #16]	@ (80069a8 <prvResetNextTaskUnblockTime+0x3c>)
 8006996:	6013      	str	r3, [r2, #0]
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	200009fc 	.word	0x200009fc
 80069a8:	20000a18 	.word	0x20000a18
 80069ac:	00000000 	.word	0x00000000

080069b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069b0:	4b07      	ldr	r3, [pc, #28]	@ (80069d0 <pxCurrentTCBConst2>)
 80069b2:	6819      	ldr	r1, [r3, #0]
 80069b4:	6808      	ldr	r0, [r1, #0]
 80069b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ba:	f380 8809 	msr	PSP, r0
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f04f 0000 	mov.w	r0, #0
 80069c6:	f380 8811 	msr	BASEPRI, r0
 80069ca:	4770      	bx	lr
 80069cc:	f3af 8000 	nop.w

080069d0 <pxCurrentTCBConst2>:
 80069d0:	2000096c 	.word	0x2000096c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
	...

080069e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069e0:	f3ef 8009 	mrs	r0, PSP
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	4b15      	ldr	r3, [pc, #84]	@ (8006a40 <pxCurrentTCBConst>)
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	f01e 0f10 	tst.w	lr, #16
 80069f0:	bf08      	it	eq
 80069f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80069f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fa:	6010      	str	r0, [r2, #0]
 80069fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a04:	f380 8811 	msr	BASEPRI, r0
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f7ff ff2a 	bl	8006868 <vTaskSwitchContext>
 8006a14:	f04f 0000 	mov.w	r0, #0
 8006a18:	f380 8811 	msr	BASEPRI, r0
 8006a1c:	bc09      	pop	{r0, r3}
 8006a1e:	6819      	ldr	r1, [r3, #0]
 8006a20:	6808      	ldr	r0, [r1, #0]
 8006a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a26:	f01e 0f10 	tst.w	lr, #16
 8006a2a:	bf08      	it	eq
 8006a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a30:	f380 8809 	msr	PSP, r0
 8006a34:	f3bf 8f6f 	isb	sy
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	f3af 8000 	nop.w

08006a40 <pxCurrentTCBConst>:
 8006a40:	2000096c 	.word	0x2000096c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop

08006a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	607b      	str	r3, [r7, #4]
}
 8006a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a62:	f7ff fe47 	bl	80066f4 <xTaskIncrementTick>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d003      	beq.n	8006a74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a6c:	4b06      	ldr	r3, [pc, #24]	@ (8006a88 <SysTick_Handler+0x40>)
 8006a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a72:	601a      	str	r2, [r3, #0]
 8006a74:	2300      	movs	r3, #0
 8006a76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a80:	bf00      	nop
 8006a82:	3708      	adds	r7, #8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	e000ed04 	.word	0xe000ed04

08006a8c <__cvt>:
 8006a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	ec57 6b10 	vmov	r6, r7, d0
 8006a94:	2f00      	cmp	r7, #0
 8006a96:	460c      	mov	r4, r1
 8006a98:	4619      	mov	r1, r3
 8006a9a:	463b      	mov	r3, r7
 8006a9c:	bfbb      	ittet	lt
 8006a9e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006aa2:	461f      	movlt	r7, r3
 8006aa4:	2300      	movge	r3, #0
 8006aa6:	232d      	movlt	r3, #45	@ 0x2d
 8006aa8:	700b      	strb	r3, [r1, #0]
 8006aaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006aac:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006ab0:	4691      	mov	r9, r2
 8006ab2:	f023 0820 	bic.w	r8, r3, #32
 8006ab6:	bfbc      	itt	lt
 8006ab8:	4632      	movlt	r2, r6
 8006aba:	4616      	movlt	r6, r2
 8006abc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ac0:	d005      	beq.n	8006ace <__cvt+0x42>
 8006ac2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ac6:	d100      	bne.n	8006aca <__cvt+0x3e>
 8006ac8:	3401      	adds	r4, #1
 8006aca:	2102      	movs	r1, #2
 8006acc:	e000      	b.n	8006ad0 <__cvt+0x44>
 8006ace:	2103      	movs	r1, #3
 8006ad0:	ab03      	add	r3, sp, #12
 8006ad2:	9301      	str	r3, [sp, #4]
 8006ad4:	ab02      	add	r3, sp, #8
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	ec47 6b10 	vmov	d0, r6, r7
 8006adc:	4653      	mov	r3, sl
 8006ade:	4622      	mov	r2, r4
 8006ae0:	f001 f8b2 	bl	8007c48 <_dtoa_r>
 8006ae4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ae8:	4605      	mov	r5, r0
 8006aea:	d119      	bne.n	8006b20 <__cvt+0x94>
 8006aec:	f019 0f01 	tst.w	r9, #1
 8006af0:	d00e      	beq.n	8006b10 <__cvt+0x84>
 8006af2:	eb00 0904 	add.w	r9, r0, r4
 8006af6:	2200      	movs	r2, #0
 8006af8:	2300      	movs	r3, #0
 8006afa:	4630      	mov	r0, r6
 8006afc:	4639      	mov	r1, r7
 8006afe:	f7f9 fff3 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b02:	b108      	cbz	r0, 8006b08 <__cvt+0x7c>
 8006b04:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b08:	2230      	movs	r2, #48	@ 0x30
 8006b0a:	9b03      	ldr	r3, [sp, #12]
 8006b0c:	454b      	cmp	r3, r9
 8006b0e:	d31e      	bcc.n	8006b4e <__cvt+0xc2>
 8006b10:	9b03      	ldr	r3, [sp, #12]
 8006b12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b14:	1b5b      	subs	r3, r3, r5
 8006b16:	4628      	mov	r0, r5
 8006b18:	6013      	str	r3, [r2, #0]
 8006b1a:	b004      	add	sp, #16
 8006b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b24:	eb00 0904 	add.w	r9, r0, r4
 8006b28:	d1e5      	bne.n	8006af6 <__cvt+0x6a>
 8006b2a:	7803      	ldrb	r3, [r0, #0]
 8006b2c:	2b30      	cmp	r3, #48	@ 0x30
 8006b2e:	d10a      	bne.n	8006b46 <__cvt+0xba>
 8006b30:	2200      	movs	r2, #0
 8006b32:	2300      	movs	r3, #0
 8006b34:	4630      	mov	r0, r6
 8006b36:	4639      	mov	r1, r7
 8006b38:	f7f9 ffd6 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b3c:	b918      	cbnz	r0, 8006b46 <__cvt+0xba>
 8006b3e:	f1c4 0401 	rsb	r4, r4, #1
 8006b42:	f8ca 4000 	str.w	r4, [sl]
 8006b46:	f8da 3000 	ldr.w	r3, [sl]
 8006b4a:	4499      	add	r9, r3
 8006b4c:	e7d3      	b.n	8006af6 <__cvt+0x6a>
 8006b4e:	1c59      	adds	r1, r3, #1
 8006b50:	9103      	str	r1, [sp, #12]
 8006b52:	701a      	strb	r2, [r3, #0]
 8006b54:	e7d9      	b.n	8006b0a <__cvt+0x7e>

08006b56 <__exponent>:
 8006b56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b58:	2900      	cmp	r1, #0
 8006b5a:	bfba      	itte	lt
 8006b5c:	4249      	neglt	r1, r1
 8006b5e:	232d      	movlt	r3, #45	@ 0x2d
 8006b60:	232b      	movge	r3, #43	@ 0x2b
 8006b62:	2909      	cmp	r1, #9
 8006b64:	7002      	strb	r2, [r0, #0]
 8006b66:	7043      	strb	r3, [r0, #1]
 8006b68:	dd29      	ble.n	8006bbe <__exponent+0x68>
 8006b6a:	f10d 0307 	add.w	r3, sp, #7
 8006b6e:	461d      	mov	r5, r3
 8006b70:	270a      	movs	r7, #10
 8006b72:	461a      	mov	r2, r3
 8006b74:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b78:	fb07 1416 	mls	r4, r7, r6, r1
 8006b7c:	3430      	adds	r4, #48	@ 0x30
 8006b7e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b82:	460c      	mov	r4, r1
 8006b84:	2c63      	cmp	r4, #99	@ 0x63
 8006b86:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	dcf1      	bgt.n	8006b72 <__exponent+0x1c>
 8006b8e:	3130      	adds	r1, #48	@ 0x30
 8006b90:	1e94      	subs	r4, r2, #2
 8006b92:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b96:	1c41      	adds	r1, r0, #1
 8006b98:	4623      	mov	r3, r4
 8006b9a:	42ab      	cmp	r3, r5
 8006b9c:	d30a      	bcc.n	8006bb4 <__exponent+0x5e>
 8006b9e:	f10d 0309 	add.w	r3, sp, #9
 8006ba2:	1a9b      	subs	r3, r3, r2
 8006ba4:	42ac      	cmp	r4, r5
 8006ba6:	bf88      	it	hi
 8006ba8:	2300      	movhi	r3, #0
 8006baa:	3302      	adds	r3, #2
 8006bac:	4403      	add	r3, r0
 8006bae:	1a18      	subs	r0, r3, r0
 8006bb0:	b003      	add	sp, #12
 8006bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006bb8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006bbc:	e7ed      	b.n	8006b9a <__exponent+0x44>
 8006bbe:	2330      	movs	r3, #48	@ 0x30
 8006bc0:	3130      	adds	r1, #48	@ 0x30
 8006bc2:	7083      	strb	r3, [r0, #2]
 8006bc4:	70c1      	strb	r1, [r0, #3]
 8006bc6:	1d03      	adds	r3, r0, #4
 8006bc8:	e7f1      	b.n	8006bae <__exponent+0x58>
	...

08006bcc <_printf_float>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	b08d      	sub	sp, #52	@ 0x34
 8006bd2:	460c      	mov	r4, r1
 8006bd4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006bd8:	4616      	mov	r6, r2
 8006bda:	461f      	mov	r7, r3
 8006bdc:	4605      	mov	r5, r0
 8006bde:	f000 ff17 	bl	8007a10 <_localeconv_r>
 8006be2:	6803      	ldr	r3, [r0, #0]
 8006be4:	9304      	str	r3, [sp, #16]
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7f9 fb52 	bl	8000290 <strlen>
 8006bec:	2300      	movs	r3, #0
 8006bee:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8006bf4:	9005      	str	r0, [sp, #20]
 8006bf6:	3307      	adds	r3, #7
 8006bf8:	f023 0307 	bic.w	r3, r3, #7
 8006bfc:	f103 0208 	add.w	r2, r3, #8
 8006c00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c04:	f8d4 b000 	ldr.w	fp, [r4]
 8006c08:	f8c8 2000 	str.w	r2, [r8]
 8006c0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c14:	9307      	str	r3, [sp, #28]
 8006c16:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c1a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c22:	4b9c      	ldr	r3, [pc, #624]	@ (8006e94 <_printf_float+0x2c8>)
 8006c24:	f04f 32ff 	mov.w	r2, #4294967295
 8006c28:	f7f9 ff90 	bl	8000b4c <__aeabi_dcmpun>
 8006c2c:	bb70      	cbnz	r0, 8006c8c <_printf_float+0xc0>
 8006c2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c32:	4b98      	ldr	r3, [pc, #608]	@ (8006e94 <_printf_float+0x2c8>)
 8006c34:	f04f 32ff 	mov.w	r2, #4294967295
 8006c38:	f7f9 ff6a 	bl	8000b10 <__aeabi_dcmple>
 8006c3c:	bb30      	cbnz	r0, 8006c8c <_printf_float+0xc0>
 8006c3e:	2200      	movs	r2, #0
 8006c40:	2300      	movs	r3, #0
 8006c42:	4640      	mov	r0, r8
 8006c44:	4649      	mov	r1, r9
 8006c46:	f7f9 ff59 	bl	8000afc <__aeabi_dcmplt>
 8006c4a:	b110      	cbz	r0, 8006c52 <_printf_float+0x86>
 8006c4c:	232d      	movs	r3, #45	@ 0x2d
 8006c4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c52:	4a91      	ldr	r2, [pc, #580]	@ (8006e98 <_printf_float+0x2cc>)
 8006c54:	4b91      	ldr	r3, [pc, #580]	@ (8006e9c <_printf_float+0x2d0>)
 8006c56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006c5a:	bf8c      	ite	hi
 8006c5c:	4690      	movhi	r8, r2
 8006c5e:	4698      	movls	r8, r3
 8006c60:	2303      	movs	r3, #3
 8006c62:	6123      	str	r3, [r4, #16]
 8006c64:	f02b 0304 	bic.w	r3, fp, #4
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	f04f 0900 	mov.w	r9, #0
 8006c6e:	9700      	str	r7, [sp, #0]
 8006c70:	4633      	mov	r3, r6
 8006c72:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c74:	4621      	mov	r1, r4
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 f9d2 	bl	8007020 <_printf_common>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	f040 808d 	bne.w	8006d9c <_printf_float+0x1d0>
 8006c82:	f04f 30ff 	mov.w	r0, #4294967295
 8006c86:	b00d      	add	sp, #52	@ 0x34
 8006c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8c:	4642      	mov	r2, r8
 8006c8e:	464b      	mov	r3, r9
 8006c90:	4640      	mov	r0, r8
 8006c92:	4649      	mov	r1, r9
 8006c94:	f7f9 ff5a 	bl	8000b4c <__aeabi_dcmpun>
 8006c98:	b140      	cbz	r0, 8006cac <_printf_float+0xe0>
 8006c9a:	464b      	mov	r3, r9
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	bfbc      	itt	lt
 8006ca0:	232d      	movlt	r3, #45	@ 0x2d
 8006ca2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006ca6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ea0 <_printf_float+0x2d4>)
 8006ca8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ea4 <_printf_float+0x2d8>)
 8006caa:	e7d4      	b.n	8006c56 <_printf_float+0x8a>
 8006cac:	6863      	ldr	r3, [r4, #4]
 8006cae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006cb2:	9206      	str	r2, [sp, #24]
 8006cb4:	1c5a      	adds	r2, r3, #1
 8006cb6:	d13b      	bne.n	8006d30 <_printf_float+0x164>
 8006cb8:	2306      	movs	r3, #6
 8006cba:	6063      	str	r3, [r4, #4]
 8006cbc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	6022      	str	r2, [r4, #0]
 8006cc4:	9303      	str	r3, [sp, #12]
 8006cc6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006cc8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ccc:	ab09      	add	r3, sp, #36	@ 0x24
 8006cce:	9300      	str	r3, [sp, #0]
 8006cd0:	6861      	ldr	r1, [r4, #4]
 8006cd2:	ec49 8b10 	vmov	d0, r8, r9
 8006cd6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f7ff fed6 	bl	8006a8c <__cvt>
 8006ce0:	9b06      	ldr	r3, [sp, #24]
 8006ce2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ce4:	2b47      	cmp	r3, #71	@ 0x47
 8006ce6:	4680      	mov	r8, r0
 8006ce8:	d129      	bne.n	8006d3e <_printf_float+0x172>
 8006cea:	1cc8      	adds	r0, r1, #3
 8006cec:	db02      	blt.n	8006cf4 <_printf_float+0x128>
 8006cee:	6863      	ldr	r3, [r4, #4]
 8006cf0:	4299      	cmp	r1, r3
 8006cf2:	dd41      	ble.n	8006d78 <_printf_float+0x1ac>
 8006cf4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006cf8:	fa5f fa8a 	uxtb.w	sl, sl
 8006cfc:	3901      	subs	r1, #1
 8006cfe:	4652      	mov	r2, sl
 8006d00:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d04:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d06:	f7ff ff26 	bl	8006b56 <__exponent>
 8006d0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d0c:	1813      	adds	r3, r2, r0
 8006d0e:	2a01      	cmp	r2, #1
 8006d10:	4681      	mov	r9, r0
 8006d12:	6123      	str	r3, [r4, #16]
 8006d14:	dc02      	bgt.n	8006d1c <_printf_float+0x150>
 8006d16:	6822      	ldr	r2, [r4, #0]
 8006d18:	07d2      	lsls	r2, r2, #31
 8006d1a:	d501      	bpl.n	8006d20 <_printf_float+0x154>
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	6123      	str	r3, [r4, #16]
 8006d20:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d0a2      	beq.n	8006c6e <_printf_float+0xa2>
 8006d28:	232d      	movs	r3, #45	@ 0x2d
 8006d2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d2e:	e79e      	b.n	8006c6e <_printf_float+0xa2>
 8006d30:	9a06      	ldr	r2, [sp, #24]
 8006d32:	2a47      	cmp	r2, #71	@ 0x47
 8006d34:	d1c2      	bne.n	8006cbc <_printf_float+0xf0>
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1c0      	bne.n	8006cbc <_printf_float+0xf0>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e7bd      	b.n	8006cba <_printf_float+0xee>
 8006d3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d42:	d9db      	bls.n	8006cfc <_printf_float+0x130>
 8006d44:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006d48:	d118      	bne.n	8006d7c <_printf_float+0x1b0>
 8006d4a:	2900      	cmp	r1, #0
 8006d4c:	6863      	ldr	r3, [r4, #4]
 8006d4e:	dd0b      	ble.n	8006d68 <_printf_float+0x19c>
 8006d50:	6121      	str	r1, [r4, #16]
 8006d52:	b913      	cbnz	r3, 8006d5a <_printf_float+0x18e>
 8006d54:	6822      	ldr	r2, [r4, #0]
 8006d56:	07d0      	lsls	r0, r2, #31
 8006d58:	d502      	bpl.n	8006d60 <_printf_float+0x194>
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	440b      	add	r3, r1
 8006d5e:	6123      	str	r3, [r4, #16]
 8006d60:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d62:	f04f 0900 	mov.w	r9, #0
 8006d66:	e7db      	b.n	8006d20 <_printf_float+0x154>
 8006d68:	b913      	cbnz	r3, 8006d70 <_printf_float+0x1a4>
 8006d6a:	6822      	ldr	r2, [r4, #0]
 8006d6c:	07d2      	lsls	r2, r2, #31
 8006d6e:	d501      	bpl.n	8006d74 <_printf_float+0x1a8>
 8006d70:	3302      	adds	r3, #2
 8006d72:	e7f4      	b.n	8006d5e <_printf_float+0x192>
 8006d74:	2301      	movs	r3, #1
 8006d76:	e7f2      	b.n	8006d5e <_printf_float+0x192>
 8006d78:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d7e:	4299      	cmp	r1, r3
 8006d80:	db05      	blt.n	8006d8e <_printf_float+0x1c2>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	6121      	str	r1, [r4, #16]
 8006d86:	07d8      	lsls	r0, r3, #31
 8006d88:	d5ea      	bpl.n	8006d60 <_printf_float+0x194>
 8006d8a:	1c4b      	adds	r3, r1, #1
 8006d8c:	e7e7      	b.n	8006d5e <_printf_float+0x192>
 8006d8e:	2900      	cmp	r1, #0
 8006d90:	bfd4      	ite	le
 8006d92:	f1c1 0202 	rsble	r2, r1, #2
 8006d96:	2201      	movgt	r2, #1
 8006d98:	4413      	add	r3, r2
 8006d9a:	e7e0      	b.n	8006d5e <_printf_float+0x192>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	055a      	lsls	r2, r3, #21
 8006da0:	d407      	bmi.n	8006db2 <_printf_float+0x1e6>
 8006da2:	6923      	ldr	r3, [r4, #16]
 8006da4:	4642      	mov	r2, r8
 8006da6:	4631      	mov	r1, r6
 8006da8:	4628      	mov	r0, r5
 8006daa:	47b8      	blx	r7
 8006dac:	3001      	adds	r0, #1
 8006dae:	d12b      	bne.n	8006e08 <_printf_float+0x23c>
 8006db0:	e767      	b.n	8006c82 <_printf_float+0xb6>
 8006db2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006db6:	f240 80dd 	bls.w	8006f74 <_printf_float+0x3a8>
 8006dba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f7f9 fe91 	bl	8000ae8 <__aeabi_dcmpeq>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d033      	beq.n	8006e32 <_printf_float+0x266>
 8006dca:	4a37      	ldr	r2, [pc, #220]	@ (8006ea8 <_printf_float+0x2dc>)
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f43f af54 	beq.w	8006c82 <_printf_float+0xb6>
 8006dda:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006dde:	4543      	cmp	r3, r8
 8006de0:	db02      	blt.n	8006de8 <_printf_float+0x21c>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	07d8      	lsls	r0, r3, #31
 8006de6:	d50f      	bpl.n	8006e08 <_printf_float+0x23c>
 8006de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dec:	4631      	mov	r1, r6
 8006dee:	4628      	mov	r0, r5
 8006df0:	47b8      	blx	r7
 8006df2:	3001      	adds	r0, #1
 8006df4:	f43f af45 	beq.w	8006c82 <_printf_float+0xb6>
 8006df8:	f04f 0900 	mov.w	r9, #0
 8006dfc:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e00:	f104 0a1a 	add.w	sl, r4, #26
 8006e04:	45c8      	cmp	r8, r9
 8006e06:	dc09      	bgt.n	8006e1c <_printf_float+0x250>
 8006e08:	6823      	ldr	r3, [r4, #0]
 8006e0a:	079b      	lsls	r3, r3, #30
 8006e0c:	f100 8103 	bmi.w	8007016 <_printf_float+0x44a>
 8006e10:	68e0      	ldr	r0, [r4, #12]
 8006e12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e14:	4298      	cmp	r0, r3
 8006e16:	bfb8      	it	lt
 8006e18:	4618      	movlt	r0, r3
 8006e1a:	e734      	b.n	8006c86 <_printf_float+0xba>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	4652      	mov	r2, sl
 8006e20:	4631      	mov	r1, r6
 8006e22:	4628      	mov	r0, r5
 8006e24:	47b8      	blx	r7
 8006e26:	3001      	adds	r0, #1
 8006e28:	f43f af2b 	beq.w	8006c82 <_printf_float+0xb6>
 8006e2c:	f109 0901 	add.w	r9, r9, #1
 8006e30:	e7e8      	b.n	8006e04 <_printf_float+0x238>
 8006e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	dc39      	bgt.n	8006eac <_printf_float+0x2e0>
 8006e38:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea8 <_printf_float+0x2dc>)
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	f43f af1d 	beq.w	8006c82 <_printf_float+0xb6>
 8006e48:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006e4c:	ea59 0303 	orrs.w	r3, r9, r3
 8006e50:	d102      	bne.n	8006e58 <_printf_float+0x28c>
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	07d9      	lsls	r1, r3, #31
 8006e56:	d5d7      	bpl.n	8006e08 <_printf_float+0x23c>
 8006e58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e5c:	4631      	mov	r1, r6
 8006e5e:	4628      	mov	r0, r5
 8006e60:	47b8      	blx	r7
 8006e62:	3001      	adds	r0, #1
 8006e64:	f43f af0d 	beq.w	8006c82 <_printf_float+0xb6>
 8006e68:	f04f 0a00 	mov.w	sl, #0
 8006e6c:	f104 0b1a 	add.w	fp, r4, #26
 8006e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e72:	425b      	negs	r3, r3
 8006e74:	4553      	cmp	r3, sl
 8006e76:	dc01      	bgt.n	8006e7c <_printf_float+0x2b0>
 8006e78:	464b      	mov	r3, r9
 8006e7a:	e793      	b.n	8006da4 <_printf_float+0x1d8>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	465a      	mov	r2, fp
 8006e80:	4631      	mov	r1, r6
 8006e82:	4628      	mov	r0, r5
 8006e84:	47b8      	blx	r7
 8006e86:	3001      	adds	r0, #1
 8006e88:	f43f aefb 	beq.w	8006c82 <_printf_float+0xb6>
 8006e8c:	f10a 0a01 	add.w	sl, sl, #1
 8006e90:	e7ee      	b.n	8006e70 <_printf_float+0x2a4>
 8006e92:	bf00      	nop
 8006e94:	7fefffff 	.word	0x7fefffff
 8006e98:	0800ba2c 	.word	0x0800ba2c
 8006e9c:	0800ba28 	.word	0x0800ba28
 8006ea0:	0800ba34 	.word	0x0800ba34
 8006ea4:	0800ba30 	.word	0x0800ba30
 8006ea8:	0800bb6e 	.word	0x0800bb6e
 8006eac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006eae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006eb2:	4553      	cmp	r3, sl
 8006eb4:	bfa8      	it	ge
 8006eb6:	4653      	movge	r3, sl
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	4699      	mov	r9, r3
 8006ebc:	dc36      	bgt.n	8006f2c <_printf_float+0x360>
 8006ebe:	f04f 0b00 	mov.w	fp, #0
 8006ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ec6:	f104 021a 	add.w	r2, r4, #26
 8006eca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ecc:	9306      	str	r3, [sp, #24]
 8006ece:	eba3 0309 	sub.w	r3, r3, r9
 8006ed2:	455b      	cmp	r3, fp
 8006ed4:	dc31      	bgt.n	8006f3a <_printf_float+0x36e>
 8006ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed8:	459a      	cmp	sl, r3
 8006eda:	dc3a      	bgt.n	8006f52 <_printf_float+0x386>
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	07da      	lsls	r2, r3, #31
 8006ee0:	d437      	bmi.n	8006f52 <_printf_float+0x386>
 8006ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee4:	ebaa 0903 	sub.w	r9, sl, r3
 8006ee8:	9b06      	ldr	r3, [sp, #24]
 8006eea:	ebaa 0303 	sub.w	r3, sl, r3
 8006eee:	4599      	cmp	r9, r3
 8006ef0:	bfa8      	it	ge
 8006ef2:	4699      	movge	r9, r3
 8006ef4:	f1b9 0f00 	cmp.w	r9, #0
 8006ef8:	dc33      	bgt.n	8006f62 <_printf_float+0x396>
 8006efa:	f04f 0800 	mov.w	r8, #0
 8006efe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f02:	f104 0b1a 	add.w	fp, r4, #26
 8006f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f08:	ebaa 0303 	sub.w	r3, sl, r3
 8006f0c:	eba3 0309 	sub.w	r3, r3, r9
 8006f10:	4543      	cmp	r3, r8
 8006f12:	f77f af79 	ble.w	8006e08 <_printf_float+0x23c>
 8006f16:	2301      	movs	r3, #1
 8006f18:	465a      	mov	r2, fp
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	47b8      	blx	r7
 8006f20:	3001      	adds	r0, #1
 8006f22:	f43f aeae 	beq.w	8006c82 <_printf_float+0xb6>
 8006f26:	f108 0801 	add.w	r8, r8, #1
 8006f2a:	e7ec      	b.n	8006f06 <_printf_float+0x33a>
 8006f2c:	4642      	mov	r2, r8
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	d1c2      	bne.n	8006ebe <_printf_float+0x2f2>
 8006f38:	e6a3      	b.n	8006c82 <_printf_float+0xb6>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	9206      	str	r2, [sp, #24]
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f ae9c 	beq.w	8006c82 <_printf_float+0xb6>
 8006f4a:	9a06      	ldr	r2, [sp, #24]
 8006f4c:	f10b 0b01 	add.w	fp, fp, #1
 8006f50:	e7bb      	b.n	8006eca <_printf_float+0x2fe>
 8006f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f56:	4631      	mov	r1, r6
 8006f58:	4628      	mov	r0, r5
 8006f5a:	47b8      	blx	r7
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d1c0      	bne.n	8006ee2 <_printf_float+0x316>
 8006f60:	e68f      	b.n	8006c82 <_printf_float+0xb6>
 8006f62:	9a06      	ldr	r2, [sp, #24]
 8006f64:	464b      	mov	r3, r9
 8006f66:	4442      	add	r2, r8
 8006f68:	4631      	mov	r1, r6
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	47b8      	blx	r7
 8006f6e:	3001      	adds	r0, #1
 8006f70:	d1c3      	bne.n	8006efa <_printf_float+0x32e>
 8006f72:	e686      	b.n	8006c82 <_printf_float+0xb6>
 8006f74:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f78:	f1ba 0f01 	cmp.w	sl, #1
 8006f7c:	dc01      	bgt.n	8006f82 <_printf_float+0x3b6>
 8006f7e:	07db      	lsls	r3, r3, #31
 8006f80:	d536      	bpl.n	8006ff0 <_printf_float+0x424>
 8006f82:	2301      	movs	r3, #1
 8006f84:	4642      	mov	r2, r8
 8006f86:	4631      	mov	r1, r6
 8006f88:	4628      	mov	r0, r5
 8006f8a:	47b8      	blx	r7
 8006f8c:	3001      	adds	r0, #1
 8006f8e:	f43f ae78 	beq.w	8006c82 <_printf_float+0xb6>
 8006f92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f96:	4631      	mov	r1, r6
 8006f98:	4628      	mov	r0, r5
 8006f9a:	47b8      	blx	r7
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	f43f ae70 	beq.w	8006c82 <_printf_float+0xb6>
 8006fa2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fae:	f7f9 fd9b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006fb2:	b9c0      	cbnz	r0, 8006fe6 <_printf_float+0x41a>
 8006fb4:	4653      	mov	r3, sl
 8006fb6:	f108 0201 	add.w	r2, r8, #1
 8006fba:	4631      	mov	r1, r6
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b8      	blx	r7
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d10c      	bne.n	8006fde <_printf_float+0x412>
 8006fc4:	e65d      	b.n	8006c82 <_printf_float+0xb6>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	465a      	mov	r2, fp
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	f43f ae56 	beq.w	8006c82 <_printf_float+0xb6>
 8006fd6:	f108 0801 	add.w	r8, r8, #1
 8006fda:	45d0      	cmp	r8, sl
 8006fdc:	dbf3      	blt.n	8006fc6 <_printf_float+0x3fa>
 8006fde:	464b      	mov	r3, r9
 8006fe0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006fe4:	e6df      	b.n	8006da6 <_printf_float+0x1da>
 8006fe6:	f04f 0800 	mov.w	r8, #0
 8006fea:	f104 0b1a 	add.w	fp, r4, #26
 8006fee:	e7f4      	b.n	8006fda <_printf_float+0x40e>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	e7e1      	b.n	8006fba <_printf_float+0x3ee>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	464a      	mov	r2, r9
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	47b8      	blx	r7
 8007000:	3001      	adds	r0, #1
 8007002:	f43f ae3e 	beq.w	8006c82 <_printf_float+0xb6>
 8007006:	f108 0801 	add.w	r8, r8, #1
 800700a:	68e3      	ldr	r3, [r4, #12]
 800700c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800700e:	1a5b      	subs	r3, r3, r1
 8007010:	4543      	cmp	r3, r8
 8007012:	dcf0      	bgt.n	8006ff6 <_printf_float+0x42a>
 8007014:	e6fc      	b.n	8006e10 <_printf_float+0x244>
 8007016:	f04f 0800 	mov.w	r8, #0
 800701a:	f104 0919 	add.w	r9, r4, #25
 800701e:	e7f4      	b.n	800700a <_printf_float+0x43e>

08007020 <_printf_common>:
 8007020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007024:	4616      	mov	r6, r2
 8007026:	4698      	mov	r8, r3
 8007028:	688a      	ldr	r2, [r1, #8]
 800702a:	690b      	ldr	r3, [r1, #16]
 800702c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007030:	4293      	cmp	r3, r2
 8007032:	bfb8      	it	lt
 8007034:	4613      	movlt	r3, r2
 8007036:	6033      	str	r3, [r6, #0]
 8007038:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800703c:	4607      	mov	r7, r0
 800703e:	460c      	mov	r4, r1
 8007040:	b10a      	cbz	r2, 8007046 <_printf_common+0x26>
 8007042:	3301      	adds	r3, #1
 8007044:	6033      	str	r3, [r6, #0]
 8007046:	6823      	ldr	r3, [r4, #0]
 8007048:	0699      	lsls	r1, r3, #26
 800704a:	bf42      	ittt	mi
 800704c:	6833      	ldrmi	r3, [r6, #0]
 800704e:	3302      	addmi	r3, #2
 8007050:	6033      	strmi	r3, [r6, #0]
 8007052:	6825      	ldr	r5, [r4, #0]
 8007054:	f015 0506 	ands.w	r5, r5, #6
 8007058:	d106      	bne.n	8007068 <_printf_common+0x48>
 800705a:	f104 0a19 	add.w	sl, r4, #25
 800705e:	68e3      	ldr	r3, [r4, #12]
 8007060:	6832      	ldr	r2, [r6, #0]
 8007062:	1a9b      	subs	r3, r3, r2
 8007064:	42ab      	cmp	r3, r5
 8007066:	dc26      	bgt.n	80070b6 <_printf_common+0x96>
 8007068:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800706c:	6822      	ldr	r2, [r4, #0]
 800706e:	3b00      	subs	r3, #0
 8007070:	bf18      	it	ne
 8007072:	2301      	movne	r3, #1
 8007074:	0692      	lsls	r2, r2, #26
 8007076:	d42b      	bmi.n	80070d0 <_printf_common+0xb0>
 8007078:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800707c:	4641      	mov	r1, r8
 800707e:	4638      	mov	r0, r7
 8007080:	47c8      	blx	r9
 8007082:	3001      	adds	r0, #1
 8007084:	d01e      	beq.n	80070c4 <_printf_common+0xa4>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	6922      	ldr	r2, [r4, #16]
 800708a:	f003 0306 	and.w	r3, r3, #6
 800708e:	2b04      	cmp	r3, #4
 8007090:	bf02      	ittt	eq
 8007092:	68e5      	ldreq	r5, [r4, #12]
 8007094:	6833      	ldreq	r3, [r6, #0]
 8007096:	1aed      	subeq	r5, r5, r3
 8007098:	68a3      	ldr	r3, [r4, #8]
 800709a:	bf0c      	ite	eq
 800709c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070a0:	2500      	movne	r5, #0
 80070a2:	4293      	cmp	r3, r2
 80070a4:	bfc4      	itt	gt
 80070a6:	1a9b      	subgt	r3, r3, r2
 80070a8:	18ed      	addgt	r5, r5, r3
 80070aa:	2600      	movs	r6, #0
 80070ac:	341a      	adds	r4, #26
 80070ae:	42b5      	cmp	r5, r6
 80070b0:	d11a      	bne.n	80070e8 <_printf_common+0xc8>
 80070b2:	2000      	movs	r0, #0
 80070b4:	e008      	b.n	80070c8 <_printf_common+0xa8>
 80070b6:	2301      	movs	r3, #1
 80070b8:	4652      	mov	r2, sl
 80070ba:	4641      	mov	r1, r8
 80070bc:	4638      	mov	r0, r7
 80070be:	47c8      	blx	r9
 80070c0:	3001      	adds	r0, #1
 80070c2:	d103      	bne.n	80070cc <_printf_common+0xac>
 80070c4:	f04f 30ff 	mov.w	r0, #4294967295
 80070c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070cc:	3501      	adds	r5, #1
 80070ce:	e7c6      	b.n	800705e <_printf_common+0x3e>
 80070d0:	18e1      	adds	r1, r4, r3
 80070d2:	1c5a      	adds	r2, r3, #1
 80070d4:	2030      	movs	r0, #48	@ 0x30
 80070d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070da:	4422      	add	r2, r4
 80070dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80070e4:	3302      	adds	r3, #2
 80070e6:	e7c7      	b.n	8007078 <_printf_common+0x58>
 80070e8:	2301      	movs	r3, #1
 80070ea:	4622      	mov	r2, r4
 80070ec:	4641      	mov	r1, r8
 80070ee:	4638      	mov	r0, r7
 80070f0:	47c8      	blx	r9
 80070f2:	3001      	adds	r0, #1
 80070f4:	d0e6      	beq.n	80070c4 <_printf_common+0xa4>
 80070f6:	3601      	adds	r6, #1
 80070f8:	e7d9      	b.n	80070ae <_printf_common+0x8e>
	...

080070fc <_printf_i>:
 80070fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007100:	7e0f      	ldrb	r7, [r1, #24]
 8007102:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007104:	2f78      	cmp	r7, #120	@ 0x78
 8007106:	4691      	mov	r9, r2
 8007108:	4680      	mov	r8, r0
 800710a:	460c      	mov	r4, r1
 800710c:	469a      	mov	sl, r3
 800710e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007112:	d807      	bhi.n	8007124 <_printf_i+0x28>
 8007114:	2f62      	cmp	r7, #98	@ 0x62
 8007116:	d80a      	bhi.n	800712e <_printf_i+0x32>
 8007118:	2f00      	cmp	r7, #0
 800711a:	f000 80d1 	beq.w	80072c0 <_printf_i+0x1c4>
 800711e:	2f58      	cmp	r7, #88	@ 0x58
 8007120:	f000 80b8 	beq.w	8007294 <_printf_i+0x198>
 8007124:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007128:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800712c:	e03a      	b.n	80071a4 <_printf_i+0xa8>
 800712e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007132:	2b15      	cmp	r3, #21
 8007134:	d8f6      	bhi.n	8007124 <_printf_i+0x28>
 8007136:	a101      	add	r1, pc, #4	@ (adr r1, 800713c <_printf_i+0x40>)
 8007138:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800713c:	08007195 	.word	0x08007195
 8007140:	080071a9 	.word	0x080071a9
 8007144:	08007125 	.word	0x08007125
 8007148:	08007125 	.word	0x08007125
 800714c:	08007125 	.word	0x08007125
 8007150:	08007125 	.word	0x08007125
 8007154:	080071a9 	.word	0x080071a9
 8007158:	08007125 	.word	0x08007125
 800715c:	08007125 	.word	0x08007125
 8007160:	08007125 	.word	0x08007125
 8007164:	08007125 	.word	0x08007125
 8007168:	080072a7 	.word	0x080072a7
 800716c:	080071d3 	.word	0x080071d3
 8007170:	08007261 	.word	0x08007261
 8007174:	08007125 	.word	0x08007125
 8007178:	08007125 	.word	0x08007125
 800717c:	080072c9 	.word	0x080072c9
 8007180:	08007125 	.word	0x08007125
 8007184:	080071d3 	.word	0x080071d3
 8007188:	08007125 	.word	0x08007125
 800718c:	08007125 	.word	0x08007125
 8007190:	08007269 	.word	0x08007269
 8007194:	6833      	ldr	r3, [r6, #0]
 8007196:	1d1a      	adds	r2, r3, #4
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6032      	str	r2, [r6, #0]
 800719c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071a4:	2301      	movs	r3, #1
 80071a6:	e09c      	b.n	80072e2 <_printf_i+0x1e6>
 80071a8:	6833      	ldr	r3, [r6, #0]
 80071aa:	6820      	ldr	r0, [r4, #0]
 80071ac:	1d19      	adds	r1, r3, #4
 80071ae:	6031      	str	r1, [r6, #0]
 80071b0:	0606      	lsls	r6, r0, #24
 80071b2:	d501      	bpl.n	80071b8 <_printf_i+0xbc>
 80071b4:	681d      	ldr	r5, [r3, #0]
 80071b6:	e003      	b.n	80071c0 <_printf_i+0xc4>
 80071b8:	0645      	lsls	r5, r0, #25
 80071ba:	d5fb      	bpl.n	80071b4 <_printf_i+0xb8>
 80071bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071c0:	2d00      	cmp	r5, #0
 80071c2:	da03      	bge.n	80071cc <_printf_i+0xd0>
 80071c4:	232d      	movs	r3, #45	@ 0x2d
 80071c6:	426d      	negs	r5, r5
 80071c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071cc:	4858      	ldr	r0, [pc, #352]	@ (8007330 <_printf_i+0x234>)
 80071ce:	230a      	movs	r3, #10
 80071d0:	e011      	b.n	80071f6 <_printf_i+0xfa>
 80071d2:	6821      	ldr	r1, [r4, #0]
 80071d4:	6833      	ldr	r3, [r6, #0]
 80071d6:	0608      	lsls	r0, r1, #24
 80071d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80071dc:	d402      	bmi.n	80071e4 <_printf_i+0xe8>
 80071de:	0649      	lsls	r1, r1, #25
 80071e0:	bf48      	it	mi
 80071e2:	b2ad      	uxthmi	r5, r5
 80071e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80071e6:	4852      	ldr	r0, [pc, #328]	@ (8007330 <_printf_i+0x234>)
 80071e8:	6033      	str	r3, [r6, #0]
 80071ea:	bf14      	ite	ne
 80071ec:	230a      	movne	r3, #10
 80071ee:	2308      	moveq	r3, #8
 80071f0:	2100      	movs	r1, #0
 80071f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80071f6:	6866      	ldr	r6, [r4, #4]
 80071f8:	60a6      	str	r6, [r4, #8]
 80071fa:	2e00      	cmp	r6, #0
 80071fc:	db05      	blt.n	800720a <_printf_i+0x10e>
 80071fe:	6821      	ldr	r1, [r4, #0]
 8007200:	432e      	orrs	r6, r5
 8007202:	f021 0104 	bic.w	r1, r1, #4
 8007206:	6021      	str	r1, [r4, #0]
 8007208:	d04b      	beq.n	80072a2 <_printf_i+0x1a6>
 800720a:	4616      	mov	r6, r2
 800720c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007210:	fb03 5711 	mls	r7, r3, r1, r5
 8007214:	5dc7      	ldrb	r7, [r0, r7]
 8007216:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800721a:	462f      	mov	r7, r5
 800721c:	42bb      	cmp	r3, r7
 800721e:	460d      	mov	r5, r1
 8007220:	d9f4      	bls.n	800720c <_printf_i+0x110>
 8007222:	2b08      	cmp	r3, #8
 8007224:	d10b      	bne.n	800723e <_printf_i+0x142>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	07df      	lsls	r7, r3, #31
 800722a:	d508      	bpl.n	800723e <_printf_i+0x142>
 800722c:	6923      	ldr	r3, [r4, #16]
 800722e:	6861      	ldr	r1, [r4, #4]
 8007230:	4299      	cmp	r1, r3
 8007232:	bfde      	ittt	le
 8007234:	2330      	movle	r3, #48	@ 0x30
 8007236:	f806 3c01 	strble.w	r3, [r6, #-1]
 800723a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800723e:	1b92      	subs	r2, r2, r6
 8007240:	6122      	str	r2, [r4, #16]
 8007242:	f8cd a000 	str.w	sl, [sp]
 8007246:	464b      	mov	r3, r9
 8007248:	aa03      	add	r2, sp, #12
 800724a:	4621      	mov	r1, r4
 800724c:	4640      	mov	r0, r8
 800724e:	f7ff fee7 	bl	8007020 <_printf_common>
 8007252:	3001      	adds	r0, #1
 8007254:	d14a      	bne.n	80072ec <_printf_i+0x1f0>
 8007256:	f04f 30ff 	mov.w	r0, #4294967295
 800725a:	b004      	add	sp, #16
 800725c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007260:	6823      	ldr	r3, [r4, #0]
 8007262:	f043 0320 	orr.w	r3, r3, #32
 8007266:	6023      	str	r3, [r4, #0]
 8007268:	4832      	ldr	r0, [pc, #200]	@ (8007334 <_printf_i+0x238>)
 800726a:	2778      	movs	r7, #120	@ 0x78
 800726c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	6831      	ldr	r1, [r6, #0]
 8007274:	061f      	lsls	r7, r3, #24
 8007276:	f851 5b04 	ldr.w	r5, [r1], #4
 800727a:	d402      	bmi.n	8007282 <_printf_i+0x186>
 800727c:	065f      	lsls	r7, r3, #25
 800727e:	bf48      	it	mi
 8007280:	b2ad      	uxthmi	r5, r5
 8007282:	6031      	str	r1, [r6, #0]
 8007284:	07d9      	lsls	r1, r3, #31
 8007286:	bf44      	itt	mi
 8007288:	f043 0320 	orrmi.w	r3, r3, #32
 800728c:	6023      	strmi	r3, [r4, #0]
 800728e:	b11d      	cbz	r5, 8007298 <_printf_i+0x19c>
 8007290:	2310      	movs	r3, #16
 8007292:	e7ad      	b.n	80071f0 <_printf_i+0xf4>
 8007294:	4826      	ldr	r0, [pc, #152]	@ (8007330 <_printf_i+0x234>)
 8007296:	e7e9      	b.n	800726c <_printf_i+0x170>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	f023 0320 	bic.w	r3, r3, #32
 800729e:	6023      	str	r3, [r4, #0]
 80072a0:	e7f6      	b.n	8007290 <_printf_i+0x194>
 80072a2:	4616      	mov	r6, r2
 80072a4:	e7bd      	b.n	8007222 <_printf_i+0x126>
 80072a6:	6833      	ldr	r3, [r6, #0]
 80072a8:	6825      	ldr	r5, [r4, #0]
 80072aa:	6961      	ldr	r1, [r4, #20]
 80072ac:	1d18      	adds	r0, r3, #4
 80072ae:	6030      	str	r0, [r6, #0]
 80072b0:	062e      	lsls	r6, r5, #24
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	d501      	bpl.n	80072ba <_printf_i+0x1be>
 80072b6:	6019      	str	r1, [r3, #0]
 80072b8:	e002      	b.n	80072c0 <_printf_i+0x1c4>
 80072ba:	0668      	lsls	r0, r5, #25
 80072bc:	d5fb      	bpl.n	80072b6 <_printf_i+0x1ba>
 80072be:	8019      	strh	r1, [r3, #0]
 80072c0:	2300      	movs	r3, #0
 80072c2:	6123      	str	r3, [r4, #16]
 80072c4:	4616      	mov	r6, r2
 80072c6:	e7bc      	b.n	8007242 <_printf_i+0x146>
 80072c8:	6833      	ldr	r3, [r6, #0]
 80072ca:	1d1a      	adds	r2, r3, #4
 80072cc:	6032      	str	r2, [r6, #0]
 80072ce:	681e      	ldr	r6, [r3, #0]
 80072d0:	6862      	ldr	r2, [r4, #4]
 80072d2:	2100      	movs	r1, #0
 80072d4:	4630      	mov	r0, r6
 80072d6:	f7f8 ff8b 	bl	80001f0 <memchr>
 80072da:	b108      	cbz	r0, 80072e0 <_printf_i+0x1e4>
 80072dc:	1b80      	subs	r0, r0, r6
 80072de:	6060      	str	r0, [r4, #4]
 80072e0:	6863      	ldr	r3, [r4, #4]
 80072e2:	6123      	str	r3, [r4, #16]
 80072e4:	2300      	movs	r3, #0
 80072e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ea:	e7aa      	b.n	8007242 <_printf_i+0x146>
 80072ec:	6923      	ldr	r3, [r4, #16]
 80072ee:	4632      	mov	r2, r6
 80072f0:	4649      	mov	r1, r9
 80072f2:	4640      	mov	r0, r8
 80072f4:	47d0      	blx	sl
 80072f6:	3001      	adds	r0, #1
 80072f8:	d0ad      	beq.n	8007256 <_printf_i+0x15a>
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	079b      	lsls	r3, r3, #30
 80072fe:	d413      	bmi.n	8007328 <_printf_i+0x22c>
 8007300:	68e0      	ldr	r0, [r4, #12]
 8007302:	9b03      	ldr	r3, [sp, #12]
 8007304:	4298      	cmp	r0, r3
 8007306:	bfb8      	it	lt
 8007308:	4618      	movlt	r0, r3
 800730a:	e7a6      	b.n	800725a <_printf_i+0x15e>
 800730c:	2301      	movs	r3, #1
 800730e:	4632      	mov	r2, r6
 8007310:	4649      	mov	r1, r9
 8007312:	4640      	mov	r0, r8
 8007314:	47d0      	blx	sl
 8007316:	3001      	adds	r0, #1
 8007318:	d09d      	beq.n	8007256 <_printf_i+0x15a>
 800731a:	3501      	adds	r5, #1
 800731c:	68e3      	ldr	r3, [r4, #12]
 800731e:	9903      	ldr	r1, [sp, #12]
 8007320:	1a5b      	subs	r3, r3, r1
 8007322:	42ab      	cmp	r3, r5
 8007324:	dcf2      	bgt.n	800730c <_printf_i+0x210>
 8007326:	e7eb      	b.n	8007300 <_printf_i+0x204>
 8007328:	2500      	movs	r5, #0
 800732a:	f104 0619 	add.w	r6, r4, #25
 800732e:	e7f5      	b.n	800731c <_printf_i+0x220>
 8007330:	0800ba38 	.word	0x0800ba38
 8007334:	0800ba49 	.word	0x0800ba49

08007338 <_scanf_float>:
 8007338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733c:	b087      	sub	sp, #28
 800733e:	4691      	mov	r9, r2
 8007340:	9303      	str	r3, [sp, #12]
 8007342:	688b      	ldr	r3, [r1, #8]
 8007344:	1e5a      	subs	r2, r3, #1
 8007346:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800734a:	bf81      	itttt	hi
 800734c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007350:	eb03 0b05 	addhi.w	fp, r3, r5
 8007354:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007358:	608b      	strhi	r3, [r1, #8]
 800735a:	680b      	ldr	r3, [r1, #0]
 800735c:	460a      	mov	r2, r1
 800735e:	f04f 0500 	mov.w	r5, #0
 8007362:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007366:	f842 3b1c 	str.w	r3, [r2], #28
 800736a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800736e:	4680      	mov	r8, r0
 8007370:	460c      	mov	r4, r1
 8007372:	bf98      	it	ls
 8007374:	f04f 0b00 	movls.w	fp, #0
 8007378:	9201      	str	r2, [sp, #4]
 800737a:	4616      	mov	r6, r2
 800737c:	46aa      	mov	sl, r5
 800737e:	462f      	mov	r7, r5
 8007380:	9502      	str	r5, [sp, #8]
 8007382:	68a2      	ldr	r2, [r4, #8]
 8007384:	b15a      	cbz	r2, 800739e <_scanf_float+0x66>
 8007386:	f8d9 3000 	ldr.w	r3, [r9]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	2b4e      	cmp	r3, #78	@ 0x4e
 800738e:	d863      	bhi.n	8007458 <_scanf_float+0x120>
 8007390:	2b40      	cmp	r3, #64	@ 0x40
 8007392:	d83b      	bhi.n	800740c <_scanf_float+0xd4>
 8007394:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007398:	b2c8      	uxtb	r0, r1
 800739a:	280e      	cmp	r0, #14
 800739c:	d939      	bls.n	8007412 <_scanf_float+0xda>
 800739e:	b11f      	cbz	r7, 80073a8 <_scanf_float+0x70>
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073a6:	6023      	str	r3, [r4, #0]
 80073a8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073ac:	f1ba 0f01 	cmp.w	sl, #1
 80073b0:	f200 8114 	bhi.w	80075dc <_scanf_float+0x2a4>
 80073b4:	9b01      	ldr	r3, [sp, #4]
 80073b6:	429e      	cmp	r6, r3
 80073b8:	f200 8105 	bhi.w	80075c6 <_scanf_float+0x28e>
 80073bc:	2001      	movs	r0, #1
 80073be:	b007      	add	sp, #28
 80073c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80073c8:	2a0d      	cmp	r2, #13
 80073ca:	d8e8      	bhi.n	800739e <_scanf_float+0x66>
 80073cc:	a101      	add	r1, pc, #4	@ (adr r1, 80073d4 <_scanf_float+0x9c>)
 80073ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80073d2:	bf00      	nop
 80073d4:	0800751d 	.word	0x0800751d
 80073d8:	0800739f 	.word	0x0800739f
 80073dc:	0800739f 	.word	0x0800739f
 80073e0:	0800739f 	.word	0x0800739f
 80073e4:	08007579 	.word	0x08007579
 80073e8:	08007553 	.word	0x08007553
 80073ec:	0800739f 	.word	0x0800739f
 80073f0:	0800739f 	.word	0x0800739f
 80073f4:	0800752b 	.word	0x0800752b
 80073f8:	0800739f 	.word	0x0800739f
 80073fc:	0800739f 	.word	0x0800739f
 8007400:	0800739f 	.word	0x0800739f
 8007404:	0800739f 	.word	0x0800739f
 8007408:	080074e7 	.word	0x080074e7
 800740c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007410:	e7da      	b.n	80073c8 <_scanf_float+0x90>
 8007412:	290e      	cmp	r1, #14
 8007414:	d8c3      	bhi.n	800739e <_scanf_float+0x66>
 8007416:	a001      	add	r0, pc, #4	@ (adr r0, 800741c <_scanf_float+0xe4>)
 8007418:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800741c:	080074d7 	.word	0x080074d7
 8007420:	0800739f 	.word	0x0800739f
 8007424:	080074d7 	.word	0x080074d7
 8007428:	08007567 	.word	0x08007567
 800742c:	0800739f 	.word	0x0800739f
 8007430:	08007479 	.word	0x08007479
 8007434:	080074bd 	.word	0x080074bd
 8007438:	080074bd 	.word	0x080074bd
 800743c:	080074bd 	.word	0x080074bd
 8007440:	080074bd 	.word	0x080074bd
 8007444:	080074bd 	.word	0x080074bd
 8007448:	080074bd 	.word	0x080074bd
 800744c:	080074bd 	.word	0x080074bd
 8007450:	080074bd 	.word	0x080074bd
 8007454:	080074bd 	.word	0x080074bd
 8007458:	2b6e      	cmp	r3, #110	@ 0x6e
 800745a:	d809      	bhi.n	8007470 <_scanf_float+0x138>
 800745c:	2b60      	cmp	r3, #96	@ 0x60
 800745e:	d8b1      	bhi.n	80073c4 <_scanf_float+0x8c>
 8007460:	2b54      	cmp	r3, #84	@ 0x54
 8007462:	d07b      	beq.n	800755c <_scanf_float+0x224>
 8007464:	2b59      	cmp	r3, #89	@ 0x59
 8007466:	d19a      	bne.n	800739e <_scanf_float+0x66>
 8007468:	2d07      	cmp	r5, #7
 800746a:	d198      	bne.n	800739e <_scanf_float+0x66>
 800746c:	2508      	movs	r5, #8
 800746e:	e02f      	b.n	80074d0 <_scanf_float+0x198>
 8007470:	2b74      	cmp	r3, #116	@ 0x74
 8007472:	d073      	beq.n	800755c <_scanf_float+0x224>
 8007474:	2b79      	cmp	r3, #121	@ 0x79
 8007476:	e7f6      	b.n	8007466 <_scanf_float+0x12e>
 8007478:	6821      	ldr	r1, [r4, #0]
 800747a:	05c8      	lsls	r0, r1, #23
 800747c:	d51e      	bpl.n	80074bc <_scanf_float+0x184>
 800747e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007482:	6021      	str	r1, [r4, #0]
 8007484:	3701      	adds	r7, #1
 8007486:	f1bb 0f00 	cmp.w	fp, #0
 800748a:	d003      	beq.n	8007494 <_scanf_float+0x15c>
 800748c:	3201      	adds	r2, #1
 800748e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007492:	60a2      	str	r2, [r4, #8]
 8007494:	68a3      	ldr	r3, [r4, #8]
 8007496:	3b01      	subs	r3, #1
 8007498:	60a3      	str	r3, [r4, #8]
 800749a:	6923      	ldr	r3, [r4, #16]
 800749c:	3301      	adds	r3, #1
 800749e:	6123      	str	r3, [r4, #16]
 80074a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f8c9 3004 	str.w	r3, [r9, #4]
 80074ac:	f340 8082 	ble.w	80075b4 <_scanf_float+0x27c>
 80074b0:	f8d9 3000 	ldr.w	r3, [r9]
 80074b4:	3301      	adds	r3, #1
 80074b6:	f8c9 3000 	str.w	r3, [r9]
 80074ba:	e762      	b.n	8007382 <_scanf_float+0x4a>
 80074bc:	eb1a 0105 	adds.w	r1, sl, r5
 80074c0:	f47f af6d 	bne.w	800739e <_scanf_float+0x66>
 80074c4:	6822      	ldr	r2, [r4, #0]
 80074c6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80074ca:	6022      	str	r2, [r4, #0]
 80074cc:	460d      	mov	r5, r1
 80074ce:	468a      	mov	sl, r1
 80074d0:	f806 3b01 	strb.w	r3, [r6], #1
 80074d4:	e7de      	b.n	8007494 <_scanf_float+0x15c>
 80074d6:	6822      	ldr	r2, [r4, #0]
 80074d8:	0610      	lsls	r0, r2, #24
 80074da:	f57f af60 	bpl.w	800739e <_scanf_float+0x66>
 80074de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074e2:	6022      	str	r2, [r4, #0]
 80074e4:	e7f4      	b.n	80074d0 <_scanf_float+0x198>
 80074e6:	f1ba 0f00 	cmp.w	sl, #0
 80074ea:	d10c      	bne.n	8007506 <_scanf_float+0x1ce>
 80074ec:	b977      	cbnz	r7, 800750c <_scanf_float+0x1d4>
 80074ee:	6822      	ldr	r2, [r4, #0]
 80074f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80074f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80074f8:	d108      	bne.n	800750c <_scanf_float+0x1d4>
 80074fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80074fe:	6022      	str	r2, [r4, #0]
 8007500:	f04f 0a01 	mov.w	sl, #1
 8007504:	e7e4      	b.n	80074d0 <_scanf_float+0x198>
 8007506:	f1ba 0f02 	cmp.w	sl, #2
 800750a:	d050      	beq.n	80075ae <_scanf_float+0x276>
 800750c:	2d01      	cmp	r5, #1
 800750e:	d002      	beq.n	8007516 <_scanf_float+0x1de>
 8007510:	2d04      	cmp	r5, #4
 8007512:	f47f af44 	bne.w	800739e <_scanf_float+0x66>
 8007516:	3501      	adds	r5, #1
 8007518:	b2ed      	uxtb	r5, r5
 800751a:	e7d9      	b.n	80074d0 <_scanf_float+0x198>
 800751c:	f1ba 0f01 	cmp.w	sl, #1
 8007520:	f47f af3d 	bne.w	800739e <_scanf_float+0x66>
 8007524:	f04f 0a02 	mov.w	sl, #2
 8007528:	e7d2      	b.n	80074d0 <_scanf_float+0x198>
 800752a:	b975      	cbnz	r5, 800754a <_scanf_float+0x212>
 800752c:	2f00      	cmp	r7, #0
 800752e:	f47f af37 	bne.w	80073a0 <_scanf_float+0x68>
 8007532:	6822      	ldr	r2, [r4, #0]
 8007534:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007538:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800753c:	f040 8103 	bne.w	8007746 <_scanf_float+0x40e>
 8007540:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007544:	6022      	str	r2, [r4, #0]
 8007546:	2501      	movs	r5, #1
 8007548:	e7c2      	b.n	80074d0 <_scanf_float+0x198>
 800754a:	2d03      	cmp	r5, #3
 800754c:	d0e3      	beq.n	8007516 <_scanf_float+0x1de>
 800754e:	2d05      	cmp	r5, #5
 8007550:	e7df      	b.n	8007512 <_scanf_float+0x1da>
 8007552:	2d02      	cmp	r5, #2
 8007554:	f47f af23 	bne.w	800739e <_scanf_float+0x66>
 8007558:	2503      	movs	r5, #3
 800755a:	e7b9      	b.n	80074d0 <_scanf_float+0x198>
 800755c:	2d06      	cmp	r5, #6
 800755e:	f47f af1e 	bne.w	800739e <_scanf_float+0x66>
 8007562:	2507      	movs	r5, #7
 8007564:	e7b4      	b.n	80074d0 <_scanf_float+0x198>
 8007566:	6822      	ldr	r2, [r4, #0]
 8007568:	0591      	lsls	r1, r2, #22
 800756a:	f57f af18 	bpl.w	800739e <_scanf_float+0x66>
 800756e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007572:	6022      	str	r2, [r4, #0]
 8007574:	9702      	str	r7, [sp, #8]
 8007576:	e7ab      	b.n	80074d0 <_scanf_float+0x198>
 8007578:	6822      	ldr	r2, [r4, #0]
 800757a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800757e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007582:	d005      	beq.n	8007590 <_scanf_float+0x258>
 8007584:	0550      	lsls	r0, r2, #21
 8007586:	f57f af0a 	bpl.w	800739e <_scanf_float+0x66>
 800758a:	2f00      	cmp	r7, #0
 800758c:	f000 80db 	beq.w	8007746 <_scanf_float+0x40e>
 8007590:	0591      	lsls	r1, r2, #22
 8007592:	bf58      	it	pl
 8007594:	9902      	ldrpl	r1, [sp, #8]
 8007596:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800759a:	bf58      	it	pl
 800759c:	1a79      	subpl	r1, r7, r1
 800759e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80075a2:	bf58      	it	pl
 80075a4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80075a8:	6022      	str	r2, [r4, #0]
 80075aa:	2700      	movs	r7, #0
 80075ac:	e790      	b.n	80074d0 <_scanf_float+0x198>
 80075ae:	f04f 0a03 	mov.w	sl, #3
 80075b2:	e78d      	b.n	80074d0 <_scanf_float+0x198>
 80075b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80075b8:	4649      	mov	r1, r9
 80075ba:	4640      	mov	r0, r8
 80075bc:	4798      	blx	r3
 80075be:	2800      	cmp	r0, #0
 80075c0:	f43f aedf 	beq.w	8007382 <_scanf_float+0x4a>
 80075c4:	e6eb      	b.n	800739e <_scanf_float+0x66>
 80075c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075ce:	464a      	mov	r2, r9
 80075d0:	4640      	mov	r0, r8
 80075d2:	4798      	blx	r3
 80075d4:	6923      	ldr	r3, [r4, #16]
 80075d6:	3b01      	subs	r3, #1
 80075d8:	6123      	str	r3, [r4, #16]
 80075da:	e6eb      	b.n	80073b4 <_scanf_float+0x7c>
 80075dc:	1e6b      	subs	r3, r5, #1
 80075de:	2b06      	cmp	r3, #6
 80075e0:	d824      	bhi.n	800762c <_scanf_float+0x2f4>
 80075e2:	2d02      	cmp	r5, #2
 80075e4:	d836      	bhi.n	8007654 <_scanf_float+0x31c>
 80075e6:	9b01      	ldr	r3, [sp, #4]
 80075e8:	429e      	cmp	r6, r3
 80075ea:	f67f aee7 	bls.w	80073bc <_scanf_float+0x84>
 80075ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075f6:	464a      	mov	r2, r9
 80075f8:	4640      	mov	r0, r8
 80075fa:	4798      	blx	r3
 80075fc:	6923      	ldr	r3, [r4, #16]
 80075fe:	3b01      	subs	r3, #1
 8007600:	6123      	str	r3, [r4, #16]
 8007602:	e7f0      	b.n	80075e6 <_scanf_float+0x2ae>
 8007604:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007608:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800760c:	464a      	mov	r2, r9
 800760e:	4640      	mov	r0, r8
 8007610:	4798      	blx	r3
 8007612:	6923      	ldr	r3, [r4, #16]
 8007614:	3b01      	subs	r3, #1
 8007616:	6123      	str	r3, [r4, #16]
 8007618:	f10a 3aff 	add.w	sl, sl, #4294967295
 800761c:	fa5f fa8a 	uxtb.w	sl, sl
 8007620:	f1ba 0f02 	cmp.w	sl, #2
 8007624:	d1ee      	bne.n	8007604 <_scanf_float+0x2cc>
 8007626:	3d03      	subs	r5, #3
 8007628:	b2ed      	uxtb	r5, r5
 800762a:	1b76      	subs	r6, r6, r5
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	05da      	lsls	r2, r3, #23
 8007630:	d530      	bpl.n	8007694 <_scanf_float+0x35c>
 8007632:	055b      	lsls	r3, r3, #21
 8007634:	d511      	bpl.n	800765a <_scanf_float+0x322>
 8007636:	9b01      	ldr	r3, [sp, #4]
 8007638:	429e      	cmp	r6, r3
 800763a:	f67f aebf 	bls.w	80073bc <_scanf_float+0x84>
 800763e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007642:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007646:	464a      	mov	r2, r9
 8007648:	4640      	mov	r0, r8
 800764a:	4798      	blx	r3
 800764c:	6923      	ldr	r3, [r4, #16]
 800764e:	3b01      	subs	r3, #1
 8007650:	6123      	str	r3, [r4, #16]
 8007652:	e7f0      	b.n	8007636 <_scanf_float+0x2fe>
 8007654:	46aa      	mov	sl, r5
 8007656:	46b3      	mov	fp, r6
 8007658:	e7de      	b.n	8007618 <_scanf_float+0x2e0>
 800765a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800765e:	6923      	ldr	r3, [r4, #16]
 8007660:	2965      	cmp	r1, #101	@ 0x65
 8007662:	f103 33ff 	add.w	r3, r3, #4294967295
 8007666:	f106 35ff 	add.w	r5, r6, #4294967295
 800766a:	6123      	str	r3, [r4, #16]
 800766c:	d00c      	beq.n	8007688 <_scanf_float+0x350>
 800766e:	2945      	cmp	r1, #69	@ 0x45
 8007670:	d00a      	beq.n	8007688 <_scanf_float+0x350>
 8007672:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007676:	464a      	mov	r2, r9
 8007678:	4640      	mov	r0, r8
 800767a:	4798      	blx	r3
 800767c:	6923      	ldr	r3, [r4, #16]
 800767e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007682:	3b01      	subs	r3, #1
 8007684:	1eb5      	subs	r5, r6, #2
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800768c:	464a      	mov	r2, r9
 800768e:	4640      	mov	r0, r8
 8007690:	4798      	blx	r3
 8007692:	462e      	mov	r6, r5
 8007694:	6822      	ldr	r2, [r4, #0]
 8007696:	f012 0210 	ands.w	r2, r2, #16
 800769a:	d001      	beq.n	80076a0 <_scanf_float+0x368>
 800769c:	2000      	movs	r0, #0
 800769e:	e68e      	b.n	80073be <_scanf_float+0x86>
 80076a0:	7032      	strb	r2, [r6, #0]
 80076a2:	6823      	ldr	r3, [r4, #0]
 80076a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80076a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ac:	d125      	bne.n	80076fa <_scanf_float+0x3c2>
 80076ae:	9b02      	ldr	r3, [sp, #8]
 80076b0:	429f      	cmp	r7, r3
 80076b2:	d00a      	beq.n	80076ca <_scanf_float+0x392>
 80076b4:	1bda      	subs	r2, r3, r7
 80076b6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80076ba:	429e      	cmp	r6, r3
 80076bc:	bf28      	it	cs
 80076be:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80076c2:	4922      	ldr	r1, [pc, #136]	@ (800774c <_scanf_float+0x414>)
 80076c4:	4630      	mov	r0, r6
 80076c6:	f000 f907 	bl	80078d8 <siprintf>
 80076ca:	9901      	ldr	r1, [sp, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	4640      	mov	r0, r8
 80076d0:	f002 fc36 	bl	8009f40 <_strtod_r>
 80076d4:	9b03      	ldr	r3, [sp, #12]
 80076d6:	6821      	ldr	r1, [r4, #0]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f011 0f02 	tst.w	r1, #2
 80076de:	ec57 6b10 	vmov	r6, r7, d0
 80076e2:	f103 0204 	add.w	r2, r3, #4
 80076e6:	d015      	beq.n	8007714 <_scanf_float+0x3dc>
 80076e8:	9903      	ldr	r1, [sp, #12]
 80076ea:	600a      	str	r2, [r1, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	e9c3 6700 	strd	r6, r7, [r3]
 80076f2:	68e3      	ldr	r3, [r4, #12]
 80076f4:	3301      	adds	r3, #1
 80076f6:	60e3      	str	r3, [r4, #12]
 80076f8:	e7d0      	b.n	800769c <_scanf_float+0x364>
 80076fa:	9b04      	ldr	r3, [sp, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d0e4      	beq.n	80076ca <_scanf_float+0x392>
 8007700:	9905      	ldr	r1, [sp, #20]
 8007702:	230a      	movs	r3, #10
 8007704:	3101      	adds	r1, #1
 8007706:	4640      	mov	r0, r8
 8007708:	f002 fc9a 	bl	800a040 <_strtol_r>
 800770c:	9b04      	ldr	r3, [sp, #16]
 800770e:	9e05      	ldr	r6, [sp, #20]
 8007710:	1ac2      	subs	r2, r0, r3
 8007712:	e7d0      	b.n	80076b6 <_scanf_float+0x37e>
 8007714:	f011 0f04 	tst.w	r1, #4
 8007718:	9903      	ldr	r1, [sp, #12]
 800771a:	600a      	str	r2, [r1, #0]
 800771c:	d1e6      	bne.n	80076ec <_scanf_float+0x3b4>
 800771e:	681d      	ldr	r5, [r3, #0]
 8007720:	4632      	mov	r2, r6
 8007722:	463b      	mov	r3, r7
 8007724:	4630      	mov	r0, r6
 8007726:	4639      	mov	r1, r7
 8007728:	f7f9 fa10 	bl	8000b4c <__aeabi_dcmpun>
 800772c:	b128      	cbz	r0, 800773a <_scanf_float+0x402>
 800772e:	4808      	ldr	r0, [pc, #32]	@ (8007750 <_scanf_float+0x418>)
 8007730:	f000 f9fc 	bl	8007b2c <nanf>
 8007734:	ed85 0a00 	vstr	s0, [r5]
 8007738:	e7db      	b.n	80076f2 <_scanf_float+0x3ba>
 800773a:	4630      	mov	r0, r6
 800773c:	4639      	mov	r1, r7
 800773e:	f7f9 fa63 	bl	8000c08 <__aeabi_d2f>
 8007742:	6028      	str	r0, [r5, #0]
 8007744:	e7d5      	b.n	80076f2 <_scanf_float+0x3ba>
 8007746:	2700      	movs	r7, #0
 8007748:	e62e      	b.n	80073a8 <_scanf_float+0x70>
 800774a:	bf00      	nop
 800774c:	0800ba5a 	.word	0x0800ba5a
 8007750:	0800bbb6 	.word	0x0800bbb6

08007754 <std>:
 8007754:	2300      	movs	r3, #0
 8007756:	b510      	push	{r4, lr}
 8007758:	4604      	mov	r4, r0
 800775a:	e9c0 3300 	strd	r3, r3, [r0]
 800775e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007762:	6083      	str	r3, [r0, #8]
 8007764:	8181      	strh	r1, [r0, #12]
 8007766:	6643      	str	r3, [r0, #100]	@ 0x64
 8007768:	81c2      	strh	r2, [r0, #14]
 800776a:	6183      	str	r3, [r0, #24]
 800776c:	4619      	mov	r1, r3
 800776e:	2208      	movs	r2, #8
 8007770:	305c      	adds	r0, #92	@ 0x5c
 8007772:	f000 f944 	bl	80079fe <memset>
 8007776:	4b0d      	ldr	r3, [pc, #52]	@ (80077ac <std+0x58>)
 8007778:	6263      	str	r3, [r4, #36]	@ 0x24
 800777a:	4b0d      	ldr	r3, [pc, #52]	@ (80077b0 <std+0x5c>)
 800777c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800777e:	4b0d      	ldr	r3, [pc, #52]	@ (80077b4 <std+0x60>)
 8007780:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007782:	4b0d      	ldr	r3, [pc, #52]	@ (80077b8 <std+0x64>)
 8007784:	6323      	str	r3, [r4, #48]	@ 0x30
 8007786:	4b0d      	ldr	r3, [pc, #52]	@ (80077bc <std+0x68>)
 8007788:	6224      	str	r4, [r4, #32]
 800778a:	429c      	cmp	r4, r3
 800778c:	d006      	beq.n	800779c <std+0x48>
 800778e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007792:	4294      	cmp	r4, r2
 8007794:	d002      	beq.n	800779c <std+0x48>
 8007796:	33d0      	adds	r3, #208	@ 0xd0
 8007798:	429c      	cmp	r4, r3
 800779a:	d105      	bne.n	80077a8 <std+0x54>
 800779c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077a4:	f000 b9a8 	b.w	8007af8 <__retarget_lock_init_recursive>
 80077a8:	bd10      	pop	{r4, pc}
 80077aa:	bf00      	nop
 80077ac:	08007975 	.word	0x08007975
 80077b0:	0800799b 	.word	0x0800799b
 80077b4:	080079d3 	.word	0x080079d3
 80077b8:	080079f7 	.word	0x080079f7
 80077bc:	20000a20 	.word	0x20000a20

080077c0 <stdio_exit_handler>:
 80077c0:	4a02      	ldr	r2, [pc, #8]	@ (80077cc <stdio_exit_handler+0xc>)
 80077c2:	4903      	ldr	r1, [pc, #12]	@ (80077d0 <stdio_exit_handler+0x10>)
 80077c4:	4803      	ldr	r0, [pc, #12]	@ (80077d4 <stdio_exit_handler+0x14>)
 80077c6:	f000 b869 	b.w	800789c <_fwalk_sglue>
 80077ca:	bf00      	nop
 80077cc:	2000000c 	.word	0x2000000c
 80077d0:	0800aa39 	.word	0x0800aa39
 80077d4:	2000001c 	.word	0x2000001c

080077d8 <cleanup_stdio>:
 80077d8:	6841      	ldr	r1, [r0, #4]
 80077da:	4b0c      	ldr	r3, [pc, #48]	@ (800780c <cleanup_stdio+0x34>)
 80077dc:	4299      	cmp	r1, r3
 80077de:	b510      	push	{r4, lr}
 80077e0:	4604      	mov	r4, r0
 80077e2:	d001      	beq.n	80077e8 <cleanup_stdio+0x10>
 80077e4:	f003 f928 	bl	800aa38 <_fflush_r>
 80077e8:	68a1      	ldr	r1, [r4, #8]
 80077ea:	4b09      	ldr	r3, [pc, #36]	@ (8007810 <cleanup_stdio+0x38>)
 80077ec:	4299      	cmp	r1, r3
 80077ee:	d002      	beq.n	80077f6 <cleanup_stdio+0x1e>
 80077f0:	4620      	mov	r0, r4
 80077f2:	f003 f921 	bl	800aa38 <_fflush_r>
 80077f6:	68e1      	ldr	r1, [r4, #12]
 80077f8:	4b06      	ldr	r3, [pc, #24]	@ (8007814 <cleanup_stdio+0x3c>)
 80077fa:	4299      	cmp	r1, r3
 80077fc:	d004      	beq.n	8007808 <cleanup_stdio+0x30>
 80077fe:	4620      	mov	r0, r4
 8007800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007804:	f003 b918 	b.w	800aa38 <_fflush_r>
 8007808:	bd10      	pop	{r4, pc}
 800780a:	bf00      	nop
 800780c:	20000a20 	.word	0x20000a20
 8007810:	20000a88 	.word	0x20000a88
 8007814:	20000af0 	.word	0x20000af0

08007818 <global_stdio_init.part.0>:
 8007818:	b510      	push	{r4, lr}
 800781a:	4b0b      	ldr	r3, [pc, #44]	@ (8007848 <global_stdio_init.part.0+0x30>)
 800781c:	4c0b      	ldr	r4, [pc, #44]	@ (800784c <global_stdio_init.part.0+0x34>)
 800781e:	4a0c      	ldr	r2, [pc, #48]	@ (8007850 <global_stdio_init.part.0+0x38>)
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	4620      	mov	r0, r4
 8007824:	2200      	movs	r2, #0
 8007826:	2104      	movs	r1, #4
 8007828:	f7ff ff94 	bl	8007754 <std>
 800782c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007830:	2201      	movs	r2, #1
 8007832:	2109      	movs	r1, #9
 8007834:	f7ff ff8e 	bl	8007754 <std>
 8007838:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800783c:	2202      	movs	r2, #2
 800783e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007842:	2112      	movs	r1, #18
 8007844:	f7ff bf86 	b.w	8007754 <std>
 8007848:	20000b58 	.word	0x20000b58
 800784c:	20000a20 	.word	0x20000a20
 8007850:	080077c1 	.word	0x080077c1

08007854 <__sfp_lock_acquire>:
 8007854:	4801      	ldr	r0, [pc, #4]	@ (800785c <__sfp_lock_acquire+0x8>)
 8007856:	f000 b950 	b.w	8007afa <__retarget_lock_acquire_recursive>
 800785a:	bf00      	nop
 800785c:	20000b61 	.word	0x20000b61

08007860 <__sfp_lock_release>:
 8007860:	4801      	ldr	r0, [pc, #4]	@ (8007868 <__sfp_lock_release+0x8>)
 8007862:	f000 b94b 	b.w	8007afc <__retarget_lock_release_recursive>
 8007866:	bf00      	nop
 8007868:	20000b61 	.word	0x20000b61

0800786c <__sinit>:
 800786c:	b510      	push	{r4, lr}
 800786e:	4604      	mov	r4, r0
 8007870:	f7ff fff0 	bl	8007854 <__sfp_lock_acquire>
 8007874:	6a23      	ldr	r3, [r4, #32]
 8007876:	b11b      	cbz	r3, 8007880 <__sinit+0x14>
 8007878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800787c:	f7ff bff0 	b.w	8007860 <__sfp_lock_release>
 8007880:	4b04      	ldr	r3, [pc, #16]	@ (8007894 <__sinit+0x28>)
 8007882:	6223      	str	r3, [r4, #32]
 8007884:	4b04      	ldr	r3, [pc, #16]	@ (8007898 <__sinit+0x2c>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1f5      	bne.n	8007878 <__sinit+0xc>
 800788c:	f7ff ffc4 	bl	8007818 <global_stdio_init.part.0>
 8007890:	e7f2      	b.n	8007878 <__sinit+0xc>
 8007892:	bf00      	nop
 8007894:	080077d9 	.word	0x080077d9
 8007898:	20000b58 	.word	0x20000b58

0800789c <_fwalk_sglue>:
 800789c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078a0:	4607      	mov	r7, r0
 80078a2:	4688      	mov	r8, r1
 80078a4:	4614      	mov	r4, r2
 80078a6:	2600      	movs	r6, #0
 80078a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078ac:	f1b9 0901 	subs.w	r9, r9, #1
 80078b0:	d505      	bpl.n	80078be <_fwalk_sglue+0x22>
 80078b2:	6824      	ldr	r4, [r4, #0]
 80078b4:	2c00      	cmp	r4, #0
 80078b6:	d1f7      	bne.n	80078a8 <_fwalk_sglue+0xc>
 80078b8:	4630      	mov	r0, r6
 80078ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078be:	89ab      	ldrh	r3, [r5, #12]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d907      	bls.n	80078d4 <_fwalk_sglue+0x38>
 80078c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078c8:	3301      	adds	r3, #1
 80078ca:	d003      	beq.n	80078d4 <_fwalk_sglue+0x38>
 80078cc:	4629      	mov	r1, r5
 80078ce:	4638      	mov	r0, r7
 80078d0:	47c0      	blx	r8
 80078d2:	4306      	orrs	r6, r0
 80078d4:	3568      	adds	r5, #104	@ 0x68
 80078d6:	e7e9      	b.n	80078ac <_fwalk_sglue+0x10>

080078d8 <siprintf>:
 80078d8:	b40e      	push	{r1, r2, r3}
 80078da:	b510      	push	{r4, lr}
 80078dc:	b09d      	sub	sp, #116	@ 0x74
 80078de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80078e0:	9002      	str	r0, [sp, #8]
 80078e2:	9006      	str	r0, [sp, #24]
 80078e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80078e8:	480a      	ldr	r0, [pc, #40]	@ (8007914 <siprintf+0x3c>)
 80078ea:	9107      	str	r1, [sp, #28]
 80078ec:	9104      	str	r1, [sp, #16]
 80078ee:	490a      	ldr	r1, [pc, #40]	@ (8007918 <siprintf+0x40>)
 80078f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80078f4:	9105      	str	r1, [sp, #20]
 80078f6:	2400      	movs	r4, #0
 80078f8:	a902      	add	r1, sp, #8
 80078fa:	6800      	ldr	r0, [r0, #0]
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007900:	f002 fbfc 	bl	800a0fc <_svfiprintf_r>
 8007904:	9b02      	ldr	r3, [sp, #8]
 8007906:	701c      	strb	r4, [r3, #0]
 8007908:	b01d      	add	sp, #116	@ 0x74
 800790a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800790e:	b003      	add	sp, #12
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	20000018 	.word	0x20000018
 8007918:	ffff0208 	.word	0xffff0208

0800791c <siscanf>:
 800791c:	b40e      	push	{r1, r2, r3}
 800791e:	b570      	push	{r4, r5, r6, lr}
 8007920:	b09d      	sub	sp, #116	@ 0x74
 8007922:	ac21      	add	r4, sp, #132	@ 0x84
 8007924:	2500      	movs	r5, #0
 8007926:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800792a:	f854 6b04 	ldr.w	r6, [r4], #4
 800792e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007932:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007934:	9002      	str	r0, [sp, #8]
 8007936:	9006      	str	r0, [sp, #24]
 8007938:	f7f8 fcaa 	bl	8000290 <strlen>
 800793c:	4b0b      	ldr	r3, [pc, #44]	@ (800796c <siscanf+0x50>)
 800793e:	9003      	str	r0, [sp, #12]
 8007940:	9007      	str	r0, [sp, #28]
 8007942:	480b      	ldr	r0, [pc, #44]	@ (8007970 <siscanf+0x54>)
 8007944:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007946:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800794a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800794e:	4632      	mov	r2, r6
 8007950:	4623      	mov	r3, r4
 8007952:	a902      	add	r1, sp, #8
 8007954:	6800      	ldr	r0, [r0, #0]
 8007956:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007958:	9514      	str	r5, [sp, #80]	@ 0x50
 800795a:	9401      	str	r4, [sp, #4]
 800795c:	f002 fd24 	bl	800a3a8 <__ssvfiscanf_r>
 8007960:	b01d      	add	sp, #116	@ 0x74
 8007962:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007966:	b003      	add	sp, #12
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	08007997 	.word	0x08007997
 8007970:	20000018 	.word	0x20000018

08007974 <__sread>:
 8007974:	b510      	push	{r4, lr}
 8007976:	460c      	mov	r4, r1
 8007978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797c:	f000 f86e 	bl	8007a5c <_read_r>
 8007980:	2800      	cmp	r0, #0
 8007982:	bfab      	itete	ge
 8007984:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007986:	89a3      	ldrhlt	r3, [r4, #12]
 8007988:	181b      	addge	r3, r3, r0
 800798a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800798e:	bfac      	ite	ge
 8007990:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007992:	81a3      	strhlt	r3, [r4, #12]
 8007994:	bd10      	pop	{r4, pc}

08007996 <__seofread>:
 8007996:	2000      	movs	r0, #0
 8007998:	4770      	bx	lr

0800799a <__swrite>:
 800799a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800799e:	461f      	mov	r7, r3
 80079a0:	898b      	ldrh	r3, [r1, #12]
 80079a2:	05db      	lsls	r3, r3, #23
 80079a4:	4605      	mov	r5, r0
 80079a6:	460c      	mov	r4, r1
 80079a8:	4616      	mov	r6, r2
 80079aa:	d505      	bpl.n	80079b8 <__swrite+0x1e>
 80079ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b0:	2302      	movs	r3, #2
 80079b2:	2200      	movs	r2, #0
 80079b4:	f000 f840 	bl	8007a38 <_lseek_r>
 80079b8:	89a3      	ldrh	r3, [r4, #12]
 80079ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079c2:	81a3      	strh	r3, [r4, #12]
 80079c4:	4632      	mov	r2, r6
 80079c6:	463b      	mov	r3, r7
 80079c8:	4628      	mov	r0, r5
 80079ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ce:	f000 b857 	b.w	8007a80 <_write_r>

080079d2 <__sseek>:
 80079d2:	b510      	push	{r4, lr}
 80079d4:	460c      	mov	r4, r1
 80079d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079da:	f000 f82d 	bl	8007a38 <_lseek_r>
 80079de:	1c43      	adds	r3, r0, #1
 80079e0:	89a3      	ldrh	r3, [r4, #12]
 80079e2:	bf15      	itete	ne
 80079e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80079e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80079ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80079ee:	81a3      	strheq	r3, [r4, #12]
 80079f0:	bf18      	it	ne
 80079f2:	81a3      	strhne	r3, [r4, #12]
 80079f4:	bd10      	pop	{r4, pc}

080079f6 <__sclose>:
 80079f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079fa:	f000 b80d 	b.w	8007a18 <_close_r>

080079fe <memset>:
 80079fe:	4402      	add	r2, r0
 8007a00:	4603      	mov	r3, r0
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d100      	bne.n	8007a08 <memset+0xa>
 8007a06:	4770      	bx	lr
 8007a08:	f803 1b01 	strb.w	r1, [r3], #1
 8007a0c:	e7f9      	b.n	8007a02 <memset+0x4>
	...

08007a10 <_localeconv_r>:
 8007a10:	4800      	ldr	r0, [pc, #0]	@ (8007a14 <_localeconv_r+0x4>)
 8007a12:	4770      	bx	lr
 8007a14:	20000158 	.word	0x20000158

08007a18 <_close_r>:
 8007a18:	b538      	push	{r3, r4, r5, lr}
 8007a1a:	4d06      	ldr	r5, [pc, #24]	@ (8007a34 <_close_r+0x1c>)
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	4604      	mov	r4, r0
 8007a20:	4608      	mov	r0, r1
 8007a22:	602b      	str	r3, [r5, #0]
 8007a24:	f7fa fc4a 	bl	80022bc <_close>
 8007a28:	1c43      	adds	r3, r0, #1
 8007a2a:	d102      	bne.n	8007a32 <_close_r+0x1a>
 8007a2c:	682b      	ldr	r3, [r5, #0]
 8007a2e:	b103      	cbz	r3, 8007a32 <_close_r+0x1a>
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	bd38      	pop	{r3, r4, r5, pc}
 8007a34:	20000b5c 	.word	0x20000b5c

08007a38 <_lseek_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d07      	ldr	r5, [pc, #28]	@ (8007a58 <_lseek_r+0x20>)
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	4608      	mov	r0, r1
 8007a40:	4611      	mov	r1, r2
 8007a42:	2200      	movs	r2, #0
 8007a44:	602a      	str	r2, [r5, #0]
 8007a46:	461a      	mov	r2, r3
 8007a48:	f7fa fc5f 	bl	800230a <_lseek>
 8007a4c:	1c43      	adds	r3, r0, #1
 8007a4e:	d102      	bne.n	8007a56 <_lseek_r+0x1e>
 8007a50:	682b      	ldr	r3, [r5, #0]
 8007a52:	b103      	cbz	r3, 8007a56 <_lseek_r+0x1e>
 8007a54:	6023      	str	r3, [r4, #0]
 8007a56:	bd38      	pop	{r3, r4, r5, pc}
 8007a58:	20000b5c 	.word	0x20000b5c

08007a5c <_read_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	4d07      	ldr	r5, [pc, #28]	@ (8007a7c <_read_r+0x20>)
 8007a60:	4604      	mov	r4, r0
 8007a62:	4608      	mov	r0, r1
 8007a64:	4611      	mov	r1, r2
 8007a66:	2200      	movs	r2, #0
 8007a68:	602a      	str	r2, [r5, #0]
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	f7fa fbed 	bl	800224a <_read>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_read_r+0x1e>
 8007a74:	682b      	ldr	r3, [r5, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_read_r+0x1e>
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	20000b5c 	.word	0x20000b5c

08007a80 <_write_r>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4d07      	ldr	r5, [pc, #28]	@ (8007aa0 <_write_r+0x20>)
 8007a84:	4604      	mov	r4, r0
 8007a86:	4608      	mov	r0, r1
 8007a88:	4611      	mov	r1, r2
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	602a      	str	r2, [r5, #0]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f7fa fbf8 	bl	8002284 <_write>
 8007a94:	1c43      	adds	r3, r0, #1
 8007a96:	d102      	bne.n	8007a9e <_write_r+0x1e>
 8007a98:	682b      	ldr	r3, [r5, #0]
 8007a9a:	b103      	cbz	r3, 8007a9e <_write_r+0x1e>
 8007a9c:	6023      	str	r3, [r4, #0]
 8007a9e:	bd38      	pop	{r3, r4, r5, pc}
 8007aa0:	20000b5c 	.word	0x20000b5c

08007aa4 <__errno>:
 8007aa4:	4b01      	ldr	r3, [pc, #4]	@ (8007aac <__errno+0x8>)
 8007aa6:	6818      	ldr	r0, [r3, #0]
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20000018 	.word	0x20000018

08007ab0 <__libc_init_array>:
 8007ab0:	b570      	push	{r4, r5, r6, lr}
 8007ab2:	4d0d      	ldr	r5, [pc, #52]	@ (8007ae8 <__libc_init_array+0x38>)
 8007ab4:	4c0d      	ldr	r4, [pc, #52]	@ (8007aec <__libc_init_array+0x3c>)
 8007ab6:	1b64      	subs	r4, r4, r5
 8007ab8:	10a4      	asrs	r4, r4, #2
 8007aba:	2600      	movs	r6, #0
 8007abc:	42a6      	cmp	r6, r4
 8007abe:	d109      	bne.n	8007ad4 <__libc_init_array+0x24>
 8007ac0:	4d0b      	ldr	r5, [pc, #44]	@ (8007af0 <__libc_init_array+0x40>)
 8007ac2:	4c0c      	ldr	r4, [pc, #48]	@ (8007af4 <__libc_init_array+0x44>)
 8007ac4:	f003 ff80 	bl	800b9c8 <_init>
 8007ac8:	1b64      	subs	r4, r4, r5
 8007aca:	10a4      	asrs	r4, r4, #2
 8007acc:	2600      	movs	r6, #0
 8007ace:	42a6      	cmp	r6, r4
 8007ad0:	d105      	bne.n	8007ade <__libc_init_array+0x2e>
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad8:	4798      	blx	r3
 8007ada:	3601      	adds	r6, #1
 8007adc:	e7ee      	b.n	8007abc <__libc_init_array+0xc>
 8007ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae2:	4798      	blx	r3
 8007ae4:	3601      	adds	r6, #1
 8007ae6:	e7f2      	b.n	8007ace <__libc_init_array+0x1e>
 8007ae8:	0800be74 	.word	0x0800be74
 8007aec:	0800be74 	.word	0x0800be74
 8007af0:	0800be74 	.word	0x0800be74
 8007af4:	0800be78 	.word	0x0800be78

08007af8 <__retarget_lock_init_recursive>:
 8007af8:	4770      	bx	lr

08007afa <__retarget_lock_acquire_recursive>:
 8007afa:	4770      	bx	lr

08007afc <__retarget_lock_release_recursive>:
 8007afc:	4770      	bx	lr

08007afe <strcpy>:
 8007afe:	4603      	mov	r3, r0
 8007b00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b04:	f803 2b01 	strb.w	r2, [r3], #1
 8007b08:	2a00      	cmp	r2, #0
 8007b0a:	d1f9      	bne.n	8007b00 <strcpy+0x2>
 8007b0c:	4770      	bx	lr

08007b0e <memcpy>:
 8007b0e:	440a      	add	r2, r1
 8007b10:	4291      	cmp	r1, r2
 8007b12:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b16:	d100      	bne.n	8007b1a <memcpy+0xc>
 8007b18:	4770      	bx	lr
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b24:	4291      	cmp	r1, r2
 8007b26:	d1f9      	bne.n	8007b1c <memcpy+0xe>
 8007b28:	bd10      	pop	{r4, pc}
	...

08007b2c <nanf>:
 8007b2c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007b34 <nanf+0x8>
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	7fc00000 	.word	0x7fc00000

08007b38 <quorem>:
 8007b38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3c:	6903      	ldr	r3, [r0, #16]
 8007b3e:	690c      	ldr	r4, [r1, #16]
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	4607      	mov	r7, r0
 8007b44:	db7e      	blt.n	8007c44 <quorem+0x10c>
 8007b46:	3c01      	subs	r4, #1
 8007b48:	f101 0814 	add.w	r8, r1, #20
 8007b4c:	00a3      	lsls	r3, r4, #2
 8007b4e:	f100 0514 	add.w	r5, r0, #20
 8007b52:	9300      	str	r3, [sp, #0]
 8007b54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b58:	9301      	str	r3, [sp, #4]
 8007b5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b62:	3301      	adds	r3, #1
 8007b64:	429a      	cmp	r2, r3
 8007b66:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b6a:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b6e:	d32e      	bcc.n	8007bce <quorem+0x96>
 8007b70:	f04f 0a00 	mov.w	sl, #0
 8007b74:	46c4      	mov	ip, r8
 8007b76:	46ae      	mov	lr, r5
 8007b78:	46d3      	mov	fp, sl
 8007b7a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b7e:	b298      	uxth	r0, r3
 8007b80:	fb06 a000 	mla	r0, r6, r0, sl
 8007b84:	0c02      	lsrs	r2, r0, #16
 8007b86:	0c1b      	lsrs	r3, r3, #16
 8007b88:	fb06 2303 	mla	r3, r6, r3, r2
 8007b8c:	f8de 2000 	ldr.w	r2, [lr]
 8007b90:	b280      	uxth	r0, r0
 8007b92:	b292      	uxth	r2, r2
 8007b94:	1a12      	subs	r2, r2, r0
 8007b96:	445a      	add	r2, fp
 8007b98:	f8de 0000 	ldr.w	r0, [lr]
 8007b9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ba6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007baa:	b292      	uxth	r2, r2
 8007bac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007bb0:	45e1      	cmp	r9, ip
 8007bb2:	f84e 2b04 	str.w	r2, [lr], #4
 8007bb6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007bba:	d2de      	bcs.n	8007b7a <quorem+0x42>
 8007bbc:	9b00      	ldr	r3, [sp, #0]
 8007bbe:	58eb      	ldr	r3, [r5, r3]
 8007bc0:	b92b      	cbnz	r3, 8007bce <quorem+0x96>
 8007bc2:	9b01      	ldr	r3, [sp, #4]
 8007bc4:	3b04      	subs	r3, #4
 8007bc6:	429d      	cmp	r5, r3
 8007bc8:	461a      	mov	r2, r3
 8007bca:	d32f      	bcc.n	8007c2c <quorem+0xf4>
 8007bcc:	613c      	str	r4, [r7, #16]
 8007bce:	4638      	mov	r0, r7
 8007bd0:	f001 f9c6 	bl	8008f60 <__mcmp>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	db25      	blt.n	8007c24 <quorem+0xec>
 8007bd8:	4629      	mov	r1, r5
 8007bda:	2000      	movs	r0, #0
 8007bdc:	f858 2b04 	ldr.w	r2, [r8], #4
 8007be0:	f8d1 c000 	ldr.w	ip, [r1]
 8007be4:	fa1f fe82 	uxth.w	lr, r2
 8007be8:	fa1f f38c 	uxth.w	r3, ip
 8007bec:	eba3 030e 	sub.w	r3, r3, lr
 8007bf0:	4403      	add	r3, r0
 8007bf2:	0c12      	lsrs	r2, r2, #16
 8007bf4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007bf8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c02:	45c1      	cmp	r9, r8
 8007c04:	f841 3b04 	str.w	r3, [r1], #4
 8007c08:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c0c:	d2e6      	bcs.n	8007bdc <quorem+0xa4>
 8007c0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c16:	b922      	cbnz	r2, 8007c22 <quorem+0xea>
 8007c18:	3b04      	subs	r3, #4
 8007c1a:	429d      	cmp	r5, r3
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	d30b      	bcc.n	8007c38 <quorem+0x100>
 8007c20:	613c      	str	r4, [r7, #16]
 8007c22:	3601      	adds	r6, #1
 8007c24:	4630      	mov	r0, r6
 8007c26:	b003      	add	sp, #12
 8007c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2c:	6812      	ldr	r2, [r2, #0]
 8007c2e:	3b04      	subs	r3, #4
 8007c30:	2a00      	cmp	r2, #0
 8007c32:	d1cb      	bne.n	8007bcc <quorem+0x94>
 8007c34:	3c01      	subs	r4, #1
 8007c36:	e7c6      	b.n	8007bc6 <quorem+0x8e>
 8007c38:	6812      	ldr	r2, [r2, #0]
 8007c3a:	3b04      	subs	r3, #4
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	d1ef      	bne.n	8007c20 <quorem+0xe8>
 8007c40:	3c01      	subs	r4, #1
 8007c42:	e7ea      	b.n	8007c1a <quorem+0xe2>
 8007c44:	2000      	movs	r0, #0
 8007c46:	e7ee      	b.n	8007c26 <quorem+0xee>

08007c48 <_dtoa_r>:
 8007c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4c:	69c7      	ldr	r7, [r0, #28]
 8007c4e:	b097      	sub	sp, #92	@ 0x5c
 8007c50:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c54:	ec55 4b10 	vmov	r4, r5, d0
 8007c58:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007c5a:	9107      	str	r1, [sp, #28]
 8007c5c:	4681      	mov	r9, r0
 8007c5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c60:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c62:	b97f      	cbnz	r7, 8007c84 <_dtoa_r+0x3c>
 8007c64:	2010      	movs	r0, #16
 8007c66:	f000 fe09 	bl	800887c <malloc>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007c70:	b920      	cbnz	r0, 8007c7c <_dtoa_r+0x34>
 8007c72:	4ba9      	ldr	r3, [pc, #676]	@ (8007f18 <_dtoa_r+0x2d0>)
 8007c74:	21ef      	movs	r1, #239	@ 0xef
 8007c76:	48a9      	ldr	r0, [pc, #676]	@ (8007f1c <_dtoa_r+0x2d4>)
 8007c78:	f002 ffbe 	bl	800abf8 <__assert_func>
 8007c7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c80:	6007      	str	r7, [r0, #0]
 8007c82:	60c7      	str	r7, [r0, #12]
 8007c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c88:	6819      	ldr	r1, [r3, #0]
 8007c8a:	b159      	cbz	r1, 8007ca4 <_dtoa_r+0x5c>
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	604a      	str	r2, [r1, #4]
 8007c90:	2301      	movs	r3, #1
 8007c92:	4093      	lsls	r3, r2
 8007c94:	608b      	str	r3, [r1, #8]
 8007c96:	4648      	mov	r0, r9
 8007c98:	f000 fee6 	bl	8008a68 <_Bfree>
 8007c9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	1e2b      	subs	r3, r5, #0
 8007ca6:	bfb9      	ittee	lt
 8007ca8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007cac:	9305      	strlt	r3, [sp, #20]
 8007cae:	2300      	movge	r3, #0
 8007cb0:	6033      	strge	r3, [r6, #0]
 8007cb2:	9f05      	ldr	r7, [sp, #20]
 8007cb4:	4b9a      	ldr	r3, [pc, #616]	@ (8007f20 <_dtoa_r+0x2d8>)
 8007cb6:	bfbc      	itt	lt
 8007cb8:	2201      	movlt	r2, #1
 8007cba:	6032      	strlt	r2, [r6, #0]
 8007cbc:	43bb      	bics	r3, r7
 8007cbe:	d112      	bne.n	8007ce6 <_dtoa_r+0x9e>
 8007cc0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007ccc:	4323      	orrs	r3, r4
 8007cce:	f000 855a 	beq.w	8008786 <_dtoa_r+0xb3e>
 8007cd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cd4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f34 <_dtoa_r+0x2ec>
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 855c 	beq.w	8008796 <_dtoa_r+0xb4e>
 8007cde:	f10a 0303 	add.w	r3, sl, #3
 8007ce2:	f000 bd56 	b.w	8008792 <_dtoa_r+0xb4a>
 8007ce6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007cea:	2200      	movs	r2, #0
 8007cec:	ec51 0b17 	vmov	r0, r1, d7
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007cf6:	f7f8 fef7 	bl	8000ae8 <__aeabi_dcmpeq>
 8007cfa:	4680      	mov	r8, r0
 8007cfc:	b158      	cbz	r0, 8007d16 <_dtoa_r+0xce>
 8007cfe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d00:	2301      	movs	r3, #1
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d06:	b113      	cbz	r3, 8007d0e <_dtoa_r+0xc6>
 8007d08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d0a:	4b86      	ldr	r3, [pc, #536]	@ (8007f24 <_dtoa_r+0x2dc>)
 8007d0c:	6013      	str	r3, [r2, #0]
 8007d0e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f38 <_dtoa_r+0x2f0>
 8007d12:	f000 bd40 	b.w	8008796 <_dtoa_r+0xb4e>
 8007d16:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007d1a:	aa14      	add	r2, sp, #80	@ 0x50
 8007d1c:	a915      	add	r1, sp, #84	@ 0x54
 8007d1e:	4648      	mov	r0, r9
 8007d20:	f001 fa3e 	bl	80091a0 <__d2b>
 8007d24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d28:	9002      	str	r0, [sp, #8]
 8007d2a:	2e00      	cmp	r6, #0
 8007d2c:	d078      	beq.n	8007e20 <_dtoa_r+0x1d8>
 8007d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d30:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d48:	4619      	mov	r1, r3
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	4b76      	ldr	r3, [pc, #472]	@ (8007f28 <_dtoa_r+0x2e0>)
 8007d4e:	f7f8 faab 	bl	80002a8 <__aeabi_dsub>
 8007d52:	a36b      	add	r3, pc, #428	@ (adr r3, 8007f00 <_dtoa_r+0x2b8>)
 8007d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d58:	f7f8 fc5e 	bl	8000618 <__aeabi_dmul>
 8007d5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007f08 <_dtoa_r+0x2c0>)
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	f7f8 faa3 	bl	80002ac <__adddf3>
 8007d66:	4604      	mov	r4, r0
 8007d68:	4630      	mov	r0, r6
 8007d6a:	460d      	mov	r5, r1
 8007d6c:	f7f8 fbea 	bl	8000544 <__aeabi_i2d>
 8007d70:	a367      	add	r3, pc, #412	@ (adr r3, 8007f10 <_dtoa_r+0x2c8>)
 8007d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d76:	f7f8 fc4f 	bl	8000618 <__aeabi_dmul>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	4620      	mov	r0, r4
 8007d80:	4629      	mov	r1, r5
 8007d82:	f7f8 fa93 	bl	80002ac <__adddf3>
 8007d86:	4604      	mov	r4, r0
 8007d88:	460d      	mov	r5, r1
 8007d8a:	f7f8 fef5 	bl	8000b78 <__aeabi_d2iz>
 8007d8e:	2200      	movs	r2, #0
 8007d90:	4607      	mov	r7, r0
 8007d92:	2300      	movs	r3, #0
 8007d94:	4620      	mov	r0, r4
 8007d96:	4629      	mov	r1, r5
 8007d98:	f7f8 feb0 	bl	8000afc <__aeabi_dcmplt>
 8007d9c:	b140      	cbz	r0, 8007db0 <_dtoa_r+0x168>
 8007d9e:	4638      	mov	r0, r7
 8007da0:	f7f8 fbd0 	bl	8000544 <__aeabi_i2d>
 8007da4:	4622      	mov	r2, r4
 8007da6:	462b      	mov	r3, r5
 8007da8:	f7f8 fe9e 	bl	8000ae8 <__aeabi_dcmpeq>
 8007dac:	b900      	cbnz	r0, 8007db0 <_dtoa_r+0x168>
 8007dae:	3f01      	subs	r7, #1
 8007db0:	2f16      	cmp	r7, #22
 8007db2:	d852      	bhi.n	8007e5a <_dtoa_r+0x212>
 8007db4:	4b5d      	ldr	r3, [pc, #372]	@ (8007f2c <_dtoa_r+0x2e4>)
 8007db6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dc2:	f7f8 fe9b 	bl	8000afc <__aeabi_dcmplt>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d049      	beq.n	8007e5e <_dtoa_r+0x216>
 8007dca:	3f01      	subs	r7, #1
 8007dcc:	2300      	movs	r3, #0
 8007dce:	9310      	str	r3, [sp, #64]	@ 0x40
 8007dd0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007dd2:	1b9b      	subs	r3, r3, r6
 8007dd4:	1e5a      	subs	r2, r3, #1
 8007dd6:	bf45      	ittet	mi
 8007dd8:	f1c3 0301 	rsbmi	r3, r3, #1
 8007ddc:	9300      	strmi	r3, [sp, #0]
 8007dde:	2300      	movpl	r3, #0
 8007de0:	2300      	movmi	r3, #0
 8007de2:	9206      	str	r2, [sp, #24]
 8007de4:	bf54      	ite	pl
 8007de6:	9300      	strpl	r3, [sp, #0]
 8007de8:	9306      	strmi	r3, [sp, #24]
 8007dea:	2f00      	cmp	r7, #0
 8007dec:	db39      	blt.n	8007e62 <_dtoa_r+0x21a>
 8007dee:	9b06      	ldr	r3, [sp, #24]
 8007df0:	970d      	str	r7, [sp, #52]	@ 0x34
 8007df2:	443b      	add	r3, r7
 8007df4:	9306      	str	r3, [sp, #24]
 8007df6:	2300      	movs	r3, #0
 8007df8:	9308      	str	r3, [sp, #32]
 8007dfa:	9b07      	ldr	r3, [sp, #28]
 8007dfc:	2b09      	cmp	r3, #9
 8007dfe:	d863      	bhi.n	8007ec8 <_dtoa_r+0x280>
 8007e00:	2b05      	cmp	r3, #5
 8007e02:	bfc4      	itt	gt
 8007e04:	3b04      	subgt	r3, #4
 8007e06:	9307      	strgt	r3, [sp, #28]
 8007e08:	9b07      	ldr	r3, [sp, #28]
 8007e0a:	f1a3 0302 	sub.w	r3, r3, #2
 8007e0e:	bfcc      	ite	gt
 8007e10:	2400      	movgt	r4, #0
 8007e12:	2401      	movle	r4, #1
 8007e14:	2b03      	cmp	r3, #3
 8007e16:	d863      	bhi.n	8007ee0 <_dtoa_r+0x298>
 8007e18:	e8df f003 	tbb	[pc, r3]
 8007e1c:	2b375452 	.word	0x2b375452
 8007e20:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e24:	441e      	add	r6, r3
 8007e26:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e2a:	2b20      	cmp	r3, #32
 8007e2c:	bfc1      	itttt	gt
 8007e2e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e32:	409f      	lslgt	r7, r3
 8007e34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e38:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e3c:	bfd6      	itet	le
 8007e3e:	f1c3 0320 	rsble	r3, r3, #32
 8007e42:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e46:	fa04 f003 	lslle.w	r0, r4, r3
 8007e4a:	f7f8 fb6b 	bl	8000524 <__aeabi_ui2d>
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e54:	3e01      	subs	r6, #1
 8007e56:	9212      	str	r2, [sp, #72]	@ 0x48
 8007e58:	e776      	b.n	8007d48 <_dtoa_r+0x100>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e7b7      	b.n	8007dce <_dtoa_r+0x186>
 8007e5e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007e60:	e7b6      	b.n	8007dd0 <_dtoa_r+0x188>
 8007e62:	9b00      	ldr	r3, [sp, #0]
 8007e64:	1bdb      	subs	r3, r3, r7
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	427b      	negs	r3, r7
 8007e6a:	9308      	str	r3, [sp, #32]
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e70:	e7c3      	b.n	8007dfa <_dtoa_r+0x1b2>
 8007e72:	2301      	movs	r3, #1
 8007e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e78:	eb07 0b03 	add.w	fp, r7, r3
 8007e7c:	f10b 0301 	add.w	r3, fp, #1
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	9303      	str	r3, [sp, #12]
 8007e84:	bfb8      	it	lt
 8007e86:	2301      	movlt	r3, #1
 8007e88:	e006      	b.n	8007e98 <_dtoa_r+0x250>
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	dd28      	ble.n	8007ee6 <_dtoa_r+0x29e>
 8007e94:	469b      	mov	fp, r3
 8007e96:	9303      	str	r3, [sp, #12]
 8007e98:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	f102 0514 	add.w	r5, r2, #20
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	d926      	bls.n	8007ef6 <_dtoa_r+0x2ae>
 8007ea8:	6041      	str	r1, [r0, #4]
 8007eaa:	4648      	mov	r0, r9
 8007eac:	f000 fd9c 	bl	80089e8 <_Balloc>
 8007eb0:	4682      	mov	sl, r0
 8007eb2:	2800      	cmp	r0, #0
 8007eb4:	d142      	bne.n	8007f3c <_dtoa_r+0x2f4>
 8007eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8007f30 <_dtoa_r+0x2e8>)
 8007eb8:	4602      	mov	r2, r0
 8007eba:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ebe:	e6da      	b.n	8007c76 <_dtoa_r+0x2e>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	e7e3      	b.n	8007e8c <_dtoa_r+0x244>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	e7d5      	b.n	8007e74 <_dtoa_r+0x22c>
 8007ec8:	2401      	movs	r4, #1
 8007eca:	2300      	movs	r3, #0
 8007ecc:	9307      	str	r3, [sp, #28]
 8007ece:	9409      	str	r4, [sp, #36]	@ 0x24
 8007ed0:	f04f 3bff 	mov.w	fp, #4294967295
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f8cd b00c 	str.w	fp, [sp, #12]
 8007eda:	2312      	movs	r3, #18
 8007edc:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ede:	e7db      	b.n	8007e98 <_dtoa_r+0x250>
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ee4:	e7f4      	b.n	8007ed0 <_dtoa_r+0x288>
 8007ee6:	f04f 0b01 	mov.w	fp, #1
 8007eea:	f8cd b00c 	str.w	fp, [sp, #12]
 8007eee:	465b      	mov	r3, fp
 8007ef0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007ef4:	e7d0      	b.n	8007e98 <_dtoa_r+0x250>
 8007ef6:	3101      	adds	r1, #1
 8007ef8:	0052      	lsls	r2, r2, #1
 8007efa:	e7d1      	b.n	8007ea0 <_dtoa_r+0x258>
 8007efc:	f3af 8000 	nop.w
 8007f00:	636f4361 	.word	0x636f4361
 8007f04:	3fd287a7 	.word	0x3fd287a7
 8007f08:	8b60c8b3 	.word	0x8b60c8b3
 8007f0c:	3fc68a28 	.word	0x3fc68a28
 8007f10:	509f79fb 	.word	0x509f79fb
 8007f14:	3fd34413 	.word	0x3fd34413
 8007f18:	0800ba6c 	.word	0x0800ba6c
 8007f1c:	0800ba83 	.word	0x0800ba83
 8007f20:	7ff00000 	.word	0x7ff00000
 8007f24:	0800bb6f 	.word	0x0800bb6f
 8007f28:	3ff80000 	.word	0x3ff80000
 8007f2c:	0800bc50 	.word	0x0800bc50
 8007f30:	0800badb 	.word	0x0800badb
 8007f34:	0800ba68 	.word	0x0800ba68
 8007f38:	0800bb6e 	.word	0x0800bb6e
 8007f3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f40:	6018      	str	r0, [r3, #0]
 8007f42:	9b03      	ldr	r3, [sp, #12]
 8007f44:	2b0e      	cmp	r3, #14
 8007f46:	f200 80a1 	bhi.w	800808c <_dtoa_r+0x444>
 8007f4a:	2c00      	cmp	r4, #0
 8007f4c:	f000 809e 	beq.w	800808c <_dtoa_r+0x444>
 8007f50:	2f00      	cmp	r7, #0
 8007f52:	dd33      	ble.n	8007fbc <_dtoa_r+0x374>
 8007f54:	4b9c      	ldr	r3, [pc, #624]	@ (80081c8 <_dtoa_r+0x580>)
 8007f56:	f007 020f 	and.w	r2, r7, #15
 8007f5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f5e:	ed93 7b00 	vldr	d7, [r3]
 8007f62:	05f8      	lsls	r0, r7, #23
 8007f64:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007f68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f6c:	d516      	bpl.n	8007f9c <_dtoa_r+0x354>
 8007f6e:	4b97      	ldr	r3, [pc, #604]	@ (80081cc <_dtoa_r+0x584>)
 8007f70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f78:	f7f8 fc78 	bl	800086c <__aeabi_ddiv>
 8007f7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f80:	f004 040f 	and.w	r4, r4, #15
 8007f84:	2603      	movs	r6, #3
 8007f86:	4d91      	ldr	r5, [pc, #580]	@ (80081cc <_dtoa_r+0x584>)
 8007f88:	b954      	cbnz	r4, 8007fa0 <_dtoa_r+0x358>
 8007f8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f92:	f7f8 fc6b 	bl	800086c <__aeabi_ddiv>
 8007f96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f9a:	e028      	b.n	8007fee <_dtoa_r+0x3a6>
 8007f9c:	2602      	movs	r6, #2
 8007f9e:	e7f2      	b.n	8007f86 <_dtoa_r+0x33e>
 8007fa0:	07e1      	lsls	r1, r4, #31
 8007fa2:	d508      	bpl.n	8007fb6 <_dtoa_r+0x36e>
 8007fa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fa8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fac:	f7f8 fb34 	bl	8000618 <__aeabi_dmul>
 8007fb0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fb4:	3601      	adds	r6, #1
 8007fb6:	1064      	asrs	r4, r4, #1
 8007fb8:	3508      	adds	r5, #8
 8007fba:	e7e5      	b.n	8007f88 <_dtoa_r+0x340>
 8007fbc:	f000 80af 	beq.w	800811e <_dtoa_r+0x4d6>
 8007fc0:	427c      	negs	r4, r7
 8007fc2:	4b81      	ldr	r3, [pc, #516]	@ (80081c8 <_dtoa_r+0x580>)
 8007fc4:	4d81      	ldr	r5, [pc, #516]	@ (80081cc <_dtoa_r+0x584>)
 8007fc6:	f004 020f 	and.w	r2, r4, #15
 8007fca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fd6:	f7f8 fb1f 	bl	8000618 <__aeabi_dmul>
 8007fda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fde:	1124      	asrs	r4, r4, #4
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2602      	movs	r6, #2
 8007fe4:	2c00      	cmp	r4, #0
 8007fe6:	f040 808f 	bne.w	8008108 <_dtoa_r+0x4c0>
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1d3      	bne.n	8007f96 <_dtoa_r+0x34e>
 8007fee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ff0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	f000 8094 	beq.w	8008122 <_dtoa_r+0x4da>
 8007ffa:	4b75      	ldr	r3, [pc, #468]	@ (80081d0 <_dtoa_r+0x588>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	4620      	mov	r0, r4
 8008000:	4629      	mov	r1, r5
 8008002:	f7f8 fd7b 	bl	8000afc <__aeabi_dcmplt>
 8008006:	2800      	cmp	r0, #0
 8008008:	f000 808b 	beq.w	8008122 <_dtoa_r+0x4da>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8087 	beq.w	8008122 <_dtoa_r+0x4da>
 8008014:	f1bb 0f00 	cmp.w	fp, #0
 8008018:	dd34      	ble.n	8008084 <_dtoa_r+0x43c>
 800801a:	4620      	mov	r0, r4
 800801c:	4b6d      	ldr	r3, [pc, #436]	@ (80081d4 <_dtoa_r+0x58c>)
 800801e:	2200      	movs	r2, #0
 8008020:	4629      	mov	r1, r5
 8008022:	f7f8 faf9 	bl	8000618 <__aeabi_dmul>
 8008026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800802a:	f107 38ff 	add.w	r8, r7, #4294967295
 800802e:	3601      	adds	r6, #1
 8008030:	465c      	mov	r4, fp
 8008032:	4630      	mov	r0, r6
 8008034:	f7f8 fa86 	bl	8000544 <__aeabi_i2d>
 8008038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800803c:	f7f8 faec 	bl	8000618 <__aeabi_dmul>
 8008040:	4b65      	ldr	r3, [pc, #404]	@ (80081d8 <_dtoa_r+0x590>)
 8008042:	2200      	movs	r2, #0
 8008044:	f7f8 f932 	bl	80002ac <__adddf3>
 8008048:	4605      	mov	r5, r0
 800804a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800804e:	2c00      	cmp	r4, #0
 8008050:	d16a      	bne.n	8008128 <_dtoa_r+0x4e0>
 8008052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008056:	4b61      	ldr	r3, [pc, #388]	@ (80081dc <_dtoa_r+0x594>)
 8008058:	2200      	movs	r2, #0
 800805a:	f7f8 f925 	bl	80002a8 <__aeabi_dsub>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008066:	462a      	mov	r2, r5
 8008068:	4633      	mov	r3, r6
 800806a:	f7f8 fd65 	bl	8000b38 <__aeabi_dcmpgt>
 800806e:	2800      	cmp	r0, #0
 8008070:	f040 8298 	bne.w	80085a4 <_dtoa_r+0x95c>
 8008074:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008078:	462a      	mov	r2, r5
 800807a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800807e:	f7f8 fd3d 	bl	8000afc <__aeabi_dcmplt>
 8008082:	bb38      	cbnz	r0, 80080d4 <_dtoa_r+0x48c>
 8008084:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008088:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800808c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800808e:	2b00      	cmp	r3, #0
 8008090:	f2c0 8157 	blt.w	8008342 <_dtoa_r+0x6fa>
 8008094:	2f0e      	cmp	r7, #14
 8008096:	f300 8154 	bgt.w	8008342 <_dtoa_r+0x6fa>
 800809a:	4b4b      	ldr	r3, [pc, #300]	@ (80081c8 <_dtoa_r+0x580>)
 800809c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080a0:	ed93 7b00 	vldr	d7, [r3]
 80080a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	ed8d 7b00 	vstr	d7, [sp]
 80080ac:	f280 80e5 	bge.w	800827a <_dtoa_r+0x632>
 80080b0:	9b03      	ldr	r3, [sp, #12]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f300 80e1 	bgt.w	800827a <_dtoa_r+0x632>
 80080b8:	d10c      	bne.n	80080d4 <_dtoa_r+0x48c>
 80080ba:	4b48      	ldr	r3, [pc, #288]	@ (80081dc <_dtoa_r+0x594>)
 80080bc:	2200      	movs	r2, #0
 80080be:	ec51 0b17 	vmov	r0, r1, d7
 80080c2:	f7f8 faa9 	bl	8000618 <__aeabi_dmul>
 80080c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080ca:	f7f8 fd2b 	bl	8000b24 <__aeabi_dcmpge>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	f000 8266 	beq.w	80085a0 <_dtoa_r+0x958>
 80080d4:	2400      	movs	r4, #0
 80080d6:	4625      	mov	r5, r4
 80080d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080da:	4656      	mov	r6, sl
 80080dc:	ea6f 0803 	mvn.w	r8, r3
 80080e0:	2700      	movs	r7, #0
 80080e2:	4621      	mov	r1, r4
 80080e4:	4648      	mov	r0, r9
 80080e6:	f000 fcbf 	bl	8008a68 <_Bfree>
 80080ea:	2d00      	cmp	r5, #0
 80080ec:	f000 80bd 	beq.w	800826a <_dtoa_r+0x622>
 80080f0:	b12f      	cbz	r7, 80080fe <_dtoa_r+0x4b6>
 80080f2:	42af      	cmp	r7, r5
 80080f4:	d003      	beq.n	80080fe <_dtoa_r+0x4b6>
 80080f6:	4639      	mov	r1, r7
 80080f8:	4648      	mov	r0, r9
 80080fa:	f000 fcb5 	bl	8008a68 <_Bfree>
 80080fe:	4629      	mov	r1, r5
 8008100:	4648      	mov	r0, r9
 8008102:	f000 fcb1 	bl	8008a68 <_Bfree>
 8008106:	e0b0      	b.n	800826a <_dtoa_r+0x622>
 8008108:	07e2      	lsls	r2, r4, #31
 800810a:	d505      	bpl.n	8008118 <_dtoa_r+0x4d0>
 800810c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008110:	f7f8 fa82 	bl	8000618 <__aeabi_dmul>
 8008114:	3601      	adds	r6, #1
 8008116:	2301      	movs	r3, #1
 8008118:	1064      	asrs	r4, r4, #1
 800811a:	3508      	adds	r5, #8
 800811c:	e762      	b.n	8007fe4 <_dtoa_r+0x39c>
 800811e:	2602      	movs	r6, #2
 8008120:	e765      	b.n	8007fee <_dtoa_r+0x3a6>
 8008122:	9c03      	ldr	r4, [sp, #12]
 8008124:	46b8      	mov	r8, r7
 8008126:	e784      	b.n	8008032 <_dtoa_r+0x3ea>
 8008128:	4b27      	ldr	r3, [pc, #156]	@ (80081c8 <_dtoa_r+0x580>)
 800812a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800812c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008130:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008134:	4454      	add	r4, sl
 8008136:	2900      	cmp	r1, #0
 8008138:	d054      	beq.n	80081e4 <_dtoa_r+0x59c>
 800813a:	4929      	ldr	r1, [pc, #164]	@ (80081e0 <_dtoa_r+0x598>)
 800813c:	2000      	movs	r0, #0
 800813e:	f7f8 fb95 	bl	800086c <__aeabi_ddiv>
 8008142:	4633      	mov	r3, r6
 8008144:	462a      	mov	r2, r5
 8008146:	f7f8 f8af 	bl	80002a8 <__aeabi_dsub>
 800814a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800814e:	4656      	mov	r6, sl
 8008150:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008154:	f7f8 fd10 	bl	8000b78 <__aeabi_d2iz>
 8008158:	4605      	mov	r5, r0
 800815a:	f7f8 f9f3 	bl	8000544 <__aeabi_i2d>
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008166:	f7f8 f89f 	bl	80002a8 <__aeabi_dsub>
 800816a:	3530      	adds	r5, #48	@ 0x30
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008174:	f806 5b01 	strb.w	r5, [r6], #1
 8008178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800817c:	f7f8 fcbe 	bl	8000afc <__aeabi_dcmplt>
 8008180:	2800      	cmp	r0, #0
 8008182:	d172      	bne.n	800826a <_dtoa_r+0x622>
 8008184:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008188:	4911      	ldr	r1, [pc, #68]	@ (80081d0 <_dtoa_r+0x588>)
 800818a:	2000      	movs	r0, #0
 800818c:	f7f8 f88c 	bl	80002a8 <__aeabi_dsub>
 8008190:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008194:	f7f8 fcb2 	bl	8000afc <__aeabi_dcmplt>
 8008198:	2800      	cmp	r0, #0
 800819a:	f040 80b4 	bne.w	8008306 <_dtoa_r+0x6be>
 800819e:	42a6      	cmp	r6, r4
 80081a0:	f43f af70 	beq.w	8008084 <_dtoa_r+0x43c>
 80081a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80081a8:	4b0a      	ldr	r3, [pc, #40]	@ (80081d4 <_dtoa_r+0x58c>)
 80081aa:	2200      	movs	r2, #0
 80081ac:	f7f8 fa34 	bl	8000618 <__aeabi_dmul>
 80081b0:	4b08      	ldr	r3, [pc, #32]	@ (80081d4 <_dtoa_r+0x58c>)
 80081b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081b6:	2200      	movs	r2, #0
 80081b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081bc:	f7f8 fa2c 	bl	8000618 <__aeabi_dmul>
 80081c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081c4:	e7c4      	b.n	8008150 <_dtoa_r+0x508>
 80081c6:	bf00      	nop
 80081c8:	0800bc50 	.word	0x0800bc50
 80081cc:	0800bc28 	.word	0x0800bc28
 80081d0:	3ff00000 	.word	0x3ff00000
 80081d4:	40240000 	.word	0x40240000
 80081d8:	401c0000 	.word	0x401c0000
 80081dc:	40140000 	.word	0x40140000
 80081e0:	3fe00000 	.word	0x3fe00000
 80081e4:	4631      	mov	r1, r6
 80081e6:	4628      	mov	r0, r5
 80081e8:	f7f8 fa16 	bl	8000618 <__aeabi_dmul>
 80081ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80081f2:	4656      	mov	r6, sl
 80081f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081f8:	f7f8 fcbe 	bl	8000b78 <__aeabi_d2iz>
 80081fc:	4605      	mov	r5, r0
 80081fe:	f7f8 f9a1 	bl	8000544 <__aeabi_i2d>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800820a:	f7f8 f84d 	bl	80002a8 <__aeabi_dsub>
 800820e:	3530      	adds	r5, #48	@ 0x30
 8008210:	f806 5b01 	strb.w	r5, [r6], #1
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	42a6      	cmp	r6, r4
 800821a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800821e:	f04f 0200 	mov.w	r2, #0
 8008222:	d124      	bne.n	800826e <_dtoa_r+0x626>
 8008224:	4baf      	ldr	r3, [pc, #700]	@ (80084e4 <_dtoa_r+0x89c>)
 8008226:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800822a:	f7f8 f83f 	bl	80002ac <__adddf3>
 800822e:	4602      	mov	r2, r0
 8008230:	460b      	mov	r3, r1
 8008232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008236:	f7f8 fc7f 	bl	8000b38 <__aeabi_dcmpgt>
 800823a:	2800      	cmp	r0, #0
 800823c:	d163      	bne.n	8008306 <_dtoa_r+0x6be>
 800823e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008242:	49a8      	ldr	r1, [pc, #672]	@ (80084e4 <_dtoa_r+0x89c>)
 8008244:	2000      	movs	r0, #0
 8008246:	f7f8 f82f 	bl	80002a8 <__aeabi_dsub>
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008252:	f7f8 fc53 	bl	8000afc <__aeabi_dcmplt>
 8008256:	2800      	cmp	r0, #0
 8008258:	f43f af14 	beq.w	8008084 <_dtoa_r+0x43c>
 800825c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800825e:	1e73      	subs	r3, r6, #1
 8008260:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008262:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008266:	2b30      	cmp	r3, #48	@ 0x30
 8008268:	d0f8      	beq.n	800825c <_dtoa_r+0x614>
 800826a:	4647      	mov	r7, r8
 800826c:	e03b      	b.n	80082e6 <_dtoa_r+0x69e>
 800826e:	4b9e      	ldr	r3, [pc, #632]	@ (80084e8 <_dtoa_r+0x8a0>)
 8008270:	f7f8 f9d2 	bl	8000618 <__aeabi_dmul>
 8008274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008278:	e7bc      	b.n	80081f4 <_dtoa_r+0x5ac>
 800827a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800827e:	4656      	mov	r6, sl
 8008280:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 faf0 	bl	800086c <__aeabi_ddiv>
 800828c:	f7f8 fc74 	bl	8000b78 <__aeabi_d2iz>
 8008290:	4680      	mov	r8, r0
 8008292:	f7f8 f957 	bl	8000544 <__aeabi_i2d>
 8008296:	e9dd 2300 	ldrd	r2, r3, [sp]
 800829a:	f7f8 f9bd 	bl	8000618 <__aeabi_dmul>
 800829e:	4602      	mov	r2, r0
 80082a0:	460b      	mov	r3, r1
 80082a2:	4620      	mov	r0, r4
 80082a4:	4629      	mov	r1, r5
 80082a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80082aa:	f7f7 fffd 	bl	80002a8 <__aeabi_dsub>
 80082ae:	f806 4b01 	strb.w	r4, [r6], #1
 80082b2:	9d03      	ldr	r5, [sp, #12]
 80082b4:	eba6 040a 	sub.w	r4, r6, sl
 80082b8:	42a5      	cmp	r5, r4
 80082ba:	4602      	mov	r2, r0
 80082bc:	460b      	mov	r3, r1
 80082be:	d133      	bne.n	8008328 <_dtoa_r+0x6e0>
 80082c0:	f7f7 fff4 	bl	80002ac <__adddf3>
 80082c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082c8:	4604      	mov	r4, r0
 80082ca:	460d      	mov	r5, r1
 80082cc:	f7f8 fc34 	bl	8000b38 <__aeabi_dcmpgt>
 80082d0:	b9c0      	cbnz	r0, 8008304 <_dtoa_r+0x6bc>
 80082d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082d6:	4620      	mov	r0, r4
 80082d8:	4629      	mov	r1, r5
 80082da:	f7f8 fc05 	bl	8000ae8 <__aeabi_dcmpeq>
 80082de:	b110      	cbz	r0, 80082e6 <_dtoa_r+0x69e>
 80082e0:	f018 0f01 	tst.w	r8, #1
 80082e4:	d10e      	bne.n	8008304 <_dtoa_r+0x6bc>
 80082e6:	9902      	ldr	r1, [sp, #8]
 80082e8:	4648      	mov	r0, r9
 80082ea:	f000 fbbd 	bl	8008a68 <_Bfree>
 80082ee:	2300      	movs	r3, #0
 80082f0:	7033      	strb	r3, [r6, #0]
 80082f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082f4:	3701      	adds	r7, #1
 80082f6:	601f      	str	r7, [r3, #0]
 80082f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 824b 	beq.w	8008796 <_dtoa_r+0xb4e>
 8008300:	601e      	str	r6, [r3, #0]
 8008302:	e248      	b.n	8008796 <_dtoa_r+0xb4e>
 8008304:	46b8      	mov	r8, r7
 8008306:	4633      	mov	r3, r6
 8008308:	461e      	mov	r6, r3
 800830a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800830e:	2a39      	cmp	r2, #57	@ 0x39
 8008310:	d106      	bne.n	8008320 <_dtoa_r+0x6d8>
 8008312:	459a      	cmp	sl, r3
 8008314:	d1f8      	bne.n	8008308 <_dtoa_r+0x6c0>
 8008316:	2230      	movs	r2, #48	@ 0x30
 8008318:	f108 0801 	add.w	r8, r8, #1
 800831c:	f88a 2000 	strb.w	r2, [sl]
 8008320:	781a      	ldrb	r2, [r3, #0]
 8008322:	3201      	adds	r2, #1
 8008324:	701a      	strb	r2, [r3, #0]
 8008326:	e7a0      	b.n	800826a <_dtoa_r+0x622>
 8008328:	4b6f      	ldr	r3, [pc, #444]	@ (80084e8 <_dtoa_r+0x8a0>)
 800832a:	2200      	movs	r2, #0
 800832c:	f7f8 f974 	bl	8000618 <__aeabi_dmul>
 8008330:	2200      	movs	r2, #0
 8008332:	2300      	movs	r3, #0
 8008334:	4604      	mov	r4, r0
 8008336:	460d      	mov	r5, r1
 8008338:	f7f8 fbd6 	bl	8000ae8 <__aeabi_dcmpeq>
 800833c:	2800      	cmp	r0, #0
 800833e:	d09f      	beq.n	8008280 <_dtoa_r+0x638>
 8008340:	e7d1      	b.n	80082e6 <_dtoa_r+0x69e>
 8008342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008344:	2a00      	cmp	r2, #0
 8008346:	f000 80ea 	beq.w	800851e <_dtoa_r+0x8d6>
 800834a:	9a07      	ldr	r2, [sp, #28]
 800834c:	2a01      	cmp	r2, #1
 800834e:	f300 80cd 	bgt.w	80084ec <_dtoa_r+0x8a4>
 8008352:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008354:	2a00      	cmp	r2, #0
 8008356:	f000 80c1 	beq.w	80084dc <_dtoa_r+0x894>
 800835a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800835e:	9c08      	ldr	r4, [sp, #32]
 8008360:	9e00      	ldr	r6, [sp, #0]
 8008362:	9a00      	ldr	r2, [sp, #0]
 8008364:	441a      	add	r2, r3
 8008366:	9200      	str	r2, [sp, #0]
 8008368:	9a06      	ldr	r2, [sp, #24]
 800836a:	2101      	movs	r1, #1
 800836c:	441a      	add	r2, r3
 800836e:	4648      	mov	r0, r9
 8008370:	9206      	str	r2, [sp, #24]
 8008372:	f000 fc77 	bl	8008c64 <__i2b>
 8008376:	4605      	mov	r5, r0
 8008378:	b166      	cbz	r6, 8008394 <_dtoa_r+0x74c>
 800837a:	9b06      	ldr	r3, [sp, #24]
 800837c:	2b00      	cmp	r3, #0
 800837e:	dd09      	ble.n	8008394 <_dtoa_r+0x74c>
 8008380:	42b3      	cmp	r3, r6
 8008382:	9a00      	ldr	r2, [sp, #0]
 8008384:	bfa8      	it	ge
 8008386:	4633      	movge	r3, r6
 8008388:	1ad2      	subs	r2, r2, r3
 800838a:	9200      	str	r2, [sp, #0]
 800838c:	9a06      	ldr	r2, [sp, #24]
 800838e:	1af6      	subs	r6, r6, r3
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	9306      	str	r3, [sp, #24]
 8008394:	9b08      	ldr	r3, [sp, #32]
 8008396:	b30b      	cbz	r3, 80083dc <_dtoa_r+0x794>
 8008398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800839a:	2b00      	cmp	r3, #0
 800839c:	f000 80c6 	beq.w	800852c <_dtoa_r+0x8e4>
 80083a0:	2c00      	cmp	r4, #0
 80083a2:	f000 80c0 	beq.w	8008526 <_dtoa_r+0x8de>
 80083a6:	4629      	mov	r1, r5
 80083a8:	4622      	mov	r2, r4
 80083aa:	4648      	mov	r0, r9
 80083ac:	f000 fd12 	bl	8008dd4 <__pow5mult>
 80083b0:	9a02      	ldr	r2, [sp, #8]
 80083b2:	4601      	mov	r1, r0
 80083b4:	4605      	mov	r5, r0
 80083b6:	4648      	mov	r0, r9
 80083b8:	f000 fc6a 	bl	8008c90 <__multiply>
 80083bc:	9902      	ldr	r1, [sp, #8]
 80083be:	4680      	mov	r8, r0
 80083c0:	4648      	mov	r0, r9
 80083c2:	f000 fb51 	bl	8008a68 <_Bfree>
 80083c6:	9b08      	ldr	r3, [sp, #32]
 80083c8:	1b1b      	subs	r3, r3, r4
 80083ca:	9308      	str	r3, [sp, #32]
 80083cc:	f000 80b1 	beq.w	8008532 <_dtoa_r+0x8ea>
 80083d0:	9a08      	ldr	r2, [sp, #32]
 80083d2:	4641      	mov	r1, r8
 80083d4:	4648      	mov	r0, r9
 80083d6:	f000 fcfd 	bl	8008dd4 <__pow5mult>
 80083da:	9002      	str	r0, [sp, #8]
 80083dc:	2101      	movs	r1, #1
 80083de:	4648      	mov	r0, r9
 80083e0:	f000 fc40 	bl	8008c64 <__i2b>
 80083e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083e6:	4604      	mov	r4, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 81d8 	beq.w	800879e <_dtoa_r+0xb56>
 80083ee:	461a      	mov	r2, r3
 80083f0:	4601      	mov	r1, r0
 80083f2:	4648      	mov	r0, r9
 80083f4:	f000 fcee 	bl	8008dd4 <__pow5mult>
 80083f8:	9b07      	ldr	r3, [sp, #28]
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	4604      	mov	r4, r0
 80083fe:	f300 809f 	bgt.w	8008540 <_dtoa_r+0x8f8>
 8008402:	9b04      	ldr	r3, [sp, #16]
 8008404:	2b00      	cmp	r3, #0
 8008406:	f040 8097 	bne.w	8008538 <_dtoa_r+0x8f0>
 800840a:	9b05      	ldr	r3, [sp, #20]
 800840c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008410:	2b00      	cmp	r3, #0
 8008412:	f040 8093 	bne.w	800853c <_dtoa_r+0x8f4>
 8008416:	9b05      	ldr	r3, [sp, #20]
 8008418:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800841c:	0d1b      	lsrs	r3, r3, #20
 800841e:	051b      	lsls	r3, r3, #20
 8008420:	b133      	cbz	r3, 8008430 <_dtoa_r+0x7e8>
 8008422:	9b00      	ldr	r3, [sp, #0]
 8008424:	3301      	adds	r3, #1
 8008426:	9300      	str	r3, [sp, #0]
 8008428:	9b06      	ldr	r3, [sp, #24]
 800842a:	3301      	adds	r3, #1
 800842c:	9306      	str	r3, [sp, #24]
 800842e:	2301      	movs	r3, #1
 8008430:	9308      	str	r3, [sp, #32]
 8008432:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 81b8 	beq.w	80087aa <_dtoa_r+0xb62>
 800843a:	6923      	ldr	r3, [r4, #16]
 800843c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008440:	6918      	ldr	r0, [r3, #16]
 8008442:	f000 fbc3 	bl	8008bcc <__hi0bits>
 8008446:	f1c0 0020 	rsb	r0, r0, #32
 800844a:	9b06      	ldr	r3, [sp, #24]
 800844c:	4418      	add	r0, r3
 800844e:	f010 001f 	ands.w	r0, r0, #31
 8008452:	f000 8082 	beq.w	800855a <_dtoa_r+0x912>
 8008456:	f1c0 0320 	rsb	r3, r0, #32
 800845a:	2b04      	cmp	r3, #4
 800845c:	dd73      	ble.n	8008546 <_dtoa_r+0x8fe>
 800845e:	9b00      	ldr	r3, [sp, #0]
 8008460:	f1c0 001c 	rsb	r0, r0, #28
 8008464:	4403      	add	r3, r0
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	9b06      	ldr	r3, [sp, #24]
 800846a:	4403      	add	r3, r0
 800846c:	4406      	add	r6, r0
 800846e:	9306      	str	r3, [sp, #24]
 8008470:	9b00      	ldr	r3, [sp, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	dd05      	ble.n	8008482 <_dtoa_r+0x83a>
 8008476:	9902      	ldr	r1, [sp, #8]
 8008478:	461a      	mov	r2, r3
 800847a:	4648      	mov	r0, r9
 800847c:	f000 fd04 	bl	8008e88 <__lshift>
 8008480:	9002      	str	r0, [sp, #8]
 8008482:	9b06      	ldr	r3, [sp, #24]
 8008484:	2b00      	cmp	r3, #0
 8008486:	dd05      	ble.n	8008494 <_dtoa_r+0x84c>
 8008488:	4621      	mov	r1, r4
 800848a:	461a      	mov	r2, r3
 800848c:	4648      	mov	r0, r9
 800848e:	f000 fcfb 	bl	8008e88 <__lshift>
 8008492:	4604      	mov	r4, r0
 8008494:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008496:	2b00      	cmp	r3, #0
 8008498:	d061      	beq.n	800855e <_dtoa_r+0x916>
 800849a:	9802      	ldr	r0, [sp, #8]
 800849c:	4621      	mov	r1, r4
 800849e:	f000 fd5f 	bl	8008f60 <__mcmp>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	da5b      	bge.n	800855e <_dtoa_r+0x916>
 80084a6:	2300      	movs	r3, #0
 80084a8:	9902      	ldr	r1, [sp, #8]
 80084aa:	220a      	movs	r2, #10
 80084ac:	4648      	mov	r0, r9
 80084ae:	f000 fafd 	bl	8008aac <__multadd>
 80084b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084b4:	9002      	str	r0, [sp, #8]
 80084b6:	f107 38ff 	add.w	r8, r7, #4294967295
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f000 8177 	beq.w	80087ae <_dtoa_r+0xb66>
 80084c0:	4629      	mov	r1, r5
 80084c2:	2300      	movs	r3, #0
 80084c4:	220a      	movs	r2, #10
 80084c6:	4648      	mov	r0, r9
 80084c8:	f000 faf0 	bl	8008aac <__multadd>
 80084cc:	f1bb 0f00 	cmp.w	fp, #0
 80084d0:	4605      	mov	r5, r0
 80084d2:	dc6f      	bgt.n	80085b4 <_dtoa_r+0x96c>
 80084d4:	9b07      	ldr	r3, [sp, #28]
 80084d6:	2b02      	cmp	r3, #2
 80084d8:	dc49      	bgt.n	800856e <_dtoa_r+0x926>
 80084da:	e06b      	b.n	80085b4 <_dtoa_r+0x96c>
 80084dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084e2:	e73c      	b.n	800835e <_dtoa_r+0x716>
 80084e4:	3fe00000 	.word	0x3fe00000
 80084e8:	40240000 	.word	0x40240000
 80084ec:	9b03      	ldr	r3, [sp, #12]
 80084ee:	1e5c      	subs	r4, r3, #1
 80084f0:	9b08      	ldr	r3, [sp, #32]
 80084f2:	42a3      	cmp	r3, r4
 80084f4:	db09      	blt.n	800850a <_dtoa_r+0x8c2>
 80084f6:	1b1c      	subs	r4, r3, r4
 80084f8:	9b03      	ldr	r3, [sp, #12]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f6bf af30 	bge.w	8008360 <_dtoa_r+0x718>
 8008500:	9b00      	ldr	r3, [sp, #0]
 8008502:	9a03      	ldr	r2, [sp, #12]
 8008504:	1a9e      	subs	r6, r3, r2
 8008506:	2300      	movs	r3, #0
 8008508:	e72b      	b.n	8008362 <_dtoa_r+0x71a>
 800850a:	9b08      	ldr	r3, [sp, #32]
 800850c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800850e:	9408      	str	r4, [sp, #32]
 8008510:	1ae3      	subs	r3, r4, r3
 8008512:	441a      	add	r2, r3
 8008514:	9e00      	ldr	r6, [sp, #0]
 8008516:	9b03      	ldr	r3, [sp, #12]
 8008518:	920d      	str	r2, [sp, #52]	@ 0x34
 800851a:	2400      	movs	r4, #0
 800851c:	e721      	b.n	8008362 <_dtoa_r+0x71a>
 800851e:	9c08      	ldr	r4, [sp, #32]
 8008520:	9e00      	ldr	r6, [sp, #0]
 8008522:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008524:	e728      	b.n	8008378 <_dtoa_r+0x730>
 8008526:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800852a:	e751      	b.n	80083d0 <_dtoa_r+0x788>
 800852c:	9a08      	ldr	r2, [sp, #32]
 800852e:	9902      	ldr	r1, [sp, #8]
 8008530:	e750      	b.n	80083d4 <_dtoa_r+0x78c>
 8008532:	f8cd 8008 	str.w	r8, [sp, #8]
 8008536:	e751      	b.n	80083dc <_dtoa_r+0x794>
 8008538:	2300      	movs	r3, #0
 800853a:	e779      	b.n	8008430 <_dtoa_r+0x7e8>
 800853c:	9b04      	ldr	r3, [sp, #16]
 800853e:	e777      	b.n	8008430 <_dtoa_r+0x7e8>
 8008540:	2300      	movs	r3, #0
 8008542:	9308      	str	r3, [sp, #32]
 8008544:	e779      	b.n	800843a <_dtoa_r+0x7f2>
 8008546:	d093      	beq.n	8008470 <_dtoa_r+0x828>
 8008548:	9a00      	ldr	r2, [sp, #0]
 800854a:	331c      	adds	r3, #28
 800854c:	441a      	add	r2, r3
 800854e:	9200      	str	r2, [sp, #0]
 8008550:	9a06      	ldr	r2, [sp, #24]
 8008552:	441a      	add	r2, r3
 8008554:	441e      	add	r6, r3
 8008556:	9206      	str	r2, [sp, #24]
 8008558:	e78a      	b.n	8008470 <_dtoa_r+0x828>
 800855a:	4603      	mov	r3, r0
 800855c:	e7f4      	b.n	8008548 <_dtoa_r+0x900>
 800855e:	9b03      	ldr	r3, [sp, #12]
 8008560:	2b00      	cmp	r3, #0
 8008562:	46b8      	mov	r8, r7
 8008564:	dc20      	bgt.n	80085a8 <_dtoa_r+0x960>
 8008566:	469b      	mov	fp, r3
 8008568:	9b07      	ldr	r3, [sp, #28]
 800856a:	2b02      	cmp	r3, #2
 800856c:	dd1e      	ble.n	80085ac <_dtoa_r+0x964>
 800856e:	f1bb 0f00 	cmp.w	fp, #0
 8008572:	f47f adb1 	bne.w	80080d8 <_dtoa_r+0x490>
 8008576:	4621      	mov	r1, r4
 8008578:	465b      	mov	r3, fp
 800857a:	2205      	movs	r2, #5
 800857c:	4648      	mov	r0, r9
 800857e:	f000 fa95 	bl	8008aac <__multadd>
 8008582:	4601      	mov	r1, r0
 8008584:	4604      	mov	r4, r0
 8008586:	9802      	ldr	r0, [sp, #8]
 8008588:	f000 fcea 	bl	8008f60 <__mcmp>
 800858c:	2800      	cmp	r0, #0
 800858e:	f77f ada3 	ble.w	80080d8 <_dtoa_r+0x490>
 8008592:	4656      	mov	r6, sl
 8008594:	2331      	movs	r3, #49	@ 0x31
 8008596:	f806 3b01 	strb.w	r3, [r6], #1
 800859a:	f108 0801 	add.w	r8, r8, #1
 800859e:	e59f      	b.n	80080e0 <_dtoa_r+0x498>
 80085a0:	9c03      	ldr	r4, [sp, #12]
 80085a2:	46b8      	mov	r8, r7
 80085a4:	4625      	mov	r5, r4
 80085a6:	e7f4      	b.n	8008592 <_dtoa_r+0x94a>
 80085a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80085ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 8101 	beq.w	80087b6 <_dtoa_r+0xb6e>
 80085b4:	2e00      	cmp	r6, #0
 80085b6:	dd05      	ble.n	80085c4 <_dtoa_r+0x97c>
 80085b8:	4629      	mov	r1, r5
 80085ba:	4632      	mov	r2, r6
 80085bc:	4648      	mov	r0, r9
 80085be:	f000 fc63 	bl	8008e88 <__lshift>
 80085c2:	4605      	mov	r5, r0
 80085c4:	9b08      	ldr	r3, [sp, #32]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d05c      	beq.n	8008684 <_dtoa_r+0xa3c>
 80085ca:	6869      	ldr	r1, [r5, #4]
 80085cc:	4648      	mov	r0, r9
 80085ce:	f000 fa0b 	bl	80089e8 <_Balloc>
 80085d2:	4606      	mov	r6, r0
 80085d4:	b928      	cbnz	r0, 80085e2 <_dtoa_r+0x99a>
 80085d6:	4b82      	ldr	r3, [pc, #520]	@ (80087e0 <_dtoa_r+0xb98>)
 80085d8:	4602      	mov	r2, r0
 80085da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085de:	f7ff bb4a 	b.w	8007c76 <_dtoa_r+0x2e>
 80085e2:	692a      	ldr	r2, [r5, #16]
 80085e4:	3202      	adds	r2, #2
 80085e6:	0092      	lsls	r2, r2, #2
 80085e8:	f105 010c 	add.w	r1, r5, #12
 80085ec:	300c      	adds	r0, #12
 80085ee:	f7ff fa8e 	bl	8007b0e <memcpy>
 80085f2:	2201      	movs	r2, #1
 80085f4:	4631      	mov	r1, r6
 80085f6:	4648      	mov	r0, r9
 80085f8:	f000 fc46 	bl	8008e88 <__lshift>
 80085fc:	f10a 0301 	add.w	r3, sl, #1
 8008600:	9300      	str	r3, [sp, #0]
 8008602:	eb0a 030b 	add.w	r3, sl, fp
 8008606:	9308      	str	r3, [sp, #32]
 8008608:	9b04      	ldr	r3, [sp, #16]
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	462f      	mov	r7, r5
 8008610:	9306      	str	r3, [sp, #24]
 8008612:	4605      	mov	r5, r0
 8008614:	9b00      	ldr	r3, [sp, #0]
 8008616:	9802      	ldr	r0, [sp, #8]
 8008618:	4621      	mov	r1, r4
 800861a:	f103 3bff 	add.w	fp, r3, #4294967295
 800861e:	f7ff fa8b 	bl	8007b38 <quorem>
 8008622:	4603      	mov	r3, r0
 8008624:	3330      	adds	r3, #48	@ 0x30
 8008626:	9003      	str	r0, [sp, #12]
 8008628:	4639      	mov	r1, r7
 800862a:	9802      	ldr	r0, [sp, #8]
 800862c:	9309      	str	r3, [sp, #36]	@ 0x24
 800862e:	f000 fc97 	bl	8008f60 <__mcmp>
 8008632:	462a      	mov	r2, r5
 8008634:	9004      	str	r0, [sp, #16]
 8008636:	4621      	mov	r1, r4
 8008638:	4648      	mov	r0, r9
 800863a:	f000 fcad 	bl	8008f98 <__mdiff>
 800863e:	68c2      	ldr	r2, [r0, #12]
 8008640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008642:	4606      	mov	r6, r0
 8008644:	bb02      	cbnz	r2, 8008688 <_dtoa_r+0xa40>
 8008646:	4601      	mov	r1, r0
 8008648:	9802      	ldr	r0, [sp, #8]
 800864a:	f000 fc89 	bl	8008f60 <__mcmp>
 800864e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008650:	4602      	mov	r2, r0
 8008652:	4631      	mov	r1, r6
 8008654:	4648      	mov	r0, r9
 8008656:	920c      	str	r2, [sp, #48]	@ 0x30
 8008658:	9309      	str	r3, [sp, #36]	@ 0x24
 800865a:	f000 fa05 	bl	8008a68 <_Bfree>
 800865e:	9b07      	ldr	r3, [sp, #28]
 8008660:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008662:	9e00      	ldr	r6, [sp, #0]
 8008664:	ea42 0103 	orr.w	r1, r2, r3
 8008668:	9b06      	ldr	r3, [sp, #24]
 800866a:	4319      	orrs	r1, r3
 800866c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800866e:	d10d      	bne.n	800868c <_dtoa_r+0xa44>
 8008670:	2b39      	cmp	r3, #57	@ 0x39
 8008672:	d027      	beq.n	80086c4 <_dtoa_r+0xa7c>
 8008674:	9a04      	ldr	r2, [sp, #16]
 8008676:	2a00      	cmp	r2, #0
 8008678:	dd01      	ble.n	800867e <_dtoa_r+0xa36>
 800867a:	9b03      	ldr	r3, [sp, #12]
 800867c:	3331      	adds	r3, #49	@ 0x31
 800867e:	f88b 3000 	strb.w	r3, [fp]
 8008682:	e52e      	b.n	80080e2 <_dtoa_r+0x49a>
 8008684:	4628      	mov	r0, r5
 8008686:	e7b9      	b.n	80085fc <_dtoa_r+0x9b4>
 8008688:	2201      	movs	r2, #1
 800868a:	e7e2      	b.n	8008652 <_dtoa_r+0xa0a>
 800868c:	9904      	ldr	r1, [sp, #16]
 800868e:	2900      	cmp	r1, #0
 8008690:	db04      	blt.n	800869c <_dtoa_r+0xa54>
 8008692:	9807      	ldr	r0, [sp, #28]
 8008694:	4301      	orrs	r1, r0
 8008696:	9806      	ldr	r0, [sp, #24]
 8008698:	4301      	orrs	r1, r0
 800869a:	d120      	bne.n	80086de <_dtoa_r+0xa96>
 800869c:	2a00      	cmp	r2, #0
 800869e:	ddee      	ble.n	800867e <_dtoa_r+0xa36>
 80086a0:	9902      	ldr	r1, [sp, #8]
 80086a2:	9300      	str	r3, [sp, #0]
 80086a4:	2201      	movs	r2, #1
 80086a6:	4648      	mov	r0, r9
 80086a8:	f000 fbee 	bl	8008e88 <__lshift>
 80086ac:	4621      	mov	r1, r4
 80086ae:	9002      	str	r0, [sp, #8]
 80086b0:	f000 fc56 	bl	8008f60 <__mcmp>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	9b00      	ldr	r3, [sp, #0]
 80086b8:	dc02      	bgt.n	80086c0 <_dtoa_r+0xa78>
 80086ba:	d1e0      	bne.n	800867e <_dtoa_r+0xa36>
 80086bc:	07da      	lsls	r2, r3, #31
 80086be:	d5de      	bpl.n	800867e <_dtoa_r+0xa36>
 80086c0:	2b39      	cmp	r3, #57	@ 0x39
 80086c2:	d1da      	bne.n	800867a <_dtoa_r+0xa32>
 80086c4:	2339      	movs	r3, #57	@ 0x39
 80086c6:	f88b 3000 	strb.w	r3, [fp]
 80086ca:	4633      	mov	r3, r6
 80086cc:	461e      	mov	r6, r3
 80086ce:	3b01      	subs	r3, #1
 80086d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086d4:	2a39      	cmp	r2, #57	@ 0x39
 80086d6:	d04e      	beq.n	8008776 <_dtoa_r+0xb2e>
 80086d8:	3201      	adds	r2, #1
 80086da:	701a      	strb	r2, [r3, #0]
 80086dc:	e501      	b.n	80080e2 <_dtoa_r+0x49a>
 80086de:	2a00      	cmp	r2, #0
 80086e0:	dd03      	ble.n	80086ea <_dtoa_r+0xaa2>
 80086e2:	2b39      	cmp	r3, #57	@ 0x39
 80086e4:	d0ee      	beq.n	80086c4 <_dtoa_r+0xa7c>
 80086e6:	3301      	adds	r3, #1
 80086e8:	e7c9      	b.n	800867e <_dtoa_r+0xa36>
 80086ea:	9a00      	ldr	r2, [sp, #0]
 80086ec:	9908      	ldr	r1, [sp, #32]
 80086ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086f2:	428a      	cmp	r2, r1
 80086f4:	d028      	beq.n	8008748 <_dtoa_r+0xb00>
 80086f6:	9902      	ldr	r1, [sp, #8]
 80086f8:	2300      	movs	r3, #0
 80086fa:	220a      	movs	r2, #10
 80086fc:	4648      	mov	r0, r9
 80086fe:	f000 f9d5 	bl	8008aac <__multadd>
 8008702:	42af      	cmp	r7, r5
 8008704:	9002      	str	r0, [sp, #8]
 8008706:	f04f 0300 	mov.w	r3, #0
 800870a:	f04f 020a 	mov.w	r2, #10
 800870e:	4639      	mov	r1, r7
 8008710:	4648      	mov	r0, r9
 8008712:	d107      	bne.n	8008724 <_dtoa_r+0xadc>
 8008714:	f000 f9ca 	bl	8008aac <__multadd>
 8008718:	4607      	mov	r7, r0
 800871a:	4605      	mov	r5, r0
 800871c:	9b00      	ldr	r3, [sp, #0]
 800871e:	3301      	adds	r3, #1
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	e777      	b.n	8008614 <_dtoa_r+0x9cc>
 8008724:	f000 f9c2 	bl	8008aac <__multadd>
 8008728:	4629      	mov	r1, r5
 800872a:	4607      	mov	r7, r0
 800872c:	2300      	movs	r3, #0
 800872e:	220a      	movs	r2, #10
 8008730:	4648      	mov	r0, r9
 8008732:	f000 f9bb 	bl	8008aac <__multadd>
 8008736:	4605      	mov	r5, r0
 8008738:	e7f0      	b.n	800871c <_dtoa_r+0xad4>
 800873a:	f1bb 0f00 	cmp.w	fp, #0
 800873e:	bfcc      	ite	gt
 8008740:	465e      	movgt	r6, fp
 8008742:	2601      	movle	r6, #1
 8008744:	4456      	add	r6, sl
 8008746:	2700      	movs	r7, #0
 8008748:	9902      	ldr	r1, [sp, #8]
 800874a:	9300      	str	r3, [sp, #0]
 800874c:	2201      	movs	r2, #1
 800874e:	4648      	mov	r0, r9
 8008750:	f000 fb9a 	bl	8008e88 <__lshift>
 8008754:	4621      	mov	r1, r4
 8008756:	9002      	str	r0, [sp, #8]
 8008758:	f000 fc02 	bl	8008f60 <__mcmp>
 800875c:	2800      	cmp	r0, #0
 800875e:	dcb4      	bgt.n	80086ca <_dtoa_r+0xa82>
 8008760:	d102      	bne.n	8008768 <_dtoa_r+0xb20>
 8008762:	9b00      	ldr	r3, [sp, #0]
 8008764:	07db      	lsls	r3, r3, #31
 8008766:	d4b0      	bmi.n	80086ca <_dtoa_r+0xa82>
 8008768:	4633      	mov	r3, r6
 800876a:	461e      	mov	r6, r3
 800876c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008770:	2a30      	cmp	r2, #48	@ 0x30
 8008772:	d0fa      	beq.n	800876a <_dtoa_r+0xb22>
 8008774:	e4b5      	b.n	80080e2 <_dtoa_r+0x49a>
 8008776:	459a      	cmp	sl, r3
 8008778:	d1a8      	bne.n	80086cc <_dtoa_r+0xa84>
 800877a:	2331      	movs	r3, #49	@ 0x31
 800877c:	f108 0801 	add.w	r8, r8, #1
 8008780:	f88a 3000 	strb.w	r3, [sl]
 8008784:	e4ad      	b.n	80080e2 <_dtoa_r+0x49a>
 8008786:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008788:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80087e4 <_dtoa_r+0xb9c>
 800878c:	b11b      	cbz	r3, 8008796 <_dtoa_r+0xb4e>
 800878e:	f10a 0308 	add.w	r3, sl, #8
 8008792:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	4650      	mov	r0, sl
 8008798:	b017      	add	sp, #92	@ 0x5c
 800879a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879e:	9b07      	ldr	r3, [sp, #28]
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	f77f ae2e 	ble.w	8008402 <_dtoa_r+0x7ba>
 80087a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087a8:	9308      	str	r3, [sp, #32]
 80087aa:	2001      	movs	r0, #1
 80087ac:	e64d      	b.n	800844a <_dtoa_r+0x802>
 80087ae:	f1bb 0f00 	cmp.w	fp, #0
 80087b2:	f77f aed9 	ble.w	8008568 <_dtoa_r+0x920>
 80087b6:	4656      	mov	r6, sl
 80087b8:	9802      	ldr	r0, [sp, #8]
 80087ba:	4621      	mov	r1, r4
 80087bc:	f7ff f9bc 	bl	8007b38 <quorem>
 80087c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80087c4:	f806 3b01 	strb.w	r3, [r6], #1
 80087c8:	eba6 020a 	sub.w	r2, r6, sl
 80087cc:	4593      	cmp	fp, r2
 80087ce:	ddb4      	ble.n	800873a <_dtoa_r+0xaf2>
 80087d0:	9902      	ldr	r1, [sp, #8]
 80087d2:	2300      	movs	r3, #0
 80087d4:	220a      	movs	r2, #10
 80087d6:	4648      	mov	r0, r9
 80087d8:	f000 f968 	bl	8008aac <__multadd>
 80087dc:	9002      	str	r0, [sp, #8]
 80087de:	e7eb      	b.n	80087b8 <_dtoa_r+0xb70>
 80087e0:	0800badb 	.word	0x0800badb
 80087e4:	0800ba5f 	.word	0x0800ba5f

080087e8 <_free_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4605      	mov	r5, r0
 80087ec:	2900      	cmp	r1, #0
 80087ee:	d041      	beq.n	8008874 <_free_r+0x8c>
 80087f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087f4:	1f0c      	subs	r4, r1, #4
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	bfb8      	it	lt
 80087fa:	18e4      	addlt	r4, r4, r3
 80087fc:	f000 f8e8 	bl	80089d0 <__malloc_lock>
 8008800:	4a1d      	ldr	r2, [pc, #116]	@ (8008878 <_free_r+0x90>)
 8008802:	6813      	ldr	r3, [r2, #0]
 8008804:	b933      	cbnz	r3, 8008814 <_free_r+0x2c>
 8008806:	6063      	str	r3, [r4, #4]
 8008808:	6014      	str	r4, [r2, #0]
 800880a:	4628      	mov	r0, r5
 800880c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008810:	f000 b8e4 	b.w	80089dc <__malloc_unlock>
 8008814:	42a3      	cmp	r3, r4
 8008816:	d908      	bls.n	800882a <_free_r+0x42>
 8008818:	6820      	ldr	r0, [r4, #0]
 800881a:	1821      	adds	r1, r4, r0
 800881c:	428b      	cmp	r3, r1
 800881e:	bf01      	itttt	eq
 8008820:	6819      	ldreq	r1, [r3, #0]
 8008822:	685b      	ldreq	r3, [r3, #4]
 8008824:	1809      	addeq	r1, r1, r0
 8008826:	6021      	streq	r1, [r4, #0]
 8008828:	e7ed      	b.n	8008806 <_free_r+0x1e>
 800882a:	461a      	mov	r2, r3
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	b10b      	cbz	r3, 8008834 <_free_r+0x4c>
 8008830:	42a3      	cmp	r3, r4
 8008832:	d9fa      	bls.n	800882a <_free_r+0x42>
 8008834:	6811      	ldr	r1, [r2, #0]
 8008836:	1850      	adds	r0, r2, r1
 8008838:	42a0      	cmp	r0, r4
 800883a:	d10b      	bne.n	8008854 <_free_r+0x6c>
 800883c:	6820      	ldr	r0, [r4, #0]
 800883e:	4401      	add	r1, r0
 8008840:	1850      	adds	r0, r2, r1
 8008842:	4283      	cmp	r3, r0
 8008844:	6011      	str	r1, [r2, #0]
 8008846:	d1e0      	bne.n	800880a <_free_r+0x22>
 8008848:	6818      	ldr	r0, [r3, #0]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	6053      	str	r3, [r2, #4]
 800884e:	4408      	add	r0, r1
 8008850:	6010      	str	r0, [r2, #0]
 8008852:	e7da      	b.n	800880a <_free_r+0x22>
 8008854:	d902      	bls.n	800885c <_free_r+0x74>
 8008856:	230c      	movs	r3, #12
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	e7d6      	b.n	800880a <_free_r+0x22>
 800885c:	6820      	ldr	r0, [r4, #0]
 800885e:	1821      	adds	r1, r4, r0
 8008860:	428b      	cmp	r3, r1
 8008862:	bf04      	itt	eq
 8008864:	6819      	ldreq	r1, [r3, #0]
 8008866:	685b      	ldreq	r3, [r3, #4]
 8008868:	6063      	str	r3, [r4, #4]
 800886a:	bf04      	itt	eq
 800886c:	1809      	addeq	r1, r1, r0
 800886e:	6021      	streq	r1, [r4, #0]
 8008870:	6054      	str	r4, [r2, #4]
 8008872:	e7ca      	b.n	800880a <_free_r+0x22>
 8008874:	bd38      	pop	{r3, r4, r5, pc}
 8008876:	bf00      	nop
 8008878:	20000b68 	.word	0x20000b68

0800887c <malloc>:
 800887c:	4b02      	ldr	r3, [pc, #8]	@ (8008888 <malloc+0xc>)
 800887e:	4601      	mov	r1, r0
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	f000 b825 	b.w	80088d0 <_malloc_r>
 8008886:	bf00      	nop
 8008888:	20000018 	.word	0x20000018

0800888c <sbrk_aligned>:
 800888c:	b570      	push	{r4, r5, r6, lr}
 800888e:	4e0f      	ldr	r6, [pc, #60]	@ (80088cc <sbrk_aligned+0x40>)
 8008890:	460c      	mov	r4, r1
 8008892:	6831      	ldr	r1, [r6, #0]
 8008894:	4605      	mov	r5, r0
 8008896:	b911      	cbnz	r1, 800889e <sbrk_aligned+0x12>
 8008898:	f002 f996 	bl	800abc8 <_sbrk_r>
 800889c:	6030      	str	r0, [r6, #0]
 800889e:	4621      	mov	r1, r4
 80088a0:	4628      	mov	r0, r5
 80088a2:	f002 f991 	bl	800abc8 <_sbrk_r>
 80088a6:	1c43      	adds	r3, r0, #1
 80088a8:	d103      	bne.n	80088b2 <sbrk_aligned+0x26>
 80088aa:	f04f 34ff 	mov.w	r4, #4294967295
 80088ae:	4620      	mov	r0, r4
 80088b0:	bd70      	pop	{r4, r5, r6, pc}
 80088b2:	1cc4      	adds	r4, r0, #3
 80088b4:	f024 0403 	bic.w	r4, r4, #3
 80088b8:	42a0      	cmp	r0, r4
 80088ba:	d0f8      	beq.n	80088ae <sbrk_aligned+0x22>
 80088bc:	1a21      	subs	r1, r4, r0
 80088be:	4628      	mov	r0, r5
 80088c0:	f002 f982 	bl	800abc8 <_sbrk_r>
 80088c4:	3001      	adds	r0, #1
 80088c6:	d1f2      	bne.n	80088ae <sbrk_aligned+0x22>
 80088c8:	e7ef      	b.n	80088aa <sbrk_aligned+0x1e>
 80088ca:	bf00      	nop
 80088cc:	20000b64 	.word	0x20000b64

080088d0 <_malloc_r>:
 80088d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088d4:	1ccd      	adds	r5, r1, #3
 80088d6:	f025 0503 	bic.w	r5, r5, #3
 80088da:	3508      	adds	r5, #8
 80088dc:	2d0c      	cmp	r5, #12
 80088de:	bf38      	it	cc
 80088e0:	250c      	movcc	r5, #12
 80088e2:	2d00      	cmp	r5, #0
 80088e4:	4606      	mov	r6, r0
 80088e6:	db01      	blt.n	80088ec <_malloc_r+0x1c>
 80088e8:	42a9      	cmp	r1, r5
 80088ea:	d904      	bls.n	80088f6 <_malloc_r+0x26>
 80088ec:	230c      	movs	r3, #12
 80088ee:	6033      	str	r3, [r6, #0]
 80088f0:	2000      	movs	r0, #0
 80088f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089cc <_malloc_r+0xfc>
 80088fa:	f000 f869 	bl	80089d0 <__malloc_lock>
 80088fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008902:	461c      	mov	r4, r3
 8008904:	bb44      	cbnz	r4, 8008958 <_malloc_r+0x88>
 8008906:	4629      	mov	r1, r5
 8008908:	4630      	mov	r0, r6
 800890a:	f7ff ffbf 	bl	800888c <sbrk_aligned>
 800890e:	1c43      	adds	r3, r0, #1
 8008910:	4604      	mov	r4, r0
 8008912:	d158      	bne.n	80089c6 <_malloc_r+0xf6>
 8008914:	f8d8 4000 	ldr.w	r4, [r8]
 8008918:	4627      	mov	r7, r4
 800891a:	2f00      	cmp	r7, #0
 800891c:	d143      	bne.n	80089a6 <_malloc_r+0xd6>
 800891e:	2c00      	cmp	r4, #0
 8008920:	d04b      	beq.n	80089ba <_malloc_r+0xea>
 8008922:	6823      	ldr	r3, [r4, #0]
 8008924:	4639      	mov	r1, r7
 8008926:	4630      	mov	r0, r6
 8008928:	eb04 0903 	add.w	r9, r4, r3
 800892c:	f002 f94c 	bl	800abc8 <_sbrk_r>
 8008930:	4581      	cmp	r9, r0
 8008932:	d142      	bne.n	80089ba <_malloc_r+0xea>
 8008934:	6821      	ldr	r1, [r4, #0]
 8008936:	1a6d      	subs	r5, r5, r1
 8008938:	4629      	mov	r1, r5
 800893a:	4630      	mov	r0, r6
 800893c:	f7ff ffa6 	bl	800888c <sbrk_aligned>
 8008940:	3001      	adds	r0, #1
 8008942:	d03a      	beq.n	80089ba <_malloc_r+0xea>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	442b      	add	r3, r5
 8008948:	6023      	str	r3, [r4, #0]
 800894a:	f8d8 3000 	ldr.w	r3, [r8]
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	bb62      	cbnz	r2, 80089ac <_malloc_r+0xdc>
 8008952:	f8c8 7000 	str.w	r7, [r8]
 8008956:	e00f      	b.n	8008978 <_malloc_r+0xa8>
 8008958:	6822      	ldr	r2, [r4, #0]
 800895a:	1b52      	subs	r2, r2, r5
 800895c:	d420      	bmi.n	80089a0 <_malloc_r+0xd0>
 800895e:	2a0b      	cmp	r2, #11
 8008960:	d917      	bls.n	8008992 <_malloc_r+0xc2>
 8008962:	1961      	adds	r1, r4, r5
 8008964:	42a3      	cmp	r3, r4
 8008966:	6025      	str	r5, [r4, #0]
 8008968:	bf18      	it	ne
 800896a:	6059      	strne	r1, [r3, #4]
 800896c:	6863      	ldr	r3, [r4, #4]
 800896e:	bf08      	it	eq
 8008970:	f8c8 1000 	streq.w	r1, [r8]
 8008974:	5162      	str	r2, [r4, r5]
 8008976:	604b      	str	r3, [r1, #4]
 8008978:	4630      	mov	r0, r6
 800897a:	f000 f82f 	bl	80089dc <__malloc_unlock>
 800897e:	f104 000b 	add.w	r0, r4, #11
 8008982:	1d23      	adds	r3, r4, #4
 8008984:	f020 0007 	bic.w	r0, r0, #7
 8008988:	1ac2      	subs	r2, r0, r3
 800898a:	bf1c      	itt	ne
 800898c:	1a1b      	subne	r3, r3, r0
 800898e:	50a3      	strne	r3, [r4, r2]
 8008990:	e7af      	b.n	80088f2 <_malloc_r+0x22>
 8008992:	6862      	ldr	r2, [r4, #4]
 8008994:	42a3      	cmp	r3, r4
 8008996:	bf0c      	ite	eq
 8008998:	f8c8 2000 	streq.w	r2, [r8]
 800899c:	605a      	strne	r2, [r3, #4]
 800899e:	e7eb      	b.n	8008978 <_malloc_r+0xa8>
 80089a0:	4623      	mov	r3, r4
 80089a2:	6864      	ldr	r4, [r4, #4]
 80089a4:	e7ae      	b.n	8008904 <_malloc_r+0x34>
 80089a6:	463c      	mov	r4, r7
 80089a8:	687f      	ldr	r7, [r7, #4]
 80089aa:	e7b6      	b.n	800891a <_malloc_r+0x4a>
 80089ac:	461a      	mov	r2, r3
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	42a3      	cmp	r3, r4
 80089b2:	d1fb      	bne.n	80089ac <_malloc_r+0xdc>
 80089b4:	2300      	movs	r3, #0
 80089b6:	6053      	str	r3, [r2, #4]
 80089b8:	e7de      	b.n	8008978 <_malloc_r+0xa8>
 80089ba:	230c      	movs	r3, #12
 80089bc:	6033      	str	r3, [r6, #0]
 80089be:	4630      	mov	r0, r6
 80089c0:	f000 f80c 	bl	80089dc <__malloc_unlock>
 80089c4:	e794      	b.n	80088f0 <_malloc_r+0x20>
 80089c6:	6005      	str	r5, [r0, #0]
 80089c8:	e7d6      	b.n	8008978 <_malloc_r+0xa8>
 80089ca:	bf00      	nop
 80089cc:	20000b68 	.word	0x20000b68

080089d0 <__malloc_lock>:
 80089d0:	4801      	ldr	r0, [pc, #4]	@ (80089d8 <__malloc_lock+0x8>)
 80089d2:	f7ff b892 	b.w	8007afa <__retarget_lock_acquire_recursive>
 80089d6:	bf00      	nop
 80089d8:	20000b60 	.word	0x20000b60

080089dc <__malloc_unlock>:
 80089dc:	4801      	ldr	r0, [pc, #4]	@ (80089e4 <__malloc_unlock+0x8>)
 80089de:	f7ff b88d 	b.w	8007afc <__retarget_lock_release_recursive>
 80089e2:	bf00      	nop
 80089e4:	20000b60 	.word	0x20000b60

080089e8 <_Balloc>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	69c6      	ldr	r6, [r0, #28]
 80089ec:	4604      	mov	r4, r0
 80089ee:	460d      	mov	r5, r1
 80089f0:	b976      	cbnz	r6, 8008a10 <_Balloc+0x28>
 80089f2:	2010      	movs	r0, #16
 80089f4:	f7ff ff42 	bl	800887c <malloc>
 80089f8:	4602      	mov	r2, r0
 80089fa:	61e0      	str	r0, [r4, #28]
 80089fc:	b920      	cbnz	r0, 8008a08 <_Balloc+0x20>
 80089fe:	4b18      	ldr	r3, [pc, #96]	@ (8008a60 <_Balloc+0x78>)
 8008a00:	4818      	ldr	r0, [pc, #96]	@ (8008a64 <_Balloc+0x7c>)
 8008a02:	216b      	movs	r1, #107	@ 0x6b
 8008a04:	f002 f8f8 	bl	800abf8 <__assert_func>
 8008a08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a0c:	6006      	str	r6, [r0, #0]
 8008a0e:	60c6      	str	r6, [r0, #12]
 8008a10:	69e6      	ldr	r6, [r4, #28]
 8008a12:	68f3      	ldr	r3, [r6, #12]
 8008a14:	b183      	cbz	r3, 8008a38 <_Balloc+0x50>
 8008a16:	69e3      	ldr	r3, [r4, #28]
 8008a18:	68db      	ldr	r3, [r3, #12]
 8008a1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a1e:	b9b8      	cbnz	r0, 8008a50 <_Balloc+0x68>
 8008a20:	2101      	movs	r1, #1
 8008a22:	fa01 f605 	lsl.w	r6, r1, r5
 8008a26:	1d72      	adds	r2, r6, #5
 8008a28:	0092      	lsls	r2, r2, #2
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f002 f902 	bl	800ac34 <_calloc_r>
 8008a30:	b160      	cbz	r0, 8008a4c <_Balloc+0x64>
 8008a32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a36:	e00e      	b.n	8008a56 <_Balloc+0x6e>
 8008a38:	2221      	movs	r2, #33	@ 0x21
 8008a3a:	2104      	movs	r1, #4
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f002 f8f9 	bl	800ac34 <_calloc_r>
 8008a42:	69e3      	ldr	r3, [r4, #28]
 8008a44:	60f0      	str	r0, [r6, #12]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1e4      	bne.n	8008a16 <_Balloc+0x2e>
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	bd70      	pop	{r4, r5, r6, pc}
 8008a50:	6802      	ldr	r2, [r0, #0]
 8008a52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a56:	2300      	movs	r3, #0
 8008a58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a5c:	e7f7      	b.n	8008a4e <_Balloc+0x66>
 8008a5e:	bf00      	nop
 8008a60:	0800ba6c 	.word	0x0800ba6c
 8008a64:	0800baec 	.word	0x0800baec

08008a68 <_Bfree>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	69c6      	ldr	r6, [r0, #28]
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	b976      	cbnz	r6, 8008a90 <_Bfree+0x28>
 8008a72:	2010      	movs	r0, #16
 8008a74:	f7ff ff02 	bl	800887c <malloc>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	61e8      	str	r0, [r5, #28]
 8008a7c:	b920      	cbnz	r0, 8008a88 <_Bfree+0x20>
 8008a7e:	4b09      	ldr	r3, [pc, #36]	@ (8008aa4 <_Bfree+0x3c>)
 8008a80:	4809      	ldr	r0, [pc, #36]	@ (8008aa8 <_Bfree+0x40>)
 8008a82:	218f      	movs	r1, #143	@ 0x8f
 8008a84:	f002 f8b8 	bl	800abf8 <__assert_func>
 8008a88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a8c:	6006      	str	r6, [r0, #0]
 8008a8e:	60c6      	str	r6, [r0, #12]
 8008a90:	b13c      	cbz	r4, 8008aa2 <_Bfree+0x3a>
 8008a92:	69eb      	ldr	r3, [r5, #28]
 8008a94:	6862      	ldr	r2, [r4, #4]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a9c:	6021      	str	r1, [r4, #0]
 8008a9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008aa2:	bd70      	pop	{r4, r5, r6, pc}
 8008aa4:	0800ba6c 	.word	0x0800ba6c
 8008aa8:	0800baec 	.word	0x0800baec

08008aac <__multadd>:
 8008aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab0:	690d      	ldr	r5, [r1, #16]
 8008ab2:	4607      	mov	r7, r0
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	461e      	mov	r6, r3
 8008ab8:	f101 0c14 	add.w	ip, r1, #20
 8008abc:	2000      	movs	r0, #0
 8008abe:	f8dc 3000 	ldr.w	r3, [ip]
 8008ac2:	b299      	uxth	r1, r3
 8008ac4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ac8:	0c1e      	lsrs	r6, r3, #16
 8008aca:	0c0b      	lsrs	r3, r1, #16
 8008acc:	fb02 3306 	mla	r3, r2, r6, r3
 8008ad0:	b289      	uxth	r1, r1
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ad8:	4285      	cmp	r5, r0
 8008ada:	f84c 1b04 	str.w	r1, [ip], #4
 8008ade:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ae2:	dcec      	bgt.n	8008abe <__multadd+0x12>
 8008ae4:	b30e      	cbz	r6, 8008b2a <__multadd+0x7e>
 8008ae6:	68a3      	ldr	r3, [r4, #8]
 8008ae8:	42ab      	cmp	r3, r5
 8008aea:	dc19      	bgt.n	8008b20 <__multadd+0x74>
 8008aec:	6861      	ldr	r1, [r4, #4]
 8008aee:	4638      	mov	r0, r7
 8008af0:	3101      	adds	r1, #1
 8008af2:	f7ff ff79 	bl	80089e8 <_Balloc>
 8008af6:	4680      	mov	r8, r0
 8008af8:	b928      	cbnz	r0, 8008b06 <__multadd+0x5a>
 8008afa:	4602      	mov	r2, r0
 8008afc:	4b0c      	ldr	r3, [pc, #48]	@ (8008b30 <__multadd+0x84>)
 8008afe:	480d      	ldr	r0, [pc, #52]	@ (8008b34 <__multadd+0x88>)
 8008b00:	21ba      	movs	r1, #186	@ 0xba
 8008b02:	f002 f879 	bl	800abf8 <__assert_func>
 8008b06:	6922      	ldr	r2, [r4, #16]
 8008b08:	3202      	adds	r2, #2
 8008b0a:	f104 010c 	add.w	r1, r4, #12
 8008b0e:	0092      	lsls	r2, r2, #2
 8008b10:	300c      	adds	r0, #12
 8008b12:	f7fe fffc 	bl	8007b0e <memcpy>
 8008b16:	4621      	mov	r1, r4
 8008b18:	4638      	mov	r0, r7
 8008b1a:	f7ff ffa5 	bl	8008a68 <_Bfree>
 8008b1e:	4644      	mov	r4, r8
 8008b20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b24:	3501      	adds	r5, #1
 8008b26:	615e      	str	r6, [r3, #20]
 8008b28:	6125      	str	r5, [r4, #16]
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b30:	0800badb 	.word	0x0800badb
 8008b34:	0800baec 	.word	0x0800baec

08008b38 <__s2b>:
 8008b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	4615      	mov	r5, r2
 8008b40:	461f      	mov	r7, r3
 8008b42:	2209      	movs	r2, #9
 8008b44:	3308      	adds	r3, #8
 8008b46:	4606      	mov	r6, r0
 8008b48:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	2201      	movs	r2, #1
 8008b50:	429a      	cmp	r2, r3
 8008b52:	db09      	blt.n	8008b68 <__s2b+0x30>
 8008b54:	4630      	mov	r0, r6
 8008b56:	f7ff ff47 	bl	80089e8 <_Balloc>
 8008b5a:	b940      	cbnz	r0, 8008b6e <__s2b+0x36>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	4b19      	ldr	r3, [pc, #100]	@ (8008bc4 <__s2b+0x8c>)
 8008b60:	4819      	ldr	r0, [pc, #100]	@ (8008bc8 <__s2b+0x90>)
 8008b62:	21d3      	movs	r1, #211	@ 0xd3
 8008b64:	f002 f848 	bl	800abf8 <__assert_func>
 8008b68:	0052      	lsls	r2, r2, #1
 8008b6a:	3101      	adds	r1, #1
 8008b6c:	e7f0      	b.n	8008b50 <__s2b+0x18>
 8008b6e:	9b08      	ldr	r3, [sp, #32]
 8008b70:	6143      	str	r3, [r0, #20]
 8008b72:	2d09      	cmp	r5, #9
 8008b74:	f04f 0301 	mov.w	r3, #1
 8008b78:	6103      	str	r3, [r0, #16]
 8008b7a:	dd16      	ble.n	8008baa <__s2b+0x72>
 8008b7c:	f104 0909 	add.w	r9, r4, #9
 8008b80:	46c8      	mov	r8, r9
 8008b82:	442c      	add	r4, r5
 8008b84:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b88:	4601      	mov	r1, r0
 8008b8a:	3b30      	subs	r3, #48	@ 0x30
 8008b8c:	220a      	movs	r2, #10
 8008b8e:	4630      	mov	r0, r6
 8008b90:	f7ff ff8c 	bl	8008aac <__multadd>
 8008b94:	45a0      	cmp	r8, r4
 8008b96:	d1f5      	bne.n	8008b84 <__s2b+0x4c>
 8008b98:	f1a5 0408 	sub.w	r4, r5, #8
 8008b9c:	444c      	add	r4, r9
 8008b9e:	1b2d      	subs	r5, r5, r4
 8008ba0:	1963      	adds	r3, r4, r5
 8008ba2:	42bb      	cmp	r3, r7
 8008ba4:	db04      	blt.n	8008bb0 <__s2b+0x78>
 8008ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008baa:	340a      	adds	r4, #10
 8008bac:	2509      	movs	r5, #9
 8008bae:	e7f6      	b.n	8008b9e <__s2b+0x66>
 8008bb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bb4:	4601      	mov	r1, r0
 8008bb6:	3b30      	subs	r3, #48	@ 0x30
 8008bb8:	220a      	movs	r2, #10
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f7ff ff76 	bl	8008aac <__multadd>
 8008bc0:	e7ee      	b.n	8008ba0 <__s2b+0x68>
 8008bc2:	bf00      	nop
 8008bc4:	0800badb 	.word	0x0800badb
 8008bc8:	0800baec 	.word	0x0800baec

08008bcc <__hi0bits>:
 8008bcc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	bf36      	itet	cc
 8008bd4:	0403      	lslcc	r3, r0, #16
 8008bd6:	2000      	movcs	r0, #0
 8008bd8:	2010      	movcc	r0, #16
 8008bda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bde:	bf3c      	itt	cc
 8008be0:	021b      	lslcc	r3, r3, #8
 8008be2:	3008      	addcc	r0, #8
 8008be4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008be8:	bf3c      	itt	cc
 8008bea:	011b      	lslcc	r3, r3, #4
 8008bec:	3004      	addcc	r0, #4
 8008bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf2:	bf3c      	itt	cc
 8008bf4:	009b      	lslcc	r3, r3, #2
 8008bf6:	3002      	addcc	r0, #2
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	db05      	blt.n	8008c08 <__hi0bits+0x3c>
 8008bfc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c00:	f100 0001 	add.w	r0, r0, #1
 8008c04:	bf08      	it	eq
 8008c06:	2020      	moveq	r0, #32
 8008c08:	4770      	bx	lr

08008c0a <__lo0bits>:
 8008c0a:	6803      	ldr	r3, [r0, #0]
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	f013 0007 	ands.w	r0, r3, #7
 8008c12:	d00b      	beq.n	8008c2c <__lo0bits+0x22>
 8008c14:	07d9      	lsls	r1, r3, #31
 8008c16:	d421      	bmi.n	8008c5c <__lo0bits+0x52>
 8008c18:	0798      	lsls	r0, r3, #30
 8008c1a:	bf49      	itett	mi
 8008c1c:	085b      	lsrmi	r3, r3, #1
 8008c1e:	089b      	lsrpl	r3, r3, #2
 8008c20:	2001      	movmi	r0, #1
 8008c22:	6013      	strmi	r3, [r2, #0]
 8008c24:	bf5c      	itt	pl
 8008c26:	6013      	strpl	r3, [r2, #0]
 8008c28:	2002      	movpl	r0, #2
 8008c2a:	4770      	bx	lr
 8008c2c:	b299      	uxth	r1, r3
 8008c2e:	b909      	cbnz	r1, 8008c34 <__lo0bits+0x2a>
 8008c30:	0c1b      	lsrs	r3, r3, #16
 8008c32:	2010      	movs	r0, #16
 8008c34:	b2d9      	uxtb	r1, r3
 8008c36:	b909      	cbnz	r1, 8008c3c <__lo0bits+0x32>
 8008c38:	3008      	adds	r0, #8
 8008c3a:	0a1b      	lsrs	r3, r3, #8
 8008c3c:	0719      	lsls	r1, r3, #28
 8008c3e:	bf04      	itt	eq
 8008c40:	091b      	lsreq	r3, r3, #4
 8008c42:	3004      	addeq	r0, #4
 8008c44:	0799      	lsls	r1, r3, #30
 8008c46:	bf04      	itt	eq
 8008c48:	089b      	lsreq	r3, r3, #2
 8008c4a:	3002      	addeq	r0, #2
 8008c4c:	07d9      	lsls	r1, r3, #31
 8008c4e:	d403      	bmi.n	8008c58 <__lo0bits+0x4e>
 8008c50:	085b      	lsrs	r3, r3, #1
 8008c52:	f100 0001 	add.w	r0, r0, #1
 8008c56:	d003      	beq.n	8008c60 <__lo0bits+0x56>
 8008c58:	6013      	str	r3, [r2, #0]
 8008c5a:	4770      	bx	lr
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	4770      	bx	lr
 8008c60:	2020      	movs	r0, #32
 8008c62:	4770      	bx	lr

08008c64 <__i2b>:
 8008c64:	b510      	push	{r4, lr}
 8008c66:	460c      	mov	r4, r1
 8008c68:	2101      	movs	r1, #1
 8008c6a:	f7ff febd 	bl	80089e8 <_Balloc>
 8008c6e:	4602      	mov	r2, r0
 8008c70:	b928      	cbnz	r0, 8008c7e <__i2b+0x1a>
 8008c72:	4b05      	ldr	r3, [pc, #20]	@ (8008c88 <__i2b+0x24>)
 8008c74:	4805      	ldr	r0, [pc, #20]	@ (8008c8c <__i2b+0x28>)
 8008c76:	f240 1145 	movw	r1, #325	@ 0x145
 8008c7a:	f001 ffbd 	bl	800abf8 <__assert_func>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	6144      	str	r4, [r0, #20]
 8008c82:	6103      	str	r3, [r0, #16]
 8008c84:	bd10      	pop	{r4, pc}
 8008c86:	bf00      	nop
 8008c88:	0800badb 	.word	0x0800badb
 8008c8c:	0800baec 	.word	0x0800baec

08008c90 <__multiply>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	4617      	mov	r7, r2
 8008c96:	690a      	ldr	r2, [r1, #16]
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	bfa8      	it	ge
 8008c9e:	463b      	movge	r3, r7
 8008ca0:	4689      	mov	r9, r1
 8008ca2:	bfa4      	itt	ge
 8008ca4:	460f      	movge	r7, r1
 8008ca6:	4699      	movge	r9, r3
 8008ca8:	693d      	ldr	r5, [r7, #16]
 8008caa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	eb05 060a 	add.w	r6, r5, sl
 8008cb6:	42b3      	cmp	r3, r6
 8008cb8:	b085      	sub	sp, #20
 8008cba:	bfb8      	it	lt
 8008cbc:	3101      	addlt	r1, #1
 8008cbe:	f7ff fe93 	bl	80089e8 <_Balloc>
 8008cc2:	b930      	cbnz	r0, 8008cd2 <__multiply+0x42>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	4b41      	ldr	r3, [pc, #260]	@ (8008dcc <__multiply+0x13c>)
 8008cc8:	4841      	ldr	r0, [pc, #260]	@ (8008dd0 <__multiply+0x140>)
 8008cca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cce:	f001 ff93 	bl	800abf8 <__assert_func>
 8008cd2:	f100 0414 	add.w	r4, r0, #20
 8008cd6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008cda:	4623      	mov	r3, r4
 8008cdc:	2200      	movs	r2, #0
 8008cde:	4573      	cmp	r3, lr
 8008ce0:	d320      	bcc.n	8008d24 <__multiply+0x94>
 8008ce2:	f107 0814 	add.w	r8, r7, #20
 8008ce6:	f109 0114 	add.w	r1, r9, #20
 8008cea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008cee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008cf2:	9302      	str	r3, [sp, #8]
 8008cf4:	1beb      	subs	r3, r5, r7
 8008cf6:	3b15      	subs	r3, #21
 8008cf8:	f023 0303 	bic.w	r3, r3, #3
 8008cfc:	3304      	adds	r3, #4
 8008cfe:	3715      	adds	r7, #21
 8008d00:	42bd      	cmp	r5, r7
 8008d02:	bf38      	it	cc
 8008d04:	2304      	movcc	r3, #4
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	9b02      	ldr	r3, [sp, #8]
 8008d0a:	9103      	str	r1, [sp, #12]
 8008d0c:	428b      	cmp	r3, r1
 8008d0e:	d80c      	bhi.n	8008d2a <__multiply+0x9a>
 8008d10:	2e00      	cmp	r6, #0
 8008d12:	dd03      	ble.n	8008d1c <__multiply+0x8c>
 8008d14:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d055      	beq.n	8008dc8 <__multiply+0x138>
 8008d1c:	6106      	str	r6, [r0, #16]
 8008d1e:	b005      	add	sp, #20
 8008d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d24:	f843 2b04 	str.w	r2, [r3], #4
 8008d28:	e7d9      	b.n	8008cde <__multiply+0x4e>
 8008d2a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d2e:	f1ba 0f00 	cmp.w	sl, #0
 8008d32:	d01f      	beq.n	8008d74 <__multiply+0xe4>
 8008d34:	46c4      	mov	ip, r8
 8008d36:	46a1      	mov	r9, r4
 8008d38:	2700      	movs	r7, #0
 8008d3a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d3e:	f8d9 3000 	ldr.w	r3, [r9]
 8008d42:	fa1f fb82 	uxth.w	fp, r2
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d4c:	443b      	add	r3, r7
 8008d4e:	f8d9 7000 	ldr.w	r7, [r9]
 8008d52:	0c12      	lsrs	r2, r2, #16
 8008d54:	0c3f      	lsrs	r7, r7, #16
 8008d56:	fb0a 7202 	mla	r2, sl, r2, r7
 8008d5a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d64:	4565      	cmp	r5, ip
 8008d66:	f849 3b04 	str.w	r3, [r9], #4
 8008d6a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008d6e:	d8e4      	bhi.n	8008d3a <__multiply+0xaa>
 8008d70:	9b01      	ldr	r3, [sp, #4]
 8008d72:	50e7      	str	r7, [r4, r3]
 8008d74:	9b03      	ldr	r3, [sp, #12]
 8008d76:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d7a:	3104      	adds	r1, #4
 8008d7c:	f1b9 0f00 	cmp.w	r9, #0
 8008d80:	d020      	beq.n	8008dc4 <__multiply+0x134>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	4647      	mov	r7, r8
 8008d86:	46a4      	mov	ip, r4
 8008d88:	f04f 0a00 	mov.w	sl, #0
 8008d8c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008d90:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008d94:	fb09 220b 	mla	r2, r9, fp, r2
 8008d98:	4452      	add	r2, sl
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008da0:	f84c 3b04 	str.w	r3, [ip], #4
 8008da4:	f857 3b04 	ldr.w	r3, [r7], #4
 8008da8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dac:	f8bc 3000 	ldrh.w	r3, [ip]
 8008db0:	fb09 330a 	mla	r3, r9, sl, r3
 8008db4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008db8:	42bd      	cmp	r5, r7
 8008dba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dbe:	d8e5      	bhi.n	8008d8c <__multiply+0xfc>
 8008dc0:	9a01      	ldr	r2, [sp, #4]
 8008dc2:	50a3      	str	r3, [r4, r2]
 8008dc4:	3404      	adds	r4, #4
 8008dc6:	e79f      	b.n	8008d08 <__multiply+0x78>
 8008dc8:	3e01      	subs	r6, #1
 8008dca:	e7a1      	b.n	8008d10 <__multiply+0x80>
 8008dcc:	0800badb 	.word	0x0800badb
 8008dd0:	0800baec 	.word	0x0800baec

08008dd4 <__pow5mult>:
 8008dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dd8:	4615      	mov	r5, r2
 8008dda:	f012 0203 	ands.w	r2, r2, #3
 8008dde:	4607      	mov	r7, r0
 8008de0:	460e      	mov	r6, r1
 8008de2:	d007      	beq.n	8008df4 <__pow5mult+0x20>
 8008de4:	4c25      	ldr	r4, [pc, #148]	@ (8008e7c <__pow5mult+0xa8>)
 8008de6:	3a01      	subs	r2, #1
 8008de8:	2300      	movs	r3, #0
 8008dea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008dee:	f7ff fe5d 	bl	8008aac <__multadd>
 8008df2:	4606      	mov	r6, r0
 8008df4:	10ad      	asrs	r5, r5, #2
 8008df6:	d03d      	beq.n	8008e74 <__pow5mult+0xa0>
 8008df8:	69fc      	ldr	r4, [r7, #28]
 8008dfa:	b97c      	cbnz	r4, 8008e1c <__pow5mult+0x48>
 8008dfc:	2010      	movs	r0, #16
 8008dfe:	f7ff fd3d 	bl	800887c <malloc>
 8008e02:	4602      	mov	r2, r0
 8008e04:	61f8      	str	r0, [r7, #28]
 8008e06:	b928      	cbnz	r0, 8008e14 <__pow5mult+0x40>
 8008e08:	4b1d      	ldr	r3, [pc, #116]	@ (8008e80 <__pow5mult+0xac>)
 8008e0a:	481e      	ldr	r0, [pc, #120]	@ (8008e84 <__pow5mult+0xb0>)
 8008e0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e10:	f001 fef2 	bl	800abf8 <__assert_func>
 8008e14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e18:	6004      	str	r4, [r0, #0]
 8008e1a:	60c4      	str	r4, [r0, #12]
 8008e1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e24:	b94c      	cbnz	r4, 8008e3a <__pow5mult+0x66>
 8008e26:	f240 2171 	movw	r1, #625	@ 0x271
 8008e2a:	4638      	mov	r0, r7
 8008e2c:	f7ff ff1a 	bl	8008c64 <__i2b>
 8008e30:	2300      	movs	r3, #0
 8008e32:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e36:	4604      	mov	r4, r0
 8008e38:	6003      	str	r3, [r0, #0]
 8008e3a:	f04f 0900 	mov.w	r9, #0
 8008e3e:	07eb      	lsls	r3, r5, #31
 8008e40:	d50a      	bpl.n	8008e58 <__pow5mult+0x84>
 8008e42:	4631      	mov	r1, r6
 8008e44:	4622      	mov	r2, r4
 8008e46:	4638      	mov	r0, r7
 8008e48:	f7ff ff22 	bl	8008c90 <__multiply>
 8008e4c:	4631      	mov	r1, r6
 8008e4e:	4680      	mov	r8, r0
 8008e50:	4638      	mov	r0, r7
 8008e52:	f7ff fe09 	bl	8008a68 <_Bfree>
 8008e56:	4646      	mov	r6, r8
 8008e58:	106d      	asrs	r5, r5, #1
 8008e5a:	d00b      	beq.n	8008e74 <__pow5mult+0xa0>
 8008e5c:	6820      	ldr	r0, [r4, #0]
 8008e5e:	b938      	cbnz	r0, 8008e70 <__pow5mult+0x9c>
 8008e60:	4622      	mov	r2, r4
 8008e62:	4621      	mov	r1, r4
 8008e64:	4638      	mov	r0, r7
 8008e66:	f7ff ff13 	bl	8008c90 <__multiply>
 8008e6a:	6020      	str	r0, [r4, #0]
 8008e6c:	f8c0 9000 	str.w	r9, [r0]
 8008e70:	4604      	mov	r4, r0
 8008e72:	e7e4      	b.n	8008e3e <__pow5mult+0x6a>
 8008e74:	4630      	mov	r0, r6
 8008e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e7a:	bf00      	nop
 8008e7c:	0800bc18 	.word	0x0800bc18
 8008e80:	0800ba6c 	.word	0x0800ba6c
 8008e84:	0800baec 	.word	0x0800baec

08008e88 <__lshift>:
 8008e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e8c:	460c      	mov	r4, r1
 8008e8e:	6849      	ldr	r1, [r1, #4]
 8008e90:	6923      	ldr	r3, [r4, #16]
 8008e92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e96:	68a3      	ldr	r3, [r4, #8]
 8008e98:	4607      	mov	r7, r0
 8008e9a:	4691      	mov	r9, r2
 8008e9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ea0:	f108 0601 	add.w	r6, r8, #1
 8008ea4:	42b3      	cmp	r3, r6
 8008ea6:	db0b      	blt.n	8008ec0 <__lshift+0x38>
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	f7ff fd9d 	bl	80089e8 <_Balloc>
 8008eae:	4605      	mov	r5, r0
 8008eb0:	b948      	cbnz	r0, 8008ec6 <__lshift+0x3e>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	4b28      	ldr	r3, [pc, #160]	@ (8008f58 <__lshift+0xd0>)
 8008eb6:	4829      	ldr	r0, [pc, #164]	@ (8008f5c <__lshift+0xd4>)
 8008eb8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ebc:	f001 fe9c 	bl	800abf8 <__assert_func>
 8008ec0:	3101      	adds	r1, #1
 8008ec2:	005b      	lsls	r3, r3, #1
 8008ec4:	e7ee      	b.n	8008ea4 <__lshift+0x1c>
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	f100 0114 	add.w	r1, r0, #20
 8008ecc:	f100 0210 	add.w	r2, r0, #16
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	4553      	cmp	r3, sl
 8008ed4:	db33      	blt.n	8008f3e <__lshift+0xb6>
 8008ed6:	6920      	ldr	r0, [r4, #16]
 8008ed8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008edc:	f104 0314 	add.w	r3, r4, #20
 8008ee0:	f019 091f 	ands.w	r9, r9, #31
 8008ee4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ee8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008eec:	d02b      	beq.n	8008f46 <__lshift+0xbe>
 8008eee:	f1c9 0e20 	rsb	lr, r9, #32
 8008ef2:	468a      	mov	sl, r1
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	6818      	ldr	r0, [r3, #0]
 8008ef8:	fa00 f009 	lsl.w	r0, r0, r9
 8008efc:	4310      	orrs	r0, r2
 8008efe:	f84a 0b04 	str.w	r0, [sl], #4
 8008f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f06:	459c      	cmp	ip, r3
 8008f08:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f0c:	d8f3      	bhi.n	8008ef6 <__lshift+0x6e>
 8008f0e:	ebac 0304 	sub.w	r3, ip, r4
 8008f12:	3b15      	subs	r3, #21
 8008f14:	f023 0303 	bic.w	r3, r3, #3
 8008f18:	3304      	adds	r3, #4
 8008f1a:	f104 0015 	add.w	r0, r4, #21
 8008f1e:	4560      	cmp	r0, ip
 8008f20:	bf88      	it	hi
 8008f22:	2304      	movhi	r3, #4
 8008f24:	50ca      	str	r2, [r1, r3]
 8008f26:	b10a      	cbz	r2, 8008f2c <__lshift+0xa4>
 8008f28:	f108 0602 	add.w	r6, r8, #2
 8008f2c:	3e01      	subs	r6, #1
 8008f2e:	4638      	mov	r0, r7
 8008f30:	612e      	str	r6, [r5, #16]
 8008f32:	4621      	mov	r1, r4
 8008f34:	f7ff fd98 	bl	8008a68 <_Bfree>
 8008f38:	4628      	mov	r0, r5
 8008f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f42:	3301      	adds	r3, #1
 8008f44:	e7c5      	b.n	8008ed2 <__lshift+0x4a>
 8008f46:	3904      	subs	r1, #4
 8008f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f50:	459c      	cmp	ip, r3
 8008f52:	d8f9      	bhi.n	8008f48 <__lshift+0xc0>
 8008f54:	e7ea      	b.n	8008f2c <__lshift+0xa4>
 8008f56:	bf00      	nop
 8008f58:	0800badb 	.word	0x0800badb
 8008f5c:	0800baec 	.word	0x0800baec

08008f60 <__mcmp>:
 8008f60:	690a      	ldr	r2, [r1, #16]
 8008f62:	4603      	mov	r3, r0
 8008f64:	6900      	ldr	r0, [r0, #16]
 8008f66:	1a80      	subs	r0, r0, r2
 8008f68:	b530      	push	{r4, r5, lr}
 8008f6a:	d10e      	bne.n	8008f8a <__mcmp+0x2a>
 8008f6c:	3314      	adds	r3, #20
 8008f6e:	3114      	adds	r1, #20
 8008f70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f80:	4295      	cmp	r5, r2
 8008f82:	d003      	beq.n	8008f8c <__mcmp+0x2c>
 8008f84:	d205      	bcs.n	8008f92 <__mcmp+0x32>
 8008f86:	f04f 30ff 	mov.w	r0, #4294967295
 8008f8a:	bd30      	pop	{r4, r5, pc}
 8008f8c:	42a3      	cmp	r3, r4
 8008f8e:	d3f3      	bcc.n	8008f78 <__mcmp+0x18>
 8008f90:	e7fb      	b.n	8008f8a <__mcmp+0x2a>
 8008f92:	2001      	movs	r0, #1
 8008f94:	e7f9      	b.n	8008f8a <__mcmp+0x2a>
	...

08008f98 <__mdiff>:
 8008f98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	4689      	mov	r9, r1
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	4648      	mov	r0, r9
 8008fa4:	4614      	mov	r4, r2
 8008fa6:	f7ff ffdb 	bl	8008f60 <__mcmp>
 8008faa:	1e05      	subs	r5, r0, #0
 8008fac:	d112      	bne.n	8008fd4 <__mdiff+0x3c>
 8008fae:	4629      	mov	r1, r5
 8008fb0:	4630      	mov	r0, r6
 8008fb2:	f7ff fd19 	bl	80089e8 <_Balloc>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	b928      	cbnz	r0, 8008fc6 <__mdiff+0x2e>
 8008fba:	4b3f      	ldr	r3, [pc, #252]	@ (80090b8 <__mdiff+0x120>)
 8008fbc:	f240 2137 	movw	r1, #567	@ 0x237
 8008fc0:	483e      	ldr	r0, [pc, #248]	@ (80090bc <__mdiff+0x124>)
 8008fc2:	f001 fe19 	bl	800abf8 <__assert_func>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fcc:	4610      	mov	r0, r2
 8008fce:	b003      	add	sp, #12
 8008fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd4:	bfbc      	itt	lt
 8008fd6:	464b      	movlt	r3, r9
 8008fd8:	46a1      	movlt	r9, r4
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008fe0:	bfba      	itte	lt
 8008fe2:	461c      	movlt	r4, r3
 8008fe4:	2501      	movlt	r5, #1
 8008fe6:	2500      	movge	r5, #0
 8008fe8:	f7ff fcfe 	bl	80089e8 <_Balloc>
 8008fec:	4602      	mov	r2, r0
 8008fee:	b918      	cbnz	r0, 8008ff8 <__mdiff+0x60>
 8008ff0:	4b31      	ldr	r3, [pc, #196]	@ (80090b8 <__mdiff+0x120>)
 8008ff2:	f240 2145 	movw	r1, #581	@ 0x245
 8008ff6:	e7e3      	b.n	8008fc0 <__mdiff+0x28>
 8008ff8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ffc:	6926      	ldr	r6, [r4, #16]
 8008ffe:	60c5      	str	r5, [r0, #12]
 8009000:	f109 0310 	add.w	r3, r9, #16
 8009004:	f109 0514 	add.w	r5, r9, #20
 8009008:	f104 0e14 	add.w	lr, r4, #20
 800900c:	f100 0b14 	add.w	fp, r0, #20
 8009010:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009014:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009018:	9301      	str	r3, [sp, #4]
 800901a:	46d9      	mov	r9, fp
 800901c:	f04f 0c00 	mov.w	ip, #0
 8009020:	9b01      	ldr	r3, [sp, #4]
 8009022:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009026:	f853 af04 	ldr.w	sl, [r3, #4]!
 800902a:	9301      	str	r3, [sp, #4]
 800902c:	fa1f f38a 	uxth.w	r3, sl
 8009030:	4619      	mov	r1, r3
 8009032:	b283      	uxth	r3, r0
 8009034:	1acb      	subs	r3, r1, r3
 8009036:	0c00      	lsrs	r0, r0, #16
 8009038:	4463      	add	r3, ip
 800903a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800903e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009042:	b29b      	uxth	r3, r3
 8009044:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009048:	4576      	cmp	r6, lr
 800904a:	f849 3b04 	str.w	r3, [r9], #4
 800904e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009052:	d8e5      	bhi.n	8009020 <__mdiff+0x88>
 8009054:	1b33      	subs	r3, r6, r4
 8009056:	3b15      	subs	r3, #21
 8009058:	f023 0303 	bic.w	r3, r3, #3
 800905c:	3415      	adds	r4, #21
 800905e:	3304      	adds	r3, #4
 8009060:	42a6      	cmp	r6, r4
 8009062:	bf38      	it	cc
 8009064:	2304      	movcc	r3, #4
 8009066:	441d      	add	r5, r3
 8009068:	445b      	add	r3, fp
 800906a:	461e      	mov	r6, r3
 800906c:	462c      	mov	r4, r5
 800906e:	4544      	cmp	r4, r8
 8009070:	d30e      	bcc.n	8009090 <__mdiff+0xf8>
 8009072:	f108 0103 	add.w	r1, r8, #3
 8009076:	1b49      	subs	r1, r1, r5
 8009078:	f021 0103 	bic.w	r1, r1, #3
 800907c:	3d03      	subs	r5, #3
 800907e:	45a8      	cmp	r8, r5
 8009080:	bf38      	it	cc
 8009082:	2100      	movcc	r1, #0
 8009084:	440b      	add	r3, r1
 8009086:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800908a:	b191      	cbz	r1, 80090b2 <__mdiff+0x11a>
 800908c:	6117      	str	r7, [r2, #16]
 800908e:	e79d      	b.n	8008fcc <__mdiff+0x34>
 8009090:	f854 1b04 	ldr.w	r1, [r4], #4
 8009094:	46e6      	mov	lr, ip
 8009096:	0c08      	lsrs	r0, r1, #16
 8009098:	fa1c fc81 	uxtah	ip, ip, r1
 800909c:	4471      	add	r1, lr
 800909e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090a2:	b289      	uxth	r1, r1
 80090a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090a8:	f846 1b04 	str.w	r1, [r6], #4
 80090ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090b0:	e7dd      	b.n	800906e <__mdiff+0xd6>
 80090b2:	3f01      	subs	r7, #1
 80090b4:	e7e7      	b.n	8009086 <__mdiff+0xee>
 80090b6:	bf00      	nop
 80090b8:	0800badb 	.word	0x0800badb
 80090bc:	0800baec 	.word	0x0800baec

080090c0 <__ulp>:
 80090c0:	b082      	sub	sp, #8
 80090c2:	ed8d 0b00 	vstr	d0, [sp]
 80090c6:	9a01      	ldr	r2, [sp, #4]
 80090c8:	4b0f      	ldr	r3, [pc, #60]	@ (8009108 <__ulp+0x48>)
 80090ca:	4013      	ands	r3, r2
 80090cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	dc08      	bgt.n	80090e6 <__ulp+0x26>
 80090d4:	425b      	negs	r3, r3
 80090d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80090da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80090de:	da04      	bge.n	80090ea <__ulp+0x2a>
 80090e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80090e4:	4113      	asrs	r3, r2
 80090e6:	2200      	movs	r2, #0
 80090e8:	e008      	b.n	80090fc <__ulp+0x3c>
 80090ea:	f1a2 0314 	sub.w	r3, r2, #20
 80090ee:	2b1e      	cmp	r3, #30
 80090f0:	bfda      	itte	le
 80090f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80090f6:	40da      	lsrle	r2, r3
 80090f8:	2201      	movgt	r2, #1
 80090fa:	2300      	movs	r3, #0
 80090fc:	4619      	mov	r1, r3
 80090fe:	4610      	mov	r0, r2
 8009100:	ec41 0b10 	vmov	d0, r0, r1
 8009104:	b002      	add	sp, #8
 8009106:	4770      	bx	lr
 8009108:	7ff00000 	.word	0x7ff00000

0800910c <__b2d>:
 800910c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009110:	6906      	ldr	r6, [r0, #16]
 8009112:	f100 0814 	add.w	r8, r0, #20
 8009116:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800911a:	1f37      	subs	r7, r6, #4
 800911c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009120:	4610      	mov	r0, r2
 8009122:	f7ff fd53 	bl	8008bcc <__hi0bits>
 8009126:	f1c0 0320 	rsb	r3, r0, #32
 800912a:	280a      	cmp	r0, #10
 800912c:	600b      	str	r3, [r1, #0]
 800912e:	491b      	ldr	r1, [pc, #108]	@ (800919c <__b2d+0x90>)
 8009130:	dc15      	bgt.n	800915e <__b2d+0x52>
 8009132:	f1c0 0c0b 	rsb	ip, r0, #11
 8009136:	fa22 f30c 	lsr.w	r3, r2, ip
 800913a:	45b8      	cmp	r8, r7
 800913c:	ea43 0501 	orr.w	r5, r3, r1
 8009140:	bf34      	ite	cc
 8009142:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009146:	2300      	movcs	r3, #0
 8009148:	3015      	adds	r0, #21
 800914a:	fa02 f000 	lsl.w	r0, r2, r0
 800914e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009152:	4303      	orrs	r3, r0
 8009154:	461c      	mov	r4, r3
 8009156:	ec45 4b10 	vmov	d0, r4, r5
 800915a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800915e:	45b8      	cmp	r8, r7
 8009160:	bf3a      	itte	cc
 8009162:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009166:	f1a6 0708 	subcc.w	r7, r6, #8
 800916a:	2300      	movcs	r3, #0
 800916c:	380b      	subs	r0, #11
 800916e:	d012      	beq.n	8009196 <__b2d+0x8a>
 8009170:	f1c0 0120 	rsb	r1, r0, #32
 8009174:	fa23 f401 	lsr.w	r4, r3, r1
 8009178:	4082      	lsls	r2, r0
 800917a:	4322      	orrs	r2, r4
 800917c:	4547      	cmp	r7, r8
 800917e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009182:	bf8c      	ite	hi
 8009184:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009188:	2200      	movls	r2, #0
 800918a:	4083      	lsls	r3, r0
 800918c:	40ca      	lsrs	r2, r1
 800918e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009192:	4313      	orrs	r3, r2
 8009194:	e7de      	b.n	8009154 <__b2d+0x48>
 8009196:	ea42 0501 	orr.w	r5, r2, r1
 800919a:	e7db      	b.n	8009154 <__b2d+0x48>
 800919c:	3ff00000 	.word	0x3ff00000

080091a0 <__d2b>:
 80091a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091a4:	460f      	mov	r7, r1
 80091a6:	2101      	movs	r1, #1
 80091a8:	ec59 8b10 	vmov	r8, r9, d0
 80091ac:	4616      	mov	r6, r2
 80091ae:	f7ff fc1b 	bl	80089e8 <_Balloc>
 80091b2:	4604      	mov	r4, r0
 80091b4:	b930      	cbnz	r0, 80091c4 <__d2b+0x24>
 80091b6:	4602      	mov	r2, r0
 80091b8:	4b23      	ldr	r3, [pc, #140]	@ (8009248 <__d2b+0xa8>)
 80091ba:	4824      	ldr	r0, [pc, #144]	@ (800924c <__d2b+0xac>)
 80091bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80091c0:	f001 fd1a 	bl	800abf8 <__assert_func>
 80091c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091cc:	b10d      	cbz	r5, 80091d2 <__d2b+0x32>
 80091ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091d2:	9301      	str	r3, [sp, #4]
 80091d4:	f1b8 0300 	subs.w	r3, r8, #0
 80091d8:	d023      	beq.n	8009222 <__d2b+0x82>
 80091da:	4668      	mov	r0, sp
 80091dc:	9300      	str	r3, [sp, #0]
 80091de:	f7ff fd14 	bl	8008c0a <__lo0bits>
 80091e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091e6:	b1d0      	cbz	r0, 800921e <__d2b+0x7e>
 80091e8:	f1c0 0320 	rsb	r3, r0, #32
 80091ec:	fa02 f303 	lsl.w	r3, r2, r3
 80091f0:	430b      	orrs	r3, r1
 80091f2:	40c2      	lsrs	r2, r0
 80091f4:	6163      	str	r3, [r4, #20]
 80091f6:	9201      	str	r2, [sp, #4]
 80091f8:	9b01      	ldr	r3, [sp, #4]
 80091fa:	61a3      	str	r3, [r4, #24]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	bf0c      	ite	eq
 8009200:	2201      	moveq	r2, #1
 8009202:	2202      	movne	r2, #2
 8009204:	6122      	str	r2, [r4, #16]
 8009206:	b1a5      	cbz	r5, 8009232 <__d2b+0x92>
 8009208:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800920c:	4405      	add	r5, r0
 800920e:	603d      	str	r5, [r7, #0]
 8009210:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009214:	6030      	str	r0, [r6, #0]
 8009216:	4620      	mov	r0, r4
 8009218:	b003      	add	sp, #12
 800921a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800921e:	6161      	str	r1, [r4, #20]
 8009220:	e7ea      	b.n	80091f8 <__d2b+0x58>
 8009222:	a801      	add	r0, sp, #4
 8009224:	f7ff fcf1 	bl	8008c0a <__lo0bits>
 8009228:	9b01      	ldr	r3, [sp, #4]
 800922a:	6163      	str	r3, [r4, #20]
 800922c:	3020      	adds	r0, #32
 800922e:	2201      	movs	r2, #1
 8009230:	e7e8      	b.n	8009204 <__d2b+0x64>
 8009232:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009236:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800923a:	6038      	str	r0, [r7, #0]
 800923c:	6918      	ldr	r0, [r3, #16]
 800923e:	f7ff fcc5 	bl	8008bcc <__hi0bits>
 8009242:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009246:	e7e5      	b.n	8009214 <__d2b+0x74>
 8009248:	0800badb 	.word	0x0800badb
 800924c:	0800baec 	.word	0x0800baec

08009250 <__ratio>:
 8009250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009254:	b085      	sub	sp, #20
 8009256:	e9cd 1000 	strd	r1, r0, [sp]
 800925a:	a902      	add	r1, sp, #8
 800925c:	f7ff ff56 	bl	800910c <__b2d>
 8009260:	9800      	ldr	r0, [sp, #0]
 8009262:	a903      	add	r1, sp, #12
 8009264:	ec55 4b10 	vmov	r4, r5, d0
 8009268:	f7ff ff50 	bl	800910c <__b2d>
 800926c:	9b01      	ldr	r3, [sp, #4]
 800926e:	6919      	ldr	r1, [r3, #16]
 8009270:	9b00      	ldr	r3, [sp, #0]
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	1ac9      	subs	r1, r1, r3
 8009276:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800927a:	1a9b      	subs	r3, r3, r2
 800927c:	ec5b ab10 	vmov	sl, fp, d0
 8009280:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009284:	2b00      	cmp	r3, #0
 8009286:	bfce      	itee	gt
 8009288:	462a      	movgt	r2, r5
 800928a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800928e:	465a      	movle	r2, fp
 8009290:	462f      	mov	r7, r5
 8009292:	46d9      	mov	r9, fp
 8009294:	bfcc      	ite	gt
 8009296:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800929a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800929e:	464b      	mov	r3, r9
 80092a0:	4652      	mov	r2, sl
 80092a2:	4620      	mov	r0, r4
 80092a4:	4639      	mov	r1, r7
 80092a6:	f7f7 fae1 	bl	800086c <__aeabi_ddiv>
 80092aa:	ec41 0b10 	vmov	d0, r0, r1
 80092ae:	b005      	add	sp, #20
 80092b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092b4 <__copybits>:
 80092b4:	3901      	subs	r1, #1
 80092b6:	b570      	push	{r4, r5, r6, lr}
 80092b8:	1149      	asrs	r1, r1, #5
 80092ba:	6914      	ldr	r4, [r2, #16]
 80092bc:	3101      	adds	r1, #1
 80092be:	f102 0314 	add.w	r3, r2, #20
 80092c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092ca:	1f05      	subs	r5, r0, #4
 80092cc:	42a3      	cmp	r3, r4
 80092ce:	d30c      	bcc.n	80092ea <__copybits+0x36>
 80092d0:	1aa3      	subs	r3, r4, r2
 80092d2:	3b11      	subs	r3, #17
 80092d4:	f023 0303 	bic.w	r3, r3, #3
 80092d8:	3211      	adds	r2, #17
 80092da:	42a2      	cmp	r2, r4
 80092dc:	bf88      	it	hi
 80092de:	2300      	movhi	r3, #0
 80092e0:	4418      	add	r0, r3
 80092e2:	2300      	movs	r3, #0
 80092e4:	4288      	cmp	r0, r1
 80092e6:	d305      	bcc.n	80092f4 <__copybits+0x40>
 80092e8:	bd70      	pop	{r4, r5, r6, pc}
 80092ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80092ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80092f2:	e7eb      	b.n	80092cc <__copybits+0x18>
 80092f4:	f840 3b04 	str.w	r3, [r0], #4
 80092f8:	e7f4      	b.n	80092e4 <__copybits+0x30>

080092fa <__any_on>:
 80092fa:	f100 0214 	add.w	r2, r0, #20
 80092fe:	6900      	ldr	r0, [r0, #16]
 8009300:	114b      	asrs	r3, r1, #5
 8009302:	4298      	cmp	r0, r3
 8009304:	b510      	push	{r4, lr}
 8009306:	db11      	blt.n	800932c <__any_on+0x32>
 8009308:	dd0a      	ble.n	8009320 <__any_on+0x26>
 800930a:	f011 011f 	ands.w	r1, r1, #31
 800930e:	d007      	beq.n	8009320 <__any_on+0x26>
 8009310:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009314:	fa24 f001 	lsr.w	r0, r4, r1
 8009318:	fa00 f101 	lsl.w	r1, r0, r1
 800931c:	428c      	cmp	r4, r1
 800931e:	d10b      	bne.n	8009338 <__any_on+0x3e>
 8009320:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009324:	4293      	cmp	r3, r2
 8009326:	d803      	bhi.n	8009330 <__any_on+0x36>
 8009328:	2000      	movs	r0, #0
 800932a:	bd10      	pop	{r4, pc}
 800932c:	4603      	mov	r3, r0
 800932e:	e7f7      	b.n	8009320 <__any_on+0x26>
 8009330:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009334:	2900      	cmp	r1, #0
 8009336:	d0f5      	beq.n	8009324 <__any_on+0x2a>
 8009338:	2001      	movs	r0, #1
 800933a:	e7f6      	b.n	800932a <__any_on+0x30>

0800933c <sulp>:
 800933c:	b570      	push	{r4, r5, r6, lr}
 800933e:	4604      	mov	r4, r0
 8009340:	460d      	mov	r5, r1
 8009342:	ec45 4b10 	vmov	d0, r4, r5
 8009346:	4616      	mov	r6, r2
 8009348:	f7ff feba 	bl	80090c0 <__ulp>
 800934c:	ec51 0b10 	vmov	r0, r1, d0
 8009350:	b17e      	cbz	r6, 8009372 <sulp+0x36>
 8009352:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009356:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800935a:	2b00      	cmp	r3, #0
 800935c:	dd09      	ble.n	8009372 <sulp+0x36>
 800935e:	051b      	lsls	r3, r3, #20
 8009360:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009364:	2400      	movs	r4, #0
 8009366:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800936a:	4622      	mov	r2, r4
 800936c:	462b      	mov	r3, r5
 800936e:	f7f7 f953 	bl	8000618 <__aeabi_dmul>
 8009372:	ec41 0b10 	vmov	d0, r0, r1
 8009376:	bd70      	pop	{r4, r5, r6, pc}

08009378 <_strtod_l>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	b09f      	sub	sp, #124	@ 0x7c
 800937e:	460c      	mov	r4, r1
 8009380:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009382:	2200      	movs	r2, #0
 8009384:	921a      	str	r2, [sp, #104]	@ 0x68
 8009386:	9005      	str	r0, [sp, #20]
 8009388:	f04f 0a00 	mov.w	sl, #0
 800938c:	f04f 0b00 	mov.w	fp, #0
 8009390:	460a      	mov	r2, r1
 8009392:	9219      	str	r2, [sp, #100]	@ 0x64
 8009394:	7811      	ldrb	r1, [r2, #0]
 8009396:	292b      	cmp	r1, #43	@ 0x2b
 8009398:	d04a      	beq.n	8009430 <_strtod_l+0xb8>
 800939a:	d838      	bhi.n	800940e <_strtod_l+0x96>
 800939c:	290d      	cmp	r1, #13
 800939e:	d832      	bhi.n	8009406 <_strtod_l+0x8e>
 80093a0:	2908      	cmp	r1, #8
 80093a2:	d832      	bhi.n	800940a <_strtod_l+0x92>
 80093a4:	2900      	cmp	r1, #0
 80093a6:	d03b      	beq.n	8009420 <_strtod_l+0xa8>
 80093a8:	2200      	movs	r2, #0
 80093aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80093ac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80093ae:	782a      	ldrb	r2, [r5, #0]
 80093b0:	2a30      	cmp	r2, #48	@ 0x30
 80093b2:	f040 80b2 	bne.w	800951a <_strtod_l+0x1a2>
 80093b6:	786a      	ldrb	r2, [r5, #1]
 80093b8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093bc:	2a58      	cmp	r2, #88	@ 0x58
 80093be:	d16e      	bne.n	800949e <_strtod_l+0x126>
 80093c0:	9302      	str	r3, [sp, #8]
 80093c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093c4:	9301      	str	r3, [sp, #4]
 80093c6:	ab1a      	add	r3, sp, #104	@ 0x68
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	4a8f      	ldr	r2, [pc, #572]	@ (8009608 <_strtod_l+0x290>)
 80093cc:	9805      	ldr	r0, [sp, #20]
 80093ce:	ab1b      	add	r3, sp, #108	@ 0x6c
 80093d0:	a919      	add	r1, sp, #100	@ 0x64
 80093d2:	f001 fcab 	bl	800ad2c <__gethex>
 80093d6:	f010 060f 	ands.w	r6, r0, #15
 80093da:	4604      	mov	r4, r0
 80093dc:	d005      	beq.n	80093ea <_strtod_l+0x72>
 80093de:	2e06      	cmp	r6, #6
 80093e0:	d128      	bne.n	8009434 <_strtod_l+0xbc>
 80093e2:	3501      	adds	r5, #1
 80093e4:	2300      	movs	r3, #0
 80093e6:	9519      	str	r5, [sp, #100]	@ 0x64
 80093e8:	930e      	str	r3, [sp, #56]	@ 0x38
 80093ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f040 858e 	bne.w	8009f0e <_strtod_l+0xb96>
 80093f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093f4:	b1cb      	cbz	r3, 800942a <_strtod_l+0xb2>
 80093f6:	4652      	mov	r2, sl
 80093f8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80093fc:	ec43 2b10 	vmov	d0, r2, r3
 8009400:	b01f      	add	sp, #124	@ 0x7c
 8009402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009406:	2920      	cmp	r1, #32
 8009408:	d1ce      	bne.n	80093a8 <_strtod_l+0x30>
 800940a:	3201      	adds	r2, #1
 800940c:	e7c1      	b.n	8009392 <_strtod_l+0x1a>
 800940e:	292d      	cmp	r1, #45	@ 0x2d
 8009410:	d1ca      	bne.n	80093a8 <_strtod_l+0x30>
 8009412:	2101      	movs	r1, #1
 8009414:	910e      	str	r1, [sp, #56]	@ 0x38
 8009416:	1c51      	adds	r1, r2, #1
 8009418:	9119      	str	r1, [sp, #100]	@ 0x64
 800941a:	7852      	ldrb	r2, [r2, #1]
 800941c:	2a00      	cmp	r2, #0
 800941e:	d1c5      	bne.n	80093ac <_strtod_l+0x34>
 8009420:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009422:	9419      	str	r4, [sp, #100]	@ 0x64
 8009424:	2b00      	cmp	r3, #0
 8009426:	f040 8570 	bne.w	8009f0a <_strtod_l+0xb92>
 800942a:	4652      	mov	r2, sl
 800942c:	465b      	mov	r3, fp
 800942e:	e7e5      	b.n	80093fc <_strtod_l+0x84>
 8009430:	2100      	movs	r1, #0
 8009432:	e7ef      	b.n	8009414 <_strtod_l+0x9c>
 8009434:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009436:	b13a      	cbz	r2, 8009448 <_strtod_l+0xd0>
 8009438:	2135      	movs	r1, #53	@ 0x35
 800943a:	a81c      	add	r0, sp, #112	@ 0x70
 800943c:	f7ff ff3a 	bl	80092b4 <__copybits>
 8009440:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009442:	9805      	ldr	r0, [sp, #20]
 8009444:	f7ff fb10 	bl	8008a68 <_Bfree>
 8009448:	3e01      	subs	r6, #1
 800944a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800944c:	2e04      	cmp	r6, #4
 800944e:	d806      	bhi.n	800945e <_strtod_l+0xe6>
 8009450:	e8df f006 	tbb	[pc, r6]
 8009454:	201d0314 	.word	0x201d0314
 8009458:	14          	.byte	0x14
 8009459:	00          	.byte	0x00
 800945a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800945e:	05e1      	lsls	r1, r4, #23
 8009460:	bf48      	it	mi
 8009462:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009466:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800946a:	0d1b      	lsrs	r3, r3, #20
 800946c:	051b      	lsls	r3, r3, #20
 800946e:	2b00      	cmp	r3, #0
 8009470:	d1bb      	bne.n	80093ea <_strtod_l+0x72>
 8009472:	f7fe fb17 	bl	8007aa4 <__errno>
 8009476:	2322      	movs	r3, #34	@ 0x22
 8009478:	6003      	str	r3, [r0, #0]
 800947a:	e7b6      	b.n	80093ea <_strtod_l+0x72>
 800947c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009480:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009484:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009488:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800948c:	e7e7      	b.n	800945e <_strtod_l+0xe6>
 800948e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009610 <_strtod_l+0x298>
 8009492:	e7e4      	b.n	800945e <_strtod_l+0xe6>
 8009494:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009498:	f04f 3aff 	mov.w	sl, #4294967295
 800949c:	e7df      	b.n	800945e <_strtod_l+0xe6>
 800949e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094a0:	1c5a      	adds	r2, r3, #1
 80094a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80094a4:	785b      	ldrb	r3, [r3, #1]
 80094a6:	2b30      	cmp	r3, #48	@ 0x30
 80094a8:	d0f9      	beq.n	800949e <_strtod_l+0x126>
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d09d      	beq.n	80093ea <_strtod_l+0x72>
 80094ae:	2301      	movs	r3, #1
 80094b0:	2700      	movs	r7, #0
 80094b2:	9308      	str	r3, [sp, #32]
 80094b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80094b8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80094ba:	46b9      	mov	r9, r7
 80094bc:	220a      	movs	r2, #10
 80094be:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80094c0:	7805      	ldrb	r5, [r0, #0]
 80094c2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80094c6:	b2d9      	uxtb	r1, r3
 80094c8:	2909      	cmp	r1, #9
 80094ca:	d928      	bls.n	800951e <_strtod_l+0x1a6>
 80094cc:	494f      	ldr	r1, [pc, #316]	@ (800960c <_strtod_l+0x294>)
 80094ce:	2201      	movs	r2, #1
 80094d0:	f001 fb67 	bl	800aba2 <strncmp>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d032      	beq.n	800953e <_strtod_l+0x1c6>
 80094d8:	2000      	movs	r0, #0
 80094da:	462a      	mov	r2, r5
 80094dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80094de:	464d      	mov	r5, r9
 80094e0:	4603      	mov	r3, r0
 80094e2:	2a65      	cmp	r2, #101	@ 0x65
 80094e4:	d001      	beq.n	80094ea <_strtod_l+0x172>
 80094e6:	2a45      	cmp	r2, #69	@ 0x45
 80094e8:	d114      	bne.n	8009514 <_strtod_l+0x19c>
 80094ea:	b91d      	cbnz	r5, 80094f4 <_strtod_l+0x17c>
 80094ec:	9a08      	ldr	r2, [sp, #32]
 80094ee:	4302      	orrs	r2, r0
 80094f0:	d096      	beq.n	8009420 <_strtod_l+0xa8>
 80094f2:	2500      	movs	r5, #0
 80094f4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80094f6:	1c62      	adds	r2, r4, #1
 80094f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80094fa:	7862      	ldrb	r2, [r4, #1]
 80094fc:	2a2b      	cmp	r2, #43	@ 0x2b
 80094fe:	d07a      	beq.n	80095f6 <_strtod_l+0x27e>
 8009500:	2a2d      	cmp	r2, #45	@ 0x2d
 8009502:	d07e      	beq.n	8009602 <_strtod_l+0x28a>
 8009504:	f04f 0c00 	mov.w	ip, #0
 8009508:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800950c:	2909      	cmp	r1, #9
 800950e:	f240 8085 	bls.w	800961c <_strtod_l+0x2a4>
 8009512:	9419      	str	r4, [sp, #100]	@ 0x64
 8009514:	f04f 0800 	mov.w	r8, #0
 8009518:	e0a5      	b.n	8009666 <_strtod_l+0x2ee>
 800951a:	2300      	movs	r3, #0
 800951c:	e7c8      	b.n	80094b0 <_strtod_l+0x138>
 800951e:	f1b9 0f08 	cmp.w	r9, #8
 8009522:	bfd8      	it	le
 8009524:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009526:	f100 0001 	add.w	r0, r0, #1
 800952a:	bfda      	itte	le
 800952c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009530:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009532:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009536:	f109 0901 	add.w	r9, r9, #1
 800953a:	9019      	str	r0, [sp, #100]	@ 0x64
 800953c:	e7bf      	b.n	80094be <_strtod_l+0x146>
 800953e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009540:	1c5a      	adds	r2, r3, #1
 8009542:	9219      	str	r2, [sp, #100]	@ 0x64
 8009544:	785a      	ldrb	r2, [r3, #1]
 8009546:	f1b9 0f00 	cmp.w	r9, #0
 800954a:	d03b      	beq.n	80095c4 <_strtod_l+0x24c>
 800954c:	900a      	str	r0, [sp, #40]	@ 0x28
 800954e:	464d      	mov	r5, r9
 8009550:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009554:	2b09      	cmp	r3, #9
 8009556:	d912      	bls.n	800957e <_strtod_l+0x206>
 8009558:	2301      	movs	r3, #1
 800955a:	e7c2      	b.n	80094e2 <_strtod_l+0x16a>
 800955c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800955e:	1c5a      	adds	r2, r3, #1
 8009560:	9219      	str	r2, [sp, #100]	@ 0x64
 8009562:	785a      	ldrb	r2, [r3, #1]
 8009564:	3001      	adds	r0, #1
 8009566:	2a30      	cmp	r2, #48	@ 0x30
 8009568:	d0f8      	beq.n	800955c <_strtod_l+0x1e4>
 800956a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800956e:	2b08      	cmp	r3, #8
 8009570:	f200 84d2 	bhi.w	8009f18 <_strtod_l+0xba0>
 8009574:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009576:	900a      	str	r0, [sp, #40]	@ 0x28
 8009578:	2000      	movs	r0, #0
 800957a:	930c      	str	r3, [sp, #48]	@ 0x30
 800957c:	4605      	mov	r5, r0
 800957e:	3a30      	subs	r2, #48	@ 0x30
 8009580:	f100 0301 	add.w	r3, r0, #1
 8009584:	d018      	beq.n	80095b8 <_strtod_l+0x240>
 8009586:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009588:	4419      	add	r1, r3
 800958a:	910a      	str	r1, [sp, #40]	@ 0x28
 800958c:	462e      	mov	r6, r5
 800958e:	f04f 0e0a 	mov.w	lr, #10
 8009592:	1c71      	adds	r1, r6, #1
 8009594:	eba1 0c05 	sub.w	ip, r1, r5
 8009598:	4563      	cmp	r3, ip
 800959a:	dc15      	bgt.n	80095c8 <_strtod_l+0x250>
 800959c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80095a0:	182b      	adds	r3, r5, r0
 80095a2:	2b08      	cmp	r3, #8
 80095a4:	f105 0501 	add.w	r5, r5, #1
 80095a8:	4405      	add	r5, r0
 80095aa:	dc1a      	bgt.n	80095e2 <_strtod_l+0x26a>
 80095ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095ae:	230a      	movs	r3, #10
 80095b0:	fb03 2301 	mla	r3, r3, r1, r2
 80095b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095b6:	2300      	movs	r3, #0
 80095b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80095ba:	1c51      	adds	r1, r2, #1
 80095bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80095be:	7852      	ldrb	r2, [r2, #1]
 80095c0:	4618      	mov	r0, r3
 80095c2:	e7c5      	b.n	8009550 <_strtod_l+0x1d8>
 80095c4:	4648      	mov	r0, r9
 80095c6:	e7ce      	b.n	8009566 <_strtod_l+0x1ee>
 80095c8:	2e08      	cmp	r6, #8
 80095ca:	dc05      	bgt.n	80095d8 <_strtod_l+0x260>
 80095cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80095ce:	fb0e f606 	mul.w	r6, lr, r6
 80095d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80095d4:	460e      	mov	r6, r1
 80095d6:	e7dc      	b.n	8009592 <_strtod_l+0x21a>
 80095d8:	2910      	cmp	r1, #16
 80095da:	bfd8      	it	le
 80095dc:	fb0e f707 	mulle.w	r7, lr, r7
 80095e0:	e7f8      	b.n	80095d4 <_strtod_l+0x25c>
 80095e2:	2b0f      	cmp	r3, #15
 80095e4:	bfdc      	itt	le
 80095e6:	230a      	movle	r3, #10
 80095e8:	fb03 2707 	mlale	r7, r3, r7, r2
 80095ec:	e7e3      	b.n	80095b6 <_strtod_l+0x23e>
 80095ee:	2300      	movs	r3, #0
 80095f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095f2:	2301      	movs	r3, #1
 80095f4:	e77a      	b.n	80094ec <_strtod_l+0x174>
 80095f6:	f04f 0c00 	mov.w	ip, #0
 80095fa:	1ca2      	adds	r2, r4, #2
 80095fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80095fe:	78a2      	ldrb	r2, [r4, #2]
 8009600:	e782      	b.n	8009508 <_strtod_l+0x190>
 8009602:	f04f 0c01 	mov.w	ip, #1
 8009606:	e7f8      	b.n	80095fa <_strtod_l+0x282>
 8009608:	0800bd2c 	.word	0x0800bd2c
 800960c:	0800bb45 	.word	0x0800bb45
 8009610:	7ff00000 	.word	0x7ff00000
 8009614:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009616:	1c51      	adds	r1, r2, #1
 8009618:	9119      	str	r1, [sp, #100]	@ 0x64
 800961a:	7852      	ldrb	r2, [r2, #1]
 800961c:	2a30      	cmp	r2, #48	@ 0x30
 800961e:	d0f9      	beq.n	8009614 <_strtod_l+0x29c>
 8009620:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009624:	2908      	cmp	r1, #8
 8009626:	f63f af75 	bhi.w	8009514 <_strtod_l+0x19c>
 800962a:	3a30      	subs	r2, #48	@ 0x30
 800962c:	9209      	str	r2, [sp, #36]	@ 0x24
 800962e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009630:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009632:	f04f 080a 	mov.w	r8, #10
 8009636:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009638:	1c56      	adds	r6, r2, #1
 800963a:	9619      	str	r6, [sp, #100]	@ 0x64
 800963c:	7852      	ldrb	r2, [r2, #1]
 800963e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009642:	f1be 0f09 	cmp.w	lr, #9
 8009646:	d939      	bls.n	80096bc <_strtod_l+0x344>
 8009648:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800964a:	1a76      	subs	r6, r6, r1
 800964c:	2e08      	cmp	r6, #8
 800964e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009652:	dc03      	bgt.n	800965c <_strtod_l+0x2e4>
 8009654:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009656:	4588      	cmp	r8, r1
 8009658:	bfa8      	it	ge
 800965a:	4688      	movge	r8, r1
 800965c:	f1bc 0f00 	cmp.w	ip, #0
 8009660:	d001      	beq.n	8009666 <_strtod_l+0x2ee>
 8009662:	f1c8 0800 	rsb	r8, r8, #0
 8009666:	2d00      	cmp	r5, #0
 8009668:	d14e      	bne.n	8009708 <_strtod_l+0x390>
 800966a:	9908      	ldr	r1, [sp, #32]
 800966c:	4308      	orrs	r0, r1
 800966e:	f47f aebc 	bne.w	80093ea <_strtod_l+0x72>
 8009672:	2b00      	cmp	r3, #0
 8009674:	f47f aed4 	bne.w	8009420 <_strtod_l+0xa8>
 8009678:	2a69      	cmp	r2, #105	@ 0x69
 800967a:	d028      	beq.n	80096ce <_strtod_l+0x356>
 800967c:	dc25      	bgt.n	80096ca <_strtod_l+0x352>
 800967e:	2a49      	cmp	r2, #73	@ 0x49
 8009680:	d025      	beq.n	80096ce <_strtod_l+0x356>
 8009682:	2a4e      	cmp	r2, #78	@ 0x4e
 8009684:	f47f aecc 	bne.w	8009420 <_strtod_l+0xa8>
 8009688:	499a      	ldr	r1, [pc, #616]	@ (80098f4 <_strtod_l+0x57c>)
 800968a:	a819      	add	r0, sp, #100	@ 0x64
 800968c:	f001 fd70 	bl	800b170 <__match>
 8009690:	2800      	cmp	r0, #0
 8009692:	f43f aec5 	beq.w	8009420 <_strtod_l+0xa8>
 8009696:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	2b28      	cmp	r3, #40	@ 0x28
 800969c:	d12e      	bne.n	80096fc <_strtod_l+0x384>
 800969e:	4996      	ldr	r1, [pc, #600]	@ (80098f8 <_strtod_l+0x580>)
 80096a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80096a2:	a819      	add	r0, sp, #100	@ 0x64
 80096a4:	f001 fd78 	bl	800b198 <__hexnan>
 80096a8:	2805      	cmp	r0, #5
 80096aa:	d127      	bne.n	80096fc <_strtod_l+0x384>
 80096ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80096b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80096b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80096ba:	e696      	b.n	80093ea <_strtod_l+0x72>
 80096bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096be:	fb08 2101 	mla	r1, r8, r1, r2
 80096c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80096c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80096c8:	e7b5      	b.n	8009636 <_strtod_l+0x2be>
 80096ca:	2a6e      	cmp	r2, #110	@ 0x6e
 80096cc:	e7da      	b.n	8009684 <_strtod_l+0x30c>
 80096ce:	498b      	ldr	r1, [pc, #556]	@ (80098fc <_strtod_l+0x584>)
 80096d0:	a819      	add	r0, sp, #100	@ 0x64
 80096d2:	f001 fd4d 	bl	800b170 <__match>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f43f aea2 	beq.w	8009420 <_strtod_l+0xa8>
 80096dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096de:	4988      	ldr	r1, [pc, #544]	@ (8009900 <_strtod_l+0x588>)
 80096e0:	3b01      	subs	r3, #1
 80096e2:	a819      	add	r0, sp, #100	@ 0x64
 80096e4:	9319      	str	r3, [sp, #100]	@ 0x64
 80096e6:	f001 fd43 	bl	800b170 <__match>
 80096ea:	b910      	cbnz	r0, 80096f2 <_strtod_l+0x37a>
 80096ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096ee:	3301      	adds	r3, #1
 80096f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80096f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009910 <_strtod_l+0x598>
 80096f6:	f04f 0a00 	mov.w	sl, #0
 80096fa:	e676      	b.n	80093ea <_strtod_l+0x72>
 80096fc:	4881      	ldr	r0, [pc, #516]	@ (8009904 <_strtod_l+0x58c>)
 80096fe:	f001 fa73 	bl	800abe8 <nan>
 8009702:	ec5b ab10 	vmov	sl, fp, d0
 8009706:	e670      	b.n	80093ea <_strtod_l+0x72>
 8009708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800970a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800970c:	eba8 0303 	sub.w	r3, r8, r3
 8009710:	f1b9 0f00 	cmp.w	r9, #0
 8009714:	bf08      	it	eq
 8009716:	46a9      	moveq	r9, r5
 8009718:	2d10      	cmp	r5, #16
 800971a:	9309      	str	r3, [sp, #36]	@ 0x24
 800971c:	462c      	mov	r4, r5
 800971e:	bfa8      	it	ge
 8009720:	2410      	movge	r4, #16
 8009722:	f7f6 feff 	bl	8000524 <__aeabi_ui2d>
 8009726:	2d09      	cmp	r5, #9
 8009728:	4682      	mov	sl, r0
 800972a:	468b      	mov	fp, r1
 800972c:	dc13      	bgt.n	8009756 <_strtod_l+0x3de>
 800972e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009730:	2b00      	cmp	r3, #0
 8009732:	f43f ae5a 	beq.w	80093ea <_strtod_l+0x72>
 8009736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009738:	dd78      	ble.n	800982c <_strtod_l+0x4b4>
 800973a:	2b16      	cmp	r3, #22
 800973c:	dc5f      	bgt.n	80097fe <_strtod_l+0x486>
 800973e:	4972      	ldr	r1, [pc, #456]	@ (8009908 <_strtod_l+0x590>)
 8009740:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009744:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009748:	4652      	mov	r2, sl
 800974a:	465b      	mov	r3, fp
 800974c:	f7f6 ff64 	bl	8000618 <__aeabi_dmul>
 8009750:	4682      	mov	sl, r0
 8009752:	468b      	mov	fp, r1
 8009754:	e649      	b.n	80093ea <_strtod_l+0x72>
 8009756:	4b6c      	ldr	r3, [pc, #432]	@ (8009908 <_strtod_l+0x590>)
 8009758:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800975c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009760:	f7f6 ff5a 	bl	8000618 <__aeabi_dmul>
 8009764:	4682      	mov	sl, r0
 8009766:	4638      	mov	r0, r7
 8009768:	468b      	mov	fp, r1
 800976a:	f7f6 fedb 	bl	8000524 <__aeabi_ui2d>
 800976e:	4602      	mov	r2, r0
 8009770:	460b      	mov	r3, r1
 8009772:	4650      	mov	r0, sl
 8009774:	4659      	mov	r1, fp
 8009776:	f7f6 fd99 	bl	80002ac <__adddf3>
 800977a:	2d0f      	cmp	r5, #15
 800977c:	4682      	mov	sl, r0
 800977e:	468b      	mov	fp, r1
 8009780:	ddd5      	ble.n	800972e <_strtod_l+0x3b6>
 8009782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009784:	1b2c      	subs	r4, r5, r4
 8009786:	441c      	add	r4, r3
 8009788:	2c00      	cmp	r4, #0
 800978a:	f340 8093 	ble.w	80098b4 <_strtod_l+0x53c>
 800978e:	f014 030f 	ands.w	r3, r4, #15
 8009792:	d00a      	beq.n	80097aa <_strtod_l+0x432>
 8009794:	495c      	ldr	r1, [pc, #368]	@ (8009908 <_strtod_l+0x590>)
 8009796:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800979a:	4652      	mov	r2, sl
 800979c:	465b      	mov	r3, fp
 800979e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097a2:	f7f6 ff39 	bl	8000618 <__aeabi_dmul>
 80097a6:	4682      	mov	sl, r0
 80097a8:	468b      	mov	fp, r1
 80097aa:	f034 040f 	bics.w	r4, r4, #15
 80097ae:	d073      	beq.n	8009898 <_strtod_l+0x520>
 80097b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80097b4:	dd49      	ble.n	800984a <_strtod_l+0x4d2>
 80097b6:	2400      	movs	r4, #0
 80097b8:	46a0      	mov	r8, r4
 80097ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097bc:	46a1      	mov	r9, r4
 80097be:	9a05      	ldr	r2, [sp, #20]
 80097c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009910 <_strtod_l+0x598>
 80097c4:	2322      	movs	r3, #34	@ 0x22
 80097c6:	6013      	str	r3, [r2, #0]
 80097c8:	f04f 0a00 	mov.w	sl, #0
 80097cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f43f ae0b 	beq.w	80093ea <_strtod_l+0x72>
 80097d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097d6:	9805      	ldr	r0, [sp, #20]
 80097d8:	f7ff f946 	bl	8008a68 <_Bfree>
 80097dc:	9805      	ldr	r0, [sp, #20]
 80097de:	4649      	mov	r1, r9
 80097e0:	f7ff f942 	bl	8008a68 <_Bfree>
 80097e4:	9805      	ldr	r0, [sp, #20]
 80097e6:	4641      	mov	r1, r8
 80097e8:	f7ff f93e 	bl	8008a68 <_Bfree>
 80097ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80097ee:	9805      	ldr	r0, [sp, #20]
 80097f0:	f7ff f93a 	bl	8008a68 <_Bfree>
 80097f4:	9805      	ldr	r0, [sp, #20]
 80097f6:	4621      	mov	r1, r4
 80097f8:	f7ff f936 	bl	8008a68 <_Bfree>
 80097fc:	e5f5      	b.n	80093ea <_strtod_l+0x72>
 80097fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009800:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009804:	4293      	cmp	r3, r2
 8009806:	dbbc      	blt.n	8009782 <_strtod_l+0x40a>
 8009808:	4c3f      	ldr	r4, [pc, #252]	@ (8009908 <_strtod_l+0x590>)
 800980a:	f1c5 050f 	rsb	r5, r5, #15
 800980e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009812:	4652      	mov	r2, sl
 8009814:	465b      	mov	r3, fp
 8009816:	e9d1 0100 	ldrd	r0, r1, [r1]
 800981a:	f7f6 fefd 	bl	8000618 <__aeabi_dmul>
 800981e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009820:	1b5d      	subs	r5, r3, r5
 8009822:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009826:	e9d4 2300 	ldrd	r2, r3, [r4]
 800982a:	e78f      	b.n	800974c <_strtod_l+0x3d4>
 800982c:	3316      	adds	r3, #22
 800982e:	dba8      	blt.n	8009782 <_strtod_l+0x40a>
 8009830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009832:	eba3 0808 	sub.w	r8, r3, r8
 8009836:	4b34      	ldr	r3, [pc, #208]	@ (8009908 <_strtod_l+0x590>)
 8009838:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800983c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009840:	4650      	mov	r0, sl
 8009842:	4659      	mov	r1, fp
 8009844:	f7f7 f812 	bl	800086c <__aeabi_ddiv>
 8009848:	e782      	b.n	8009750 <_strtod_l+0x3d8>
 800984a:	2300      	movs	r3, #0
 800984c:	4f2f      	ldr	r7, [pc, #188]	@ (800990c <_strtod_l+0x594>)
 800984e:	1124      	asrs	r4, r4, #4
 8009850:	4650      	mov	r0, sl
 8009852:	4659      	mov	r1, fp
 8009854:	461e      	mov	r6, r3
 8009856:	2c01      	cmp	r4, #1
 8009858:	dc21      	bgt.n	800989e <_strtod_l+0x526>
 800985a:	b10b      	cbz	r3, 8009860 <_strtod_l+0x4e8>
 800985c:	4682      	mov	sl, r0
 800985e:	468b      	mov	fp, r1
 8009860:	492a      	ldr	r1, [pc, #168]	@ (800990c <_strtod_l+0x594>)
 8009862:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009866:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800986a:	4652      	mov	r2, sl
 800986c:	465b      	mov	r3, fp
 800986e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009872:	f7f6 fed1 	bl	8000618 <__aeabi_dmul>
 8009876:	4b26      	ldr	r3, [pc, #152]	@ (8009910 <_strtod_l+0x598>)
 8009878:	460a      	mov	r2, r1
 800987a:	400b      	ands	r3, r1
 800987c:	4925      	ldr	r1, [pc, #148]	@ (8009914 <_strtod_l+0x59c>)
 800987e:	428b      	cmp	r3, r1
 8009880:	4682      	mov	sl, r0
 8009882:	d898      	bhi.n	80097b6 <_strtod_l+0x43e>
 8009884:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009888:	428b      	cmp	r3, r1
 800988a:	bf86      	itte	hi
 800988c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009918 <_strtod_l+0x5a0>
 8009890:	f04f 3aff 	movhi.w	sl, #4294967295
 8009894:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009898:	2300      	movs	r3, #0
 800989a:	9308      	str	r3, [sp, #32]
 800989c:	e076      	b.n	800998c <_strtod_l+0x614>
 800989e:	07e2      	lsls	r2, r4, #31
 80098a0:	d504      	bpl.n	80098ac <_strtod_l+0x534>
 80098a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098a6:	f7f6 feb7 	bl	8000618 <__aeabi_dmul>
 80098aa:	2301      	movs	r3, #1
 80098ac:	3601      	adds	r6, #1
 80098ae:	1064      	asrs	r4, r4, #1
 80098b0:	3708      	adds	r7, #8
 80098b2:	e7d0      	b.n	8009856 <_strtod_l+0x4de>
 80098b4:	d0f0      	beq.n	8009898 <_strtod_l+0x520>
 80098b6:	4264      	negs	r4, r4
 80098b8:	f014 020f 	ands.w	r2, r4, #15
 80098bc:	d00a      	beq.n	80098d4 <_strtod_l+0x55c>
 80098be:	4b12      	ldr	r3, [pc, #72]	@ (8009908 <_strtod_l+0x590>)
 80098c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098c4:	4650      	mov	r0, sl
 80098c6:	4659      	mov	r1, fp
 80098c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098cc:	f7f6 ffce 	bl	800086c <__aeabi_ddiv>
 80098d0:	4682      	mov	sl, r0
 80098d2:	468b      	mov	fp, r1
 80098d4:	1124      	asrs	r4, r4, #4
 80098d6:	d0df      	beq.n	8009898 <_strtod_l+0x520>
 80098d8:	2c1f      	cmp	r4, #31
 80098da:	dd1f      	ble.n	800991c <_strtod_l+0x5a4>
 80098dc:	2400      	movs	r4, #0
 80098de:	46a0      	mov	r8, r4
 80098e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80098e2:	46a1      	mov	r9, r4
 80098e4:	9a05      	ldr	r2, [sp, #20]
 80098e6:	2322      	movs	r3, #34	@ 0x22
 80098e8:	f04f 0a00 	mov.w	sl, #0
 80098ec:	f04f 0b00 	mov.w	fp, #0
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	e76b      	b.n	80097cc <_strtod_l+0x454>
 80098f4:	0800ba35 	.word	0x0800ba35
 80098f8:	0800bd18 	.word	0x0800bd18
 80098fc:	0800ba2d 	.word	0x0800ba2d
 8009900:	0800ba62 	.word	0x0800ba62
 8009904:	0800bbb6 	.word	0x0800bbb6
 8009908:	0800bc50 	.word	0x0800bc50
 800990c:	0800bc28 	.word	0x0800bc28
 8009910:	7ff00000 	.word	0x7ff00000
 8009914:	7ca00000 	.word	0x7ca00000
 8009918:	7fefffff 	.word	0x7fefffff
 800991c:	f014 0310 	ands.w	r3, r4, #16
 8009920:	bf18      	it	ne
 8009922:	236a      	movne	r3, #106	@ 0x6a
 8009924:	4ea9      	ldr	r6, [pc, #676]	@ (8009bcc <_strtod_l+0x854>)
 8009926:	9308      	str	r3, [sp, #32]
 8009928:	4650      	mov	r0, sl
 800992a:	4659      	mov	r1, fp
 800992c:	2300      	movs	r3, #0
 800992e:	07e7      	lsls	r7, r4, #31
 8009930:	d504      	bpl.n	800993c <_strtod_l+0x5c4>
 8009932:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009936:	f7f6 fe6f 	bl	8000618 <__aeabi_dmul>
 800993a:	2301      	movs	r3, #1
 800993c:	1064      	asrs	r4, r4, #1
 800993e:	f106 0608 	add.w	r6, r6, #8
 8009942:	d1f4      	bne.n	800992e <_strtod_l+0x5b6>
 8009944:	b10b      	cbz	r3, 800994a <_strtod_l+0x5d2>
 8009946:	4682      	mov	sl, r0
 8009948:	468b      	mov	fp, r1
 800994a:	9b08      	ldr	r3, [sp, #32]
 800994c:	b1b3      	cbz	r3, 800997c <_strtod_l+0x604>
 800994e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009952:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009956:	2b00      	cmp	r3, #0
 8009958:	4659      	mov	r1, fp
 800995a:	dd0f      	ble.n	800997c <_strtod_l+0x604>
 800995c:	2b1f      	cmp	r3, #31
 800995e:	dd56      	ble.n	8009a0e <_strtod_l+0x696>
 8009960:	2b34      	cmp	r3, #52	@ 0x34
 8009962:	bfde      	ittt	le
 8009964:	f04f 33ff 	movle.w	r3, #4294967295
 8009968:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800996c:	4093      	lslle	r3, r2
 800996e:	f04f 0a00 	mov.w	sl, #0
 8009972:	bfcc      	ite	gt
 8009974:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009978:	ea03 0b01 	andle.w	fp, r3, r1
 800997c:	2200      	movs	r2, #0
 800997e:	2300      	movs	r3, #0
 8009980:	4650      	mov	r0, sl
 8009982:	4659      	mov	r1, fp
 8009984:	f7f7 f8b0 	bl	8000ae8 <__aeabi_dcmpeq>
 8009988:	2800      	cmp	r0, #0
 800998a:	d1a7      	bne.n	80098dc <_strtod_l+0x564>
 800998c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800998e:	9300      	str	r3, [sp, #0]
 8009990:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009992:	9805      	ldr	r0, [sp, #20]
 8009994:	462b      	mov	r3, r5
 8009996:	464a      	mov	r2, r9
 8009998:	f7ff f8ce 	bl	8008b38 <__s2b>
 800999c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800999e:	2800      	cmp	r0, #0
 80099a0:	f43f af09 	beq.w	80097b6 <_strtod_l+0x43e>
 80099a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	eba3 0308 	sub.w	r3, r3, r8
 80099ae:	bfa8      	it	ge
 80099b0:	2300      	movge	r3, #0
 80099b2:	9312      	str	r3, [sp, #72]	@ 0x48
 80099b4:	2400      	movs	r4, #0
 80099b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80099ba:	9316      	str	r3, [sp, #88]	@ 0x58
 80099bc:	46a0      	mov	r8, r4
 80099be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099c0:	9805      	ldr	r0, [sp, #20]
 80099c2:	6859      	ldr	r1, [r3, #4]
 80099c4:	f7ff f810 	bl	80089e8 <_Balloc>
 80099c8:	4681      	mov	r9, r0
 80099ca:	2800      	cmp	r0, #0
 80099cc:	f43f aef7 	beq.w	80097be <_strtod_l+0x446>
 80099d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d2:	691a      	ldr	r2, [r3, #16]
 80099d4:	3202      	adds	r2, #2
 80099d6:	f103 010c 	add.w	r1, r3, #12
 80099da:	0092      	lsls	r2, r2, #2
 80099dc:	300c      	adds	r0, #12
 80099de:	f7fe f896 	bl	8007b0e <memcpy>
 80099e2:	ec4b ab10 	vmov	d0, sl, fp
 80099e6:	9805      	ldr	r0, [sp, #20]
 80099e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80099ea:	a91b      	add	r1, sp, #108	@ 0x6c
 80099ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80099f0:	f7ff fbd6 	bl	80091a0 <__d2b>
 80099f4:	901a      	str	r0, [sp, #104]	@ 0x68
 80099f6:	2800      	cmp	r0, #0
 80099f8:	f43f aee1 	beq.w	80097be <_strtod_l+0x446>
 80099fc:	9805      	ldr	r0, [sp, #20]
 80099fe:	2101      	movs	r1, #1
 8009a00:	f7ff f930 	bl	8008c64 <__i2b>
 8009a04:	4680      	mov	r8, r0
 8009a06:	b948      	cbnz	r0, 8009a1c <_strtod_l+0x6a4>
 8009a08:	f04f 0800 	mov.w	r8, #0
 8009a0c:	e6d7      	b.n	80097be <_strtod_l+0x446>
 8009a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a12:	fa02 f303 	lsl.w	r3, r2, r3
 8009a16:	ea03 0a0a 	and.w	sl, r3, sl
 8009a1a:	e7af      	b.n	800997c <_strtod_l+0x604>
 8009a1c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009a1e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009a20:	2d00      	cmp	r5, #0
 8009a22:	bfab      	itete	ge
 8009a24:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009a26:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009a28:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009a2a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009a2c:	bfac      	ite	ge
 8009a2e:	18ef      	addge	r7, r5, r3
 8009a30:	1b5e      	sublt	r6, r3, r5
 8009a32:	9b08      	ldr	r3, [sp, #32]
 8009a34:	1aed      	subs	r5, r5, r3
 8009a36:	4415      	add	r5, r2
 8009a38:	4b65      	ldr	r3, [pc, #404]	@ (8009bd0 <_strtod_l+0x858>)
 8009a3a:	3d01      	subs	r5, #1
 8009a3c:	429d      	cmp	r5, r3
 8009a3e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009a42:	da50      	bge.n	8009ae6 <_strtod_l+0x76e>
 8009a44:	1b5b      	subs	r3, r3, r5
 8009a46:	2b1f      	cmp	r3, #31
 8009a48:	eba2 0203 	sub.w	r2, r2, r3
 8009a4c:	f04f 0101 	mov.w	r1, #1
 8009a50:	dc3d      	bgt.n	8009ace <_strtod_l+0x756>
 8009a52:	fa01 f303 	lsl.w	r3, r1, r3
 8009a56:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a58:	2300      	movs	r3, #0
 8009a5a:	9310      	str	r3, [sp, #64]	@ 0x40
 8009a5c:	18bd      	adds	r5, r7, r2
 8009a5e:	9b08      	ldr	r3, [sp, #32]
 8009a60:	42af      	cmp	r7, r5
 8009a62:	4416      	add	r6, r2
 8009a64:	441e      	add	r6, r3
 8009a66:	463b      	mov	r3, r7
 8009a68:	bfa8      	it	ge
 8009a6a:	462b      	movge	r3, r5
 8009a6c:	42b3      	cmp	r3, r6
 8009a6e:	bfa8      	it	ge
 8009a70:	4633      	movge	r3, r6
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	bfc2      	ittt	gt
 8009a76:	1aed      	subgt	r5, r5, r3
 8009a78:	1af6      	subgt	r6, r6, r3
 8009a7a:	1aff      	subgt	r7, r7, r3
 8009a7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	dd16      	ble.n	8009ab0 <_strtod_l+0x738>
 8009a82:	4641      	mov	r1, r8
 8009a84:	9805      	ldr	r0, [sp, #20]
 8009a86:	461a      	mov	r2, r3
 8009a88:	f7ff f9a4 	bl	8008dd4 <__pow5mult>
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d0ba      	beq.n	8009a08 <_strtod_l+0x690>
 8009a92:	4601      	mov	r1, r0
 8009a94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a96:	9805      	ldr	r0, [sp, #20]
 8009a98:	f7ff f8fa 	bl	8008c90 <__multiply>
 8009a9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f43f ae8d 	beq.w	80097be <_strtod_l+0x446>
 8009aa4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aa6:	9805      	ldr	r0, [sp, #20]
 8009aa8:	f7fe ffde 	bl	8008a68 <_Bfree>
 8009aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aae:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ab0:	2d00      	cmp	r5, #0
 8009ab2:	dc1d      	bgt.n	8009af0 <_strtod_l+0x778>
 8009ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	dd23      	ble.n	8009b02 <_strtod_l+0x78a>
 8009aba:	4649      	mov	r1, r9
 8009abc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009abe:	9805      	ldr	r0, [sp, #20]
 8009ac0:	f7ff f988 	bl	8008dd4 <__pow5mult>
 8009ac4:	4681      	mov	r9, r0
 8009ac6:	b9e0      	cbnz	r0, 8009b02 <_strtod_l+0x78a>
 8009ac8:	f04f 0900 	mov.w	r9, #0
 8009acc:	e677      	b.n	80097be <_strtod_l+0x446>
 8009ace:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ad2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ad6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009ada:	35e2      	adds	r5, #226	@ 0xe2
 8009adc:	fa01 f305 	lsl.w	r3, r1, r5
 8009ae0:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ae2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009ae4:	e7ba      	b.n	8009a5c <_strtod_l+0x6e4>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009aea:	2301      	movs	r3, #1
 8009aec:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009aee:	e7b5      	b.n	8009a5c <_strtod_l+0x6e4>
 8009af0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009af2:	9805      	ldr	r0, [sp, #20]
 8009af4:	462a      	mov	r2, r5
 8009af6:	f7ff f9c7 	bl	8008e88 <__lshift>
 8009afa:	901a      	str	r0, [sp, #104]	@ 0x68
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d1d9      	bne.n	8009ab4 <_strtod_l+0x73c>
 8009b00:	e65d      	b.n	80097be <_strtod_l+0x446>
 8009b02:	2e00      	cmp	r6, #0
 8009b04:	dd07      	ble.n	8009b16 <_strtod_l+0x79e>
 8009b06:	4649      	mov	r1, r9
 8009b08:	9805      	ldr	r0, [sp, #20]
 8009b0a:	4632      	mov	r2, r6
 8009b0c:	f7ff f9bc 	bl	8008e88 <__lshift>
 8009b10:	4681      	mov	r9, r0
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d0d8      	beq.n	8009ac8 <_strtod_l+0x750>
 8009b16:	2f00      	cmp	r7, #0
 8009b18:	dd08      	ble.n	8009b2c <_strtod_l+0x7b4>
 8009b1a:	4641      	mov	r1, r8
 8009b1c:	9805      	ldr	r0, [sp, #20]
 8009b1e:	463a      	mov	r2, r7
 8009b20:	f7ff f9b2 	bl	8008e88 <__lshift>
 8009b24:	4680      	mov	r8, r0
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f43f ae49 	beq.w	80097be <_strtod_l+0x446>
 8009b2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b2e:	9805      	ldr	r0, [sp, #20]
 8009b30:	464a      	mov	r2, r9
 8009b32:	f7ff fa31 	bl	8008f98 <__mdiff>
 8009b36:	4604      	mov	r4, r0
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	f43f ae40 	beq.w	80097be <_strtod_l+0x446>
 8009b3e:	68c3      	ldr	r3, [r0, #12]
 8009b40:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b42:	2300      	movs	r3, #0
 8009b44:	60c3      	str	r3, [r0, #12]
 8009b46:	4641      	mov	r1, r8
 8009b48:	f7ff fa0a 	bl	8008f60 <__mcmp>
 8009b4c:	2800      	cmp	r0, #0
 8009b4e:	da45      	bge.n	8009bdc <_strtod_l+0x864>
 8009b50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b52:	ea53 030a 	orrs.w	r3, r3, sl
 8009b56:	d16b      	bne.n	8009c30 <_strtod_l+0x8b8>
 8009b58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d167      	bne.n	8009c30 <_strtod_l+0x8b8>
 8009b60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b64:	0d1b      	lsrs	r3, r3, #20
 8009b66:	051b      	lsls	r3, r3, #20
 8009b68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009b6c:	d960      	bls.n	8009c30 <_strtod_l+0x8b8>
 8009b6e:	6963      	ldr	r3, [r4, #20]
 8009b70:	b913      	cbnz	r3, 8009b78 <_strtod_l+0x800>
 8009b72:	6923      	ldr	r3, [r4, #16]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	dd5b      	ble.n	8009c30 <_strtod_l+0x8b8>
 8009b78:	4621      	mov	r1, r4
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	9805      	ldr	r0, [sp, #20]
 8009b7e:	f7ff f983 	bl	8008e88 <__lshift>
 8009b82:	4641      	mov	r1, r8
 8009b84:	4604      	mov	r4, r0
 8009b86:	f7ff f9eb 	bl	8008f60 <__mcmp>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	dd50      	ble.n	8009c30 <_strtod_l+0x8b8>
 8009b8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b92:	9a08      	ldr	r2, [sp, #32]
 8009b94:	0d1b      	lsrs	r3, r3, #20
 8009b96:	051b      	lsls	r3, r3, #20
 8009b98:	2a00      	cmp	r2, #0
 8009b9a:	d06a      	beq.n	8009c72 <_strtod_l+0x8fa>
 8009b9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009ba0:	d867      	bhi.n	8009c72 <_strtod_l+0x8fa>
 8009ba2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009ba6:	f67f ae9d 	bls.w	80098e4 <_strtod_l+0x56c>
 8009baa:	4b0a      	ldr	r3, [pc, #40]	@ (8009bd4 <_strtod_l+0x85c>)
 8009bac:	4650      	mov	r0, sl
 8009bae:	4659      	mov	r1, fp
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f7f6 fd31 	bl	8000618 <__aeabi_dmul>
 8009bb6:	4b08      	ldr	r3, [pc, #32]	@ (8009bd8 <_strtod_l+0x860>)
 8009bb8:	400b      	ands	r3, r1
 8009bba:	4682      	mov	sl, r0
 8009bbc:	468b      	mov	fp, r1
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	f47f ae08 	bne.w	80097d4 <_strtod_l+0x45c>
 8009bc4:	9a05      	ldr	r2, [sp, #20]
 8009bc6:	2322      	movs	r3, #34	@ 0x22
 8009bc8:	6013      	str	r3, [r2, #0]
 8009bca:	e603      	b.n	80097d4 <_strtod_l+0x45c>
 8009bcc:	0800bd40 	.word	0x0800bd40
 8009bd0:	fffffc02 	.word	0xfffffc02
 8009bd4:	39500000 	.word	0x39500000
 8009bd8:	7ff00000 	.word	0x7ff00000
 8009bdc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009be0:	d165      	bne.n	8009cae <_strtod_l+0x936>
 8009be2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009be4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be8:	b35a      	cbz	r2, 8009c42 <_strtod_l+0x8ca>
 8009bea:	4a9f      	ldr	r2, [pc, #636]	@ (8009e68 <_strtod_l+0xaf0>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d12b      	bne.n	8009c48 <_strtod_l+0x8d0>
 8009bf0:	9b08      	ldr	r3, [sp, #32]
 8009bf2:	4651      	mov	r1, sl
 8009bf4:	b303      	cbz	r3, 8009c38 <_strtod_l+0x8c0>
 8009bf6:	4b9d      	ldr	r3, [pc, #628]	@ (8009e6c <_strtod_l+0xaf4>)
 8009bf8:	465a      	mov	r2, fp
 8009bfa:	4013      	ands	r3, r2
 8009bfc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c00:	f04f 32ff 	mov.w	r2, #4294967295
 8009c04:	d81b      	bhi.n	8009c3e <_strtod_l+0x8c6>
 8009c06:	0d1b      	lsrs	r3, r3, #20
 8009c08:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c10:	4299      	cmp	r1, r3
 8009c12:	d119      	bne.n	8009c48 <_strtod_l+0x8d0>
 8009c14:	4b96      	ldr	r3, [pc, #600]	@ (8009e70 <_strtod_l+0xaf8>)
 8009c16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d102      	bne.n	8009c22 <_strtod_l+0x8aa>
 8009c1c:	3101      	adds	r1, #1
 8009c1e:	f43f adce 	beq.w	80097be <_strtod_l+0x446>
 8009c22:	4b92      	ldr	r3, [pc, #584]	@ (8009e6c <_strtod_l+0xaf4>)
 8009c24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c26:	401a      	ands	r2, r3
 8009c28:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009c2c:	f04f 0a00 	mov.w	sl, #0
 8009c30:	9b08      	ldr	r3, [sp, #32]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1b9      	bne.n	8009baa <_strtod_l+0x832>
 8009c36:	e5cd      	b.n	80097d4 <_strtod_l+0x45c>
 8009c38:	f04f 33ff 	mov.w	r3, #4294967295
 8009c3c:	e7e8      	b.n	8009c10 <_strtod_l+0x898>
 8009c3e:	4613      	mov	r3, r2
 8009c40:	e7e6      	b.n	8009c10 <_strtod_l+0x898>
 8009c42:	ea53 030a 	orrs.w	r3, r3, sl
 8009c46:	d0a2      	beq.n	8009b8e <_strtod_l+0x816>
 8009c48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c4a:	b1db      	cbz	r3, 8009c84 <_strtod_l+0x90c>
 8009c4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c4e:	4213      	tst	r3, r2
 8009c50:	d0ee      	beq.n	8009c30 <_strtod_l+0x8b8>
 8009c52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c54:	9a08      	ldr	r2, [sp, #32]
 8009c56:	4650      	mov	r0, sl
 8009c58:	4659      	mov	r1, fp
 8009c5a:	b1bb      	cbz	r3, 8009c8c <_strtod_l+0x914>
 8009c5c:	f7ff fb6e 	bl	800933c <sulp>
 8009c60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c64:	ec53 2b10 	vmov	r2, r3, d0
 8009c68:	f7f6 fb20 	bl	80002ac <__adddf3>
 8009c6c:	4682      	mov	sl, r0
 8009c6e:	468b      	mov	fp, r1
 8009c70:	e7de      	b.n	8009c30 <_strtod_l+0x8b8>
 8009c72:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009c76:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c7a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c7e:	f04f 3aff 	mov.w	sl, #4294967295
 8009c82:	e7d5      	b.n	8009c30 <_strtod_l+0x8b8>
 8009c84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c86:	ea13 0f0a 	tst.w	r3, sl
 8009c8a:	e7e1      	b.n	8009c50 <_strtod_l+0x8d8>
 8009c8c:	f7ff fb56 	bl	800933c <sulp>
 8009c90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c94:	ec53 2b10 	vmov	r2, r3, d0
 8009c98:	f7f6 fb06 	bl	80002a8 <__aeabi_dsub>
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	4682      	mov	sl, r0
 8009ca2:	468b      	mov	fp, r1
 8009ca4:	f7f6 ff20 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d0c1      	beq.n	8009c30 <_strtod_l+0x8b8>
 8009cac:	e61a      	b.n	80098e4 <_strtod_l+0x56c>
 8009cae:	4641      	mov	r1, r8
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f7ff facd 	bl	8009250 <__ratio>
 8009cb6:	ec57 6b10 	vmov	r6, r7, d0
 8009cba:	2200      	movs	r2, #0
 8009cbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	4639      	mov	r1, r7
 8009cc4:	f7f6 ff24 	bl	8000b10 <__aeabi_dcmple>
 8009cc8:	2800      	cmp	r0, #0
 8009cca:	d06f      	beq.n	8009dac <_strtod_l+0xa34>
 8009ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d17a      	bne.n	8009dc8 <_strtod_l+0xa50>
 8009cd2:	f1ba 0f00 	cmp.w	sl, #0
 8009cd6:	d158      	bne.n	8009d8a <_strtod_l+0xa12>
 8009cd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d15a      	bne.n	8009d98 <_strtod_l+0xa20>
 8009ce2:	4b64      	ldr	r3, [pc, #400]	@ (8009e74 <_strtod_l+0xafc>)
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	4639      	mov	r1, r7
 8009cea:	f7f6 ff07 	bl	8000afc <__aeabi_dcmplt>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	d159      	bne.n	8009da6 <_strtod_l+0xa2e>
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	4639      	mov	r1, r7
 8009cf6:	4b60      	ldr	r3, [pc, #384]	@ (8009e78 <_strtod_l+0xb00>)
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f7f6 fc8d 	bl	8000618 <__aeabi_dmul>
 8009cfe:	4606      	mov	r6, r0
 8009d00:	460f      	mov	r7, r1
 8009d02:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d06:	9606      	str	r6, [sp, #24]
 8009d08:	9307      	str	r3, [sp, #28]
 8009d0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d0e:	4d57      	ldr	r5, [pc, #348]	@ (8009e6c <_strtod_l+0xaf4>)
 8009d10:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d16:	401d      	ands	r5, r3
 8009d18:	4b58      	ldr	r3, [pc, #352]	@ (8009e7c <_strtod_l+0xb04>)
 8009d1a:	429d      	cmp	r5, r3
 8009d1c:	f040 80b2 	bne.w	8009e84 <_strtod_l+0xb0c>
 8009d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d22:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009d26:	ec4b ab10 	vmov	d0, sl, fp
 8009d2a:	f7ff f9c9 	bl	80090c0 <__ulp>
 8009d2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d32:	ec51 0b10 	vmov	r0, r1, d0
 8009d36:	f7f6 fc6f 	bl	8000618 <__aeabi_dmul>
 8009d3a:	4652      	mov	r2, sl
 8009d3c:	465b      	mov	r3, fp
 8009d3e:	f7f6 fab5 	bl	80002ac <__adddf3>
 8009d42:	460b      	mov	r3, r1
 8009d44:	4949      	ldr	r1, [pc, #292]	@ (8009e6c <_strtod_l+0xaf4>)
 8009d46:	4a4e      	ldr	r2, [pc, #312]	@ (8009e80 <_strtod_l+0xb08>)
 8009d48:	4019      	ands	r1, r3
 8009d4a:	4291      	cmp	r1, r2
 8009d4c:	4682      	mov	sl, r0
 8009d4e:	d942      	bls.n	8009dd6 <_strtod_l+0xa5e>
 8009d50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009d52:	4b47      	ldr	r3, [pc, #284]	@ (8009e70 <_strtod_l+0xaf8>)
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d103      	bne.n	8009d60 <_strtod_l+0x9e8>
 8009d58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	f43f ad2f 	beq.w	80097be <_strtod_l+0x446>
 8009d60:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009e70 <_strtod_l+0xaf8>
 8009d64:	f04f 3aff 	mov.w	sl, #4294967295
 8009d68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d6a:	9805      	ldr	r0, [sp, #20]
 8009d6c:	f7fe fe7c 	bl	8008a68 <_Bfree>
 8009d70:	9805      	ldr	r0, [sp, #20]
 8009d72:	4649      	mov	r1, r9
 8009d74:	f7fe fe78 	bl	8008a68 <_Bfree>
 8009d78:	9805      	ldr	r0, [sp, #20]
 8009d7a:	4641      	mov	r1, r8
 8009d7c:	f7fe fe74 	bl	8008a68 <_Bfree>
 8009d80:	9805      	ldr	r0, [sp, #20]
 8009d82:	4621      	mov	r1, r4
 8009d84:	f7fe fe70 	bl	8008a68 <_Bfree>
 8009d88:	e619      	b.n	80099be <_strtod_l+0x646>
 8009d8a:	f1ba 0f01 	cmp.w	sl, #1
 8009d8e:	d103      	bne.n	8009d98 <_strtod_l+0xa20>
 8009d90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	f43f ada6 	beq.w	80098e4 <_strtod_l+0x56c>
 8009d98:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009e48 <_strtod_l+0xad0>
 8009d9c:	4f35      	ldr	r7, [pc, #212]	@ (8009e74 <_strtod_l+0xafc>)
 8009d9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009da2:	2600      	movs	r6, #0
 8009da4:	e7b1      	b.n	8009d0a <_strtod_l+0x992>
 8009da6:	4f34      	ldr	r7, [pc, #208]	@ (8009e78 <_strtod_l+0xb00>)
 8009da8:	2600      	movs	r6, #0
 8009daa:	e7aa      	b.n	8009d02 <_strtod_l+0x98a>
 8009dac:	4b32      	ldr	r3, [pc, #200]	@ (8009e78 <_strtod_l+0xb00>)
 8009dae:	4630      	mov	r0, r6
 8009db0:	4639      	mov	r1, r7
 8009db2:	2200      	movs	r2, #0
 8009db4:	f7f6 fc30 	bl	8000618 <__aeabi_dmul>
 8009db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dba:	4606      	mov	r6, r0
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d09f      	beq.n	8009d02 <_strtod_l+0x98a>
 8009dc2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009dc6:	e7a0      	b.n	8009d0a <_strtod_l+0x992>
 8009dc8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009e50 <_strtod_l+0xad8>
 8009dcc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009dd0:	ec57 6b17 	vmov	r6, r7, d7
 8009dd4:	e799      	b.n	8009d0a <_strtod_l+0x992>
 8009dd6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009dda:	9b08      	ldr	r3, [sp, #32]
 8009ddc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d1c1      	bne.n	8009d68 <_strtod_l+0x9f0>
 8009de4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009de8:	0d1b      	lsrs	r3, r3, #20
 8009dea:	051b      	lsls	r3, r3, #20
 8009dec:	429d      	cmp	r5, r3
 8009dee:	d1bb      	bne.n	8009d68 <_strtod_l+0x9f0>
 8009df0:	4630      	mov	r0, r6
 8009df2:	4639      	mov	r1, r7
 8009df4:	f7f6 ff70 	bl	8000cd8 <__aeabi_d2lz>
 8009df8:	f7f6 fbe0 	bl	80005bc <__aeabi_l2d>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	4630      	mov	r0, r6
 8009e02:	4639      	mov	r1, r7
 8009e04:	f7f6 fa50 	bl	80002a8 <__aeabi_dsub>
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e10:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e16:	ea46 060a 	orr.w	r6, r6, sl
 8009e1a:	431e      	orrs	r6, r3
 8009e1c:	d06f      	beq.n	8009efe <_strtod_l+0xb86>
 8009e1e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e58 <_strtod_l+0xae0>)
 8009e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e24:	f7f6 fe6a 	bl	8000afc <__aeabi_dcmplt>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	f47f acd3 	bne.w	80097d4 <_strtod_l+0x45c>
 8009e2e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009e60 <_strtod_l+0xae8>)
 8009e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e38:	f7f6 fe7e 	bl	8000b38 <__aeabi_dcmpgt>
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d093      	beq.n	8009d68 <_strtod_l+0x9f0>
 8009e40:	e4c8      	b.n	80097d4 <_strtod_l+0x45c>
 8009e42:	bf00      	nop
 8009e44:	f3af 8000 	nop.w
 8009e48:	00000000 	.word	0x00000000
 8009e4c:	bff00000 	.word	0xbff00000
 8009e50:	00000000 	.word	0x00000000
 8009e54:	3ff00000 	.word	0x3ff00000
 8009e58:	94a03595 	.word	0x94a03595
 8009e5c:	3fdfffff 	.word	0x3fdfffff
 8009e60:	35afe535 	.word	0x35afe535
 8009e64:	3fe00000 	.word	0x3fe00000
 8009e68:	000fffff 	.word	0x000fffff
 8009e6c:	7ff00000 	.word	0x7ff00000
 8009e70:	7fefffff 	.word	0x7fefffff
 8009e74:	3ff00000 	.word	0x3ff00000
 8009e78:	3fe00000 	.word	0x3fe00000
 8009e7c:	7fe00000 	.word	0x7fe00000
 8009e80:	7c9fffff 	.word	0x7c9fffff
 8009e84:	9b08      	ldr	r3, [sp, #32]
 8009e86:	b323      	cbz	r3, 8009ed2 <_strtod_l+0xb5a>
 8009e88:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009e8c:	d821      	bhi.n	8009ed2 <_strtod_l+0xb5a>
 8009e8e:	a328      	add	r3, pc, #160	@ (adr r3, 8009f30 <_strtod_l+0xbb8>)
 8009e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e94:	4630      	mov	r0, r6
 8009e96:	4639      	mov	r1, r7
 8009e98:	f7f6 fe3a 	bl	8000b10 <__aeabi_dcmple>
 8009e9c:	b1a0      	cbz	r0, 8009ec8 <_strtod_l+0xb50>
 8009e9e:	4639      	mov	r1, r7
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f7f6 fe91 	bl	8000bc8 <__aeabi_d2uiz>
 8009ea6:	2801      	cmp	r0, #1
 8009ea8:	bf38      	it	cc
 8009eaa:	2001      	movcc	r0, #1
 8009eac:	f7f6 fb3a 	bl	8000524 <__aeabi_ui2d>
 8009eb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	460f      	mov	r7, r1
 8009eb6:	b9fb      	cbnz	r3, 8009ef8 <_strtod_l+0xb80>
 8009eb8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ebc:	9014      	str	r0, [sp, #80]	@ 0x50
 8009ebe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ec0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009ec4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ec8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009eca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ece:	1b5b      	subs	r3, r3, r5
 8009ed0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ed2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009ed6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009eda:	f7ff f8f1 	bl	80090c0 <__ulp>
 8009ede:	4650      	mov	r0, sl
 8009ee0:	ec53 2b10 	vmov	r2, r3, d0
 8009ee4:	4659      	mov	r1, fp
 8009ee6:	f7f6 fb97 	bl	8000618 <__aeabi_dmul>
 8009eea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009eee:	f7f6 f9dd 	bl	80002ac <__adddf3>
 8009ef2:	4682      	mov	sl, r0
 8009ef4:	468b      	mov	fp, r1
 8009ef6:	e770      	b.n	8009dda <_strtod_l+0xa62>
 8009ef8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009efc:	e7e0      	b.n	8009ec0 <_strtod_l+0xb48>
 8009efe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f38 <_strtod_l+0xbc0>)
 8009f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f04:	f7f6 fdfa 	bl	8000afc <__aeabi_dcmplt>
 8009f08:	e798      	b.n	8009e3c <_strtod_l+0xac4>
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f0e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009f10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f12:	6013      	str	r3, [r2, #0]
 8009f14:	f7ff ba6d 	b.w	80093f2 <_strtod_l+0x7a>
 8009f18:	2a65      	cmp	r2, #101	@ 0x65
 8009f1a:	f43f ab68 	beq.w	80095ee <_strtod_l+0x276>
 8009f1e:	2a45      	cmp	r2, #69	@ 0x45
 8009f20:	f43f ab65 	beq.w	80095ee <_strtod_l+0x276>
 8009f24:	2301      	movs	r3, #1
 8009f26:	f7ff bba0 	b.w	800966a <_strtod_l+0x2f2>
 8009f2a:	bf00      	nop
 8009f2c:	f3af 8000 	nop.w
 8009f30:	ffc00000 	.word	0xffc00000
 8009f34:	41dfffff 	.word	0x41dfffff
 8009f38:	94a03595 	.word	0x94a03595
 8009f3c:	3fcfffff 	.word	0x3fcfffff

08009f40 <_strtod_r>:
 8009f40:	4b01      	ldr	r3, [pc, #4]	@ (8009f48 <_strtod_r+0x8>)
 8009f42:	f7ff ba19 	b.w	8009378 <_strtod_l>
 8009f46:	bf00      	nop
 8009f48:	20000068 	.word	0x20000068

08009f4c <_strtol_l.isra.0>:
 8009f4c:	2b24      	cmp	r3, #36	@ 0x24
 8009f4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f52:	4686      	mov	lr, r0
 8009f54:	4690      	mov	r8, r2
 8009f56:	d801      	bhi.n	8009f5c <_strtol_l.isra.0+0x10>
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d106      	bne.n	8009f6a <_strtol_l.isra.0+0x1e>
 8009f5c:	f7fd fda2 	bl	8007aa4 <__errno>
 8009f60:	2316      	movs	r3, #22
 8009f62:	6003      	str	r3, [r0, #0]
 8009f64:	2000      	movs	r0, #0
 8009f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f6a:	4834      	ldr	r0, [pc, #208]	@ (800a03c <_strtol_l.isra.0+0xf0>)
 8009f6c:	460d      	mov	r5, r1
 8009f6e:	462a      	mov	r2, r5
 8009f70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f74:	5d06      	ldrb	r6, [r0, r4]
 8009f76:	f016 0608 	ands.w	r6, r6, #8
 8009f7a:	d1f8      	bne.n	8009f6e <_strtol_l.isra.0+0x22>
 8009f7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009f7e:	d110      	bne.n	8009fa2 <_strtol_l.isra.0+0x56>
 8009f80:	782c      	ldrb	r4, [r5, #0]
 8009f82:	2601      	movs	r6, #1
 8009f84:	1c95      	adds	r5, r2, #2
 8009f86:	f033 0210 	bics.w	r2, r3, #16
 8009f8a:	d115      	bne.n	8009fb8 <_strtol_l.isra.0+0x6c>
 8009f8c:	2c30      	cmp	r4, #48	@ 0x30
 8009f8e:	d10d      	bne.n	8009fac <_strtol_l.isra.0+0x60>
 8009f90:	782a      	ldrb	r2, [r5, #0]
 8009f92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f96:	2a58      	cmp	r2, #88	@ 0x58
 8009f98:	d108      	bne.n	8009fac <_strtol_l.isra.0+0x60>
 8009f9a:	786c      	ldrb	r4, [r5, #1]
 8009f9c:	3502      	adds	r5, #2
 8009f9e:	2310      	movs	r3, #16
 8009fa0:	e00a      	b.n	8009fb8 <_strtol_l.isra.0+0x6c>
 8009fa2:	2c2b      	cmp	r4, #43	@ 0x2b
 8009fa4:	bf04      	itt	eq
 8009fa6:	782c      	ldrbeq	r4, [r5, #0]
 8009fa8:	1c95      	addeq	r5, r2, #2
 8009faa:	e7ec      	b.n	8009f86 <_strtol_l.isra.0+0x3a>
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1f6      	bne.n	8009f9e <_strtol_l.isra.0+0x52>
 8009fb0:	2c30      	cmp	r4, #48	@ 0x30
 8009fb2:	bf14      	ite	ne
 8009fb4:	230a      	movne	r3, #10
 8009fb6:	2308      	moveq	r3, #8
 8009fb8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009fbc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	fbbc f9f3 	udiv	r9, ip, r3
 8009fc6:	4610      	mov	r0, r2
 8009fc8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009fcc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009fd0:	2f09      	cmp	r7, #9
 8009fd2:	d80f      	bhi.n	8009ff4 <_strtol_l.isra.0+0xa8>
 8009fd4:	463c      	mov	r4, r7
 8009fd6:	42a3      	cmp	r3, r4
 8009fd8:	dd1b      	ble.n	800a012 <_strtol_l.isra.0+0xc6>
 8009fda:	1c57      	adds	r7, r2, #1
 8009fdc:	d007      	beq.n	8009fee <_strtol_l.isra.0+0xa2>
 8009fde:	4581      	cmp	r9, r0
 8009fe0:	d314      	bcc.n	800a00c <_strtol_l.isra.0+0xc0>
 8009fe2:	d101      	bne.n	8009fe8 <_strtol_l.isra.0+0x9c>
 8009fe4:	45a2      	cmp	sl, r4
 8009fe6:	db11      	blt.n	800a00c <_strtol_l.isra.0+0xc0>
 8009fe8:	fb00 4003 	mla	r0, r0, r3, r4
 8009fec:	2201      	movs	r2, #1
 8009fee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ff2:	e7eb      	b.n	8009fcc <_strtol_l.isra.0+0x80>
 8009ff4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009ff8:	2f19      	cmp	r7, #25
 8009ffa:	d801      	bhi.n	800a000 <_strtol_l.isra.0+0xb4>
 8009ffc:	3c37      	subs	r4, #55	@ 0x37
 8009ffe:	e7ea      	b.n	8009fd6 <_strtol_l.isra.0+0x8a>
 800a000:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a004:	2f19      	cmp	r7, #25
 800a006:	d804      	bhi.n	800a012 <_strtol_l.isra.0+0xc6>
 800a008:	3c57      	subs	r4, #87	@ 0x57
 800a00a:	e7e4      	b.n	8009fd6 <_strtol_l.isra.0+0x8a>
 800a00c:	f04f 32ff 	mov.w	r2, #4294967295
 800a010:	e7ed      	b.n	8009fee <_strtol_l.isra.0+0xa2>
 800a012:	1c53      	adds	r3, r2, #1
 800a014:	d108      	bne.n	800a028 <_strtol_l.isra.0+0xdc>
 800a016:	2322      	movs	r3, #34	@ 0x22
 800a018:	f8ce 3000 	str.w	r3, [lr]
 800a01c:	4660      	mov	r0, ip
 800a01e:	f1b8 0f00 	cmp.w	r8, #0
 800a022:	d0a0      	beq.n	8009f66 <_strtol_l.isra.0+0x1a>
 800a024:	1e69      	subs	r1, r5, #1
 800a026:	e006      	b.n	800a036 <_strtol_l.isra.0+0xea>
 800a028:	b106      	cbz	r6, 800a02c <_strtol_l.isra.0+0xe0>
 800a02a:	4240      	negs	r0, r0
 800a02c:	f1b8 0f00 	cmp.w	r8, #0
 800a030:	d099      	beq.n	8009f66 <_strtol_l.isra.0+0x1a>
 800a032:	2a00      	cmp	r2, #0
 800a034:	d1f6      	bne.n	800a024 <_strtol_l.isra.0+0xd8>
 800a036:	f8c8 1000 	str.w	r1, [r8]
 800a03a:	e794      	b.n	8009f66 <_strtol_l.isra.0+0x1a>
 800a03c:	0800bd69 	.word	0x0800bd69

0800a040 <_strtol_r>:
 800a040:	f7ff bf84 	b.w	8009f4c <_strtol_l.isra.0>

0800a044 <__ssputs_r>:
 800a044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a048:	688e      	ldr	r6, [r1, #8]
 800a04a:	461f      	mov	r7, r3
 800a04c:	42be      	cmp	r6, r7
 800a04e:	680b      	ldr	r3, [r1, #0]
 800a050:	4682      	mov	sl, r0
 800a052:	460c      	mov	r4, r1
 800a054:	4690      	mov	r8, r2
 800a056:	d82d      	bhi.n	800a0b4 <__ssputs_r+0x70>
 800a058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a05c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a060:	d026      	beq.n	800a0b0 <__ssputs_r+0x6c>
 800a062:	6965      	ldr	r5, [r4, #20]
 800a064:	6909      	ldr	r1, [r1, #16]
 800a066:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a06a:	eba3 0901 	sub.w	r9, r3, r1
 800a06e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a072:	1c7b      	adds	r3, r7, #1
 800a074:	444b      	add	r3, r9
 800a076:	106d      	asrs	r5, r5, #1
 800a078:	429d      	cmp	r5, r3
 800a07a:	bf38      	it	cc
 800a07c:	461d      	movcc	r5, r3
 800a07e:	0553      	lsls	r3, r2, #21
 800a080:	d527      	bpl.n	800a0d2 <__ssputs_r+0x8e>
 800a082:	4629      	mov	r1, r5
 800a084:	f7fe fc24 	bl	80088d0 <_malloc_r>
 800a088:	4606      	mov	r6, r0
 800a08a:	b360      	cbz	r0, 800a0e6 <__ssputs_r+0xa2>
 800a08c:	6921      	ldr	r1, [r4, #16]
 800a08e:	464a      	mov	r2, r9
 800a090:	f7fd fd3d 	bl	8007b0e <memcpy>
 800a094:	89a3      	ldrh	r3, [r4, #12]
 800a096:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a09e:	81a3      	strh	r3, [r4, #12]
 800a0a0:	6126      	str	r6, [r4, #16]
 800a0a2:	6165      	str	r5, [r4, #20]
 800a0a4:	444e      	add	r6, r9
 800a0a6:	eba5 0509 	sub.w	r5, r5, r9
 800a0aa:	6026      	str	r6, [r4, #0]
 800a0ac:	60a5      	str	r5, [r4, #8]
 800a0ae:	463e      	mov	r6, r7
 800a0b0:	42be      	cmp	r6, r7
 800a0b2:	d900      	bls.n	800a0b6 <__ssputs_r+0x72>
 800a0b4:	463e      	mov	r6, r7
 800a0b6:	6820      	ldr	r0, [r4, #0]
 800a0b8:	4632      	mov	r2, r6
 800a0ba:	4641      	mov	r1, r8
 800a0bc:	f000 fd57 	bl	800ab6e <memmove>
 800a0c0:	68a3      	ldr	r3, [r4, #8]
 800a0c2:	1b9b      	subs	r3, r3, r6
 800a0c4:	60a3      	str	r3, [r4, #8]
 800a0c6:	6823      	ldr	r3, [r4, #0]
 800a0c8:	4433      	add	r3, r6
 800a0ca:	6023      	str	r3, [r4, #0]
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0d2:	462a      	mov	r2, r5
 800a0d4:	f001 f90d 	bl	800b2f2 <_realloc_r>
 800a0d8:	4606      	mov	r6, r0
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d1e0      	bne.n	800a0a0 <__ssputs_r+0x5c>
 800a0de:	6921      	ldr	r1, [r4, #16]
 800a0e0:	4650      	mov	r0, sl
 800a0e2:	f7fe fb81 	bl	80087e8 <_free_r>
 800a0e6:	230c      	movs	r3, #12
 800a0e8:	f8ca 3000 	str.w	r3, [sl]
 800a0ec:	89a3      	ldrh	r3, [r4, #12]
 800a0ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0f2:	81a3      	strh	r3, [r4, #12]
 800a0f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f8:	e7e9      	b.n	800a0ce <__ssputs_r+0x8a>
	...

0800a0fc <_svfiprintf_r>:
 800a0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a100:	4698      	mov	r8, r3
 800a102:	898b      	ldrh	r3, [r1, #12]
 800a104:	061b      	lsls	r3, r3, #24
 800a106:	b09d      	sub	sp, #116	@ 0x74
 800a108:	4607      	mov	r7, r0
 800a10a:	460d      	mov	r5, r1
 800a10c:	4614      	mov	r4, r2
 800a10e:	d510      	bpl.n	800a132 <_svfiprintf_r+0x36>
 800a110:	690b      	ldr	r3, [r1, #16]
 800a112:	b973      	cbnz	r3, 800a132 <_svfiprintf_r+0x36>
 800a114:	2140      	movs	r1, #64	@ 0x40
 800a116:	f7fe fbdb 	bl	80088d0 <_malloc_r>
 800a11a:	6028      	str	r0, [r5, #0]
 800a11c:	6128      	str	r0, [r5, #16]
 800a11e:	b930      	cbnz	r0, 800a12e <_svfiprintf_r+0x32>
 800a120:	230c      	movs	r3, #12
 800a122:	603b      	str	r3, [r7, #0]
 800a124:	f04f 30ff 	mov.w	r0, #4294967295
 800a128:	b01d      	add	sp, #116	@ 0x74
 800a12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a12e:	2340      	movs	r3, #64	@ 0x40
 800a130:	616b      	str	r3, [r5, #20]
 800a132:	2300      	movs	r3, #0
 800a134:	9309      	str	r3, [sp, #36]	@ 0x24
 800a136:	2320      	movs	r3, #32
 800a138:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a13c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a140:	2330      	movs	r3, #48	@ 0x30
 800a142:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a2e0 <_svfiprintf_r+0x1e4>
 800a146:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a14a:	f04f 0901 	mov.w	r9, #1
 800a14e:	4623      	mov	r3, r4
 800a150:	469a      	mov	sl, r3
 800a152:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a156:	b10a      	cbz	r2, 800a15c <_svfiprintf_r+0x60>
 800a158:	2a25      	cmp	r2, #37	@ 0x25
 800a15a:	d1f9      	bne.n	800a150 <_svfiprintf_r+0x54>
 800a15c:	ebba 0b04 	subs.w	fp, sl, r4
 800a160:	d00b      	beq.n	800a17a <_svfiprintf_r+0x7e>
 800a162:	465b      	mov	r3, fp
 800a164:	4622      	mov	r2, r4
 800a166:	4629      	mov	r1, r5
 800a168:	4638      	mov	r0, r7
 800a16a:	f7ff ff6b 	bl	800a044 <__ssputs_r>
 800a16e:	3001      	adds	r0, #1
 800a170:	f000 80a7 	beq.w	800a2c2 <_svfiprintf_r+0x1c6>
 800a174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a176:	445a      	add	r2, fp
 800a178:	9209      	str	r2, [sp, #36]	@ 0x24
 800a17a:	f89a 3000 	ldrb.w	r3, [sl]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f000 809f 	beq.w	800a2c2 <_svfiprintf_r+0x1c6>
 800a184:	2300      	movs	r3, #0
 800a186:	f04f 32ff 	mov.w	r2, #4294967295
 800a18a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a18e:	f10a 0a01 	add.w	sl, sl, #1
 800a192:	9304      	str	r3, [sp, #16]
 800a194:	9307      	str	r3, [sp, #28]
 800a196:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a19a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a19c:	4654      	mov	r4, sl
 800a19e:	2205      	movs	r2, #5
 800a1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1a4:	484e      	ldr	r0, [pc, #312]	@ (800a2e0 <_svfiprintf_r+0x1e4>)
 800a1a6:	f7f6 f823 	bl	80001f0 <memchr>
 800a1aa:	9a04      	ldr	r2, [sp, #16]
 800a1ac:	b9d8      	cbnz	r0, 800a1e6 <_svfiprintf_r+0xea>
 800a1ae:	06d0      	lsls	r0, r2, #27
 800a1b0:	bf44      	itt	mi
 800a1b2:	2320      	movmi	r3, #32
 800a1b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1b8:	0711      	lsls	r1, r2, #28
 800a1ba:	bf44      	itt	mi
 800a1bc:	232b      	movmi	r3, #43	@ 0x2b
 800a1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1c8:	d015      	beq.n	800a1f6 <_svfiprintf_r+0xfa>
 800a1ca:	9a07      	ldr	r2, [sp, #28]
 800a1cc:	4654      	mov	r4, sl
 800a1ce:	2000      	movs	r0, #0
 800a1d0:	f04f 0c0a 	mov.w	ip, #10
 800a1d4:	4621      	mov	r1, r4
 800a1d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1da:	3b30      	subs	r3, #48	@ 0x30
 800a1dc:	2b09      	cmp	r3, #9
 800a1de:	d94b      	bls.n	800a278 <_svfiprintf_r+0x17c>
 800a1e0:	b1b0      	cbz	r0, 800a210 <_svfiprintf_r+0x114>
 800a1e2:	9207      	str	r2, [sp, #28]
 800a1e4:	e014      	b.n	800a210 <_svfiprintf_r+0x114>
 800a1e6:	eba0 0308 	sub.w	r3, r0, r8
 800a1ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	9304      	str	r3, [sp, #16]
 800a1f2:	46a2      	mov	sl, r4
 800a1f4:	e7d2      	b.n	800a19c <_svfiprintf_r+0xa0>
 800a1f6:	9b03      	ldr	r3, [sp, #12]
 800a1f8:	1d19      	adds	r1, r3, #4
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	9103      	str	r1, [sp, #12]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	bfbb      	ittet	lt
 800a202:	425b      	neglt	r3, r3
 800a204:	f042 0202 	orrlt.w	r2, r2, #2
 800a208:	9307      	strge	r3, [sp, #28]
 800a20a:	9307      	strlt	r3, [sp, #28]
 800a20c:	bfb8      	it	lt
 800a20e:	9204      	strlt	r2, [sp, #16]
 800a210:	7823      	ldrb	r3, [r4, #0]
 800a212:	2b2e      	cmp	r3, #46	@ 0x2e
 800a214:	d10a      	bne.n	800a22c <_svfiprintf_r+0x130>
 800a216:	7863      	ldrb	r3, [r4, #1]
 800a218:	2b2a      	cmp	r3, #42	@ 0x2a
 800a21a:	d132      	bne.n	800a282 <_svfiprintf_r+0x186>
 800a21c:	9b03      	ldr	r3, [sp, #12]
 800a21e:	1d1a      	adds	r2, r3, #4
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	9203      	str	r2, [sp, #12]
 800a224:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a228:	3402      	adds	r4, #2
 800a22a:	9305      	str	r3, [sp, #20]
 800a22c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a2f0 <_svfiprintf_r+0x1f4>
 800a230:	7821      	ldrb	r1, [r4, #0]
 800a232:	2203      	movs	r2, #3
 800a234:	4650      	mov	r0, sl
 800a236:	f7f5 ffdb 	bl	80001f0 <memchr>
 800a23a:	b138      	cbz	r0, 800a24c <_svfiprintf_r+0x150>
 800a23c:	9b04      	ldr	r3, [sp, #16]
 800a23e:	eba0 000a 	sub.w	r0, r0, sl
 800a242:	2240      	movs	r2, #64	@ 0x40
 800a244:	4082      	lsls	r2, r0
 800a246:	4313      	orrs	r3, r2
 800a248:	3401      	adds	r4, #1
 800a24a:	9304      	str	r3, [sp, #16]
 800a24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a250:	4824      	ldr	r0, [pc, #144]	@ (800a2e4 <_svfiprintf_r+0x1e8>)
 800a252:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a256:	2206      	movs	r2, #6
 800a258:	f7f5 ffca 	bl	80001f0 <memchr>
 800a25c:	2800      	cmp	r0, #0
 800a25e:	d036      	beq.n	800a2ce <_svfiprintf_r+0x1d2>
 800a260:	4b21      	ldr	r3, [pc, #132]	@ (800a2e8 <_svfiprintf_r+0x1ec>)
 800a262:	bb1b      	cbnz	r3, 800a2ac <_svfiprintf_r+0x1b0>
 800a264:	9b03      	ldr	r3, [sp, #12]
 800a266:	3307      	adds	r3, #7
 800a268:	f023 0307 	bic.w	r3, r3, #7
 800a26c:	3308      	adds	r3, #8
 800a26e:	9303      	str	r3, [sp, #12]
 800a270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a272:	4433      	add	r3, r6
 800a274:	9309      	str	r3, [sp, #36]	@ 0x24
 800a276:	e76a      	b.n	800a14e <_svfiprintf_r+0x52>
 800a278:	fb0c 3202 	mla	r2, ip, r2, r3
 800a27c:	460c      	mov	r4, r1
 800a27e:	2001      	movs	r0, #1
 800a280:	e7a8      	b.n	800a1d4 <_svfiprintf_r+0xd8>
 800a282:	2300      	movs	r3, #0
 800a284:	3401      	adds	r4, #1
 800a286:	9305      	str	r3, [sp, #20]
 800a288:	4619      	mov	r1, r3
 800a28a:	f04f 0c0a 	mov.w	ip, #10
 800a28e:	4620      	mov	r0, r4
 800a290:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a294:	3a30      	subs	r2, #48	@ 0x30
 800a296:	2a09      	cmp	r2, #9
 800a298:	d903      	bls.n	800a2a2 <_svfiprintf_r+0x1a6>
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d0c6      	beq.n	800a22c <_svfiprintf_r+0x130>
 800a29e:	9105      	str	r1, [sp, #20]
 800a2a0:	e7c4      	b.n	800a22c <_svfiprintf_r+0x130>
 800a2a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2a6:	4604      	mov	r4, r0
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e7f0      	b.n	800a28e <_svfiprintf_r+0x192>
 800a2ac:	ab03      	add	r3, sp, #12
 800a2ae:	9300      	str	r3, [sp, #0]
 800a2b0:	462a      	mov	r2, r5
 800a2b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a2ec <_svfiprintf_r+0x1f0>)
 800a2b4:	a904      	add	r1, sp, #16
 800a2b6:	4638      	mov	r0, r7
 800a2b8:	f7fc fc88 	bl	8006bcc <_printf_float>
 800a2bc:	1c42      	adds	r2, r0, #1
 800a2be:	4606      	mov	r6, r0
 800a2c0:	d1d6      	bne.n	800a270 <_svfiprintf_r+0x174>
 800a2c2:	89ab      	ldrh	r3, [r5, #12]
 800a2c4:	065b      	lsls	r3, r3, #25
 800a2c6:	f53f af2d 	bmi.w	800a124 <_svfiprintf_r+0x28>
 800a2ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2cc:	e72c      	b.n	800a128 <_svfiprintf_r+0x2c>
 800a2ce:	ab03      	add	r3, sp, #12
 800a2d0:	9300      	str	r3, [sp, #0]
 800a2d2:	462a      	mov	r2, r5
 800a2d4:	4b05      	ldr	r3, [pc, #20]	@ (800a2ec <_svfiprintf_r+0x1f0>)
 800a2d6:	a904      	add	r1, sp, #16
 800a2d8:	4638      	mov	r0, r7
 800a2da:	f7fc ff0f 	bl	80070fc <_printf_i>
 800a2de:	e7ed      	b.n	800a2bc <_svfiprintf_r+0x1c0>
 800a2e0:	0800bb47 	.word	0x0800bb47
 800a2e4:	0800bb51 	.word	0x0800bb51
 800a2e8:	08006bcd 	.word	0x08006bcd
 800a2ec:	0800a045 	.word	0x0800a045
 800a2f0:	0800bb4d 	.word	0x0800bb4d

0800a2f4 <_sungetc_r>:
 800a2f4:	b538      	push	{r3, r4, r5, lr}
 800a2f6:	1c4b      	adds	r3, r1, #1
 800a2f8:	4614      	mov	r4, r2
 800a2fa:	d103      	bne.n	800a304 <_sungetc_r+0x10>
 800a2fc:	f04f 35ff 	mov.w	r5, #4294967295
 800a300:	4628      	mov	r0, r5
 800a302:	bd38      	pop	{r3, r4, r5, pc}
 800a304:	8993      	ldrh	r3, [r2, #12]
 800a306:	f023 0320 	bic.w	r3, r3, #32
 800a30a:	8193      	strh	r3, [r2, #12]
 800a30c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a30e:	6852      	ldr	r2, [r2, #4]
 800a310:	b2cd      	uxtb	r5, r1
 800a312:	b18b      	cbz	r3, 800a338 <_sungetc_r+0x44>
 800a314:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a316:	4293      	cmp	r3, r2
 800a318:	dd08      	ble.n	800a32c <_sungetc_r+0x38>
 800a31a:	6823      	ldr	r3, [r4, #0]
 800a31c:	1e5a      	subs	r2, r3, #1
 800a31e:	6022      	str	r2, [r4, #0]
 800a320:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a324:	6863      	ldr	r3, [r4, #4]
 800a326:	3301      	adds	r3, #1
 800a328:	6063      	str	r3, [r4, #4]
 800a32a:	e7e9      	b.n	800a300 <_sungetc_r+0xc>
 800a32c:	4621      	mov	r1, r4
 800a32e:	f000 fbe4 	bl	800aafa <__submore>
 800a332:	2800      	cmp	r0, #0
 800a334:	d0f1      	beq.n	800a31a <_sungetc_r+0x26>
 800a336:	e7e1      	b.n	800a2fc <_sungetc_r+0x8>
 800a338:	6921      	ldr	r1, [r4, #16]
 800a33a:	6823      	ldr	r3, [r4, #0]
 800a33c:	b151      	cbz	r1, 800a354 <_sungetc_r+0x60>
 800a33e:	4299      	cmp	r1, r3
 800a340:	d208      	bcs.n	800a354 <_sungetc_r+0x60>
 800a342:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a346:	42a9      	cmp	r1, r5
 800a348:	d104      	bne.n	800a354 <_sungetc_r+0x60>
 800a34a:	3b01      	subs	r3, #1
 800a34c:	3201      	adds	r2, #1
 800a34e:	6023      	str	r3, [r4, #0]
 800a350:	6062      	str	r2, [r4, #4]
 800a352:	e7d5      	b.n	800a300 <_sungetc_r+0xc>
 800a354:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800a358:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a35c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a35e:	2303      	movs	r3, #3
 800a360:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a362:	4623      	mov	r3, r4
 800a364:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a368:	6023      	str	r3, [r4, #0]
 800a36a:	2301      	movs	r3, #1
 800a36c:	e7dc      	b.n	800a328 <_sungetc_r+0x34>

0800a36e <__ssrefill_r>:
 800a36e:	b510      	push	{r4, lr}
 800a370:	460c      	mov	r4, r1
 800a372:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a374:	b169      	cbz	r1, 800a392 <__ssrefill_r+0x24>
 800a376:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a37a:	4299      	cmp	r1, r3
 800a37c:	d001      	beq.n	800a382 <__ssrefill_r+0x14>
 800a37e:	f7fe fa33 	bl	80087e8 <_free_r>
 800a382:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a384:	6063      	str	r3, [r4, #4]
 800a386:	2000      	movs	r0, #0
 800a388:	6360      	str	r0, [r4, #52]	@ 0x34
 800a38a:	b113      	cbz	r3, 800a392 <__ssrefill_r+0x24>
 800a38c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a38e:	6023      	str	r3, [r4, #0]
 800a390:	bd10      	pop	{r4, pc}
 800a392:	6923      	ldr	r3, [r4, #16]
 800a394:	6023      	str	r3, [r4, #0]
 800a396:	2300      	movs	r3, #0
 800a398:	6063      	str	r3, [r4, #4]
 800a39a:	89a3      	ldrh	r3, [r4, #12]
 800a39c:	f043 0320 	orr.w	r3, r3, #32
 800a3a0:	81a3      	strh	r3, [r4, #12]
 800a3a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a6:	e7f3      	b.n	800a390 <__ssrefill_r+0x22>

0800a3a8 <__ssvfiscanf_r>:
 800a3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ac:	460c      	mov	r4, r1
 800a3ae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a3b8:	49a6      	ldr	r1, [pc, #664]	@ (800a654 <__ssvfiscanf_r+0x2ac>)
 800a3ba:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a3bc:	f10d 0804 	add.w	r8, sp, #4
 800a3c0:	49a5      	ldr	r1, [pc, #660]	@ (800a658 <__ssvfiscanf_r+0x2b0>)
 800a3c2:	4fa6      	ldr	r7, [pc, #664]	@ (800a65c <__ssvfiscanf_r+0x2b4>)
 800a3c4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a3c8:	4606      	mov	r6, r0
 800a3ca:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a3cc:	9300      	str	r3, [sp, #0]
 800a3ce:	f892 9000 	ldrb.w	r9, [r2]
 800a3d2:	f1b9 0f00 	cmp.w	r9, #0
 800a3d6:	f000 8158 	beq.w	800a68a <__ssvfiscanf_r+0x2e2>
 800a3da:	f817 3009 	ldrb.w	r3, [r7, r9]
 800a3de:	f013 0308 	ands.w	r3, r3, #8
 800a3e2:	f102 0501 	add.w	r5, r2, #1
 800a3e6:	d019      	beq.n	800a41c <__ssvfiscanf_r+0x74>
 800a3e8:	6863      	ldr	r3, [r4, #4]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	dd0f      	ble.n	800a40e <__ssvfiscanf_r+0x66>
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	781a      	ldrb	r2, [r3, #0]
 800a3f2:	5cba      	ldrb	r2, [r7, r2]
 800a3f4:	0712      	lsls	r2, r2, #28
 800a3f6:	d401      	bmi.n	800a3fc <__ssvfiscanf_r+0x54>
 800a3f8:	462a      	mov	r2, r5
 800a3fa:	e7e8      	b.n	800a3ce <__ssvfiscanf_r+0x26>
 800a3fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a3fe:	3201      	adds	r2, #1
 800a400:	9245      	str	r2, [sp, #276]	@ 0x114
 800a402:	6862      	ldr	r2, [r4, #4]
 800a404:	3301      	adds	r3, #1
 800a406:	3a01      	subs	r2, #1
 800a408:	6062      	str	r2, [r4, #4]
 800a40a:	6023      	str	r3, [r4, #0]
 800a40c:	e7ec      	b.n	800a3e8 <__ssvfiscanf_r+0x40>
 800a40e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a410:	4621      	mov	r1, r4
 800a412:	4630      	mov	r0, r6
 800a414:	4798      	blx	r3
 800a416:	2800      	cmp	r0, #0
 800a418:	d0e9      	beq.n	800a3ee <__ssvfiscanf_r+0x46>
 800a41a:	e7ed      	b.n	800a3f8 <__ssvfiscanf_r+0x50>
 800a41c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a420:	f040 8085 	bne.w	800a52e <__ssvfiscanf_r+0x186>
 800a424:	9341      	str	r3, [sp, #260]	@ 0x104
 800a426:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a428:	7853      	ldrb	r3, [r2, #1]
 800a42a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a42c:	bf02      	ittt	eq
 800a42e:	2310      	moveq	r3, #16
 800a430:	1c95      	addeq	r5, r2, #2
 800a432:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a434:	220a      	movs	r2, #10
 800a436:	46aa      	mov	sl, r5
 800a438:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a43c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a440:	2b09      	cmp	r3, #9
 800a442:	d91e      	bls.n	800a482 <__ssvfiscanf_r+0xda>
 800a444:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a660 <__ssvfiscanf_r+0x2b8>
 800a448:	2203      	movs	r2, #3
 800a44a:	4658      	mov	r0, fp
 800a44c:	f7f5 fed0 	bl	80001f0 <memchr>
 800a450:	b138      	cbz	r0, 800a462 <__ssvfiscanf_r+0xba>
 800a452:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a454:	eba0 000b 	sub.w	r0, r0, fp
 800a458:	2301      	movs	r3, #1
 800a45a:	4083      	lsls	r3, r0
 800a45c:	4313      	orrs	r3, r2
 800a45e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a460:	4655      	mov	r5, sl
 800a462:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a466:	2b78      	cmp	r3, #120	@ 0x78
 800a468:	d806      	bhi.n	800a478 <__ssvfiscanf_r+0xd0>
 800a46a:	2b57      	cmp	r3, #87	@ 0x57
 800a46c:	d810      	bhi.n	800a490 <__ssvfiscanf_r+0xe8>
 800a46e:	2b25      	cmp	r3, #37	@ 0x25
 800a470:	d05d      	beq.n	800a52e <__ssvfiscanf_r+0x186>
 800a472:	d857      	bhi.n	800a524 <__ssvfiscanf_r+0x17c>
 800a474:	2b00      	cmp	r3, #0
 800a476:	d075      	beq.n	800a564 <__ssvfiscanf_r+0x1bc>
 800a478:	2303      	movs	r3, #3
 800a47a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a47c:	230a      	movs	r3, #10
 800a47e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a480:	e088      	b.n	800a594 <__ssvfiscanf_r+0x1ec>
 800a482:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a484:	fb02 1103 	mla	r1, r2, r3, r1
 800a488:	3930      	subs	r1, #48	@ 0x30
 800a48a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a48c:	4655      	mov	r5, sl
 800a48e:	e7d2      	b.n	800a436 <__ssvfiscanf_r+0x8e>
 800a490:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a494:	2a20      	cmp	r2, #32
 800a496:	d8ef      	bhi.n	800a478 <__ssvfiscanf_r+0xd0>
 800a498:	a101      	add	r1, pc, #4	@ (adr r1, 800a4a0 <__ssvfiscanf_r+0xf8>)
 800a49a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a49e:	bf00      	nop
 800a4a0:	0800a573 	.word	0x0800a573
 800a4a4:	0800a479 	.word	0x0800a479
 800a4a8:	0800a479 	.word	0x0800a479
 800a4ac:	0800a5cd 	.word	0x0800a5cd
 800a4b0:	0800a479 	.word	0x0800a479
 800a4b4:	0800a479 	.word	0x0800a479
 800a4b8:	0800a479 	.word	0x0800a479
 800a4bc:	0800a479 	.word	0x0800a479
 800a4c0:	0800a479 	.word	0x0800a479
 800a4c4:	0800a479 	.word	0x0800a479
 800a4c8:	0800a479 	.word	0x0800a479
 800a4cc:	0800a5e3 	.word	0x0800a5e3
 800a4d0:	0800a5c9 	.word	0x0800a5c9
 800a4d4:	0800a52b 	.word	0x0800a52b
 800a4d8:	0800a52b 	.word	0x0800a52b
 800a4dc:	0800a52b 	.word	0x0800a52b
 800a4e0:	0800a479 	.word	0x0800a479
 800a4e4:	0800a585 	.word	0x0800a585
 800a4e8:	0800a479 	.word	0x0800a479
 800a4ec:	0800a479 	.word	0x0800a479
 800a4f0:	0800a479 	.word	0x0800a479
 800a4f4:	0800a479 	.word	0x0800a479
 800a4f8:	0800a5f3 	.word	0x0800a5f3
 800a4fc:	0800a58d 	.word	0x0800a58d
 800a500:	0800a56b 	.word	0x0800a56b
 800a504:	0800a479 	.word	0x0800a479
 800a508:	0800a479 	.word	0x0800a479
 800a50c:	0800a5ef 	.word	0x0800a5ef
 800a510:	0800a479 	.word	0x0800a479
 800a514:	0800a5c9 	.word	0x0800a5c9
 800a518:	0800a479 	.word	0x0800a479
 800a51c:	0800a479 	.word	0x0800a479
 800a520:	0800a573 	.word	0x0800a573
 800a524:	3b45      	subs	r3, #69	@ 0x45
 800a526:	2b02      	cmp	r3, #2
 800a528:	d8a6      	bhi.n	800a478 <__ssvfiscanf_r+0xd0>
 800a52a:	2305      	movs	r3, #5
 800a52c:	e031      	b.n	800a592 <__ssvfiscanf_r+0x1ea>
 800a52e:	6863      	ldr	r3, [r4, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	dd0d      	ble.n	800a550 <__ssvfiscanf_r+0x1a8>
 800a534:	6823      	ldr	r3, [r4, #0]
 800a536:	781a      	ldrb	r2, [r3, #0]
 800a538:	454a      	cmp	r2, r9
 800a53a:	f040 80a6 	bne.w	800a68a <__ssvfiscanf_r+0x2e2>
 800a53e:	3301      	adds	r3, #1
 800a540:	6862      	ldr	r2, [r4, #4]
 800a542:	6023      	str	r3, [r4, #0]
 800a544:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a546:	3a01      	subs	r2, #1
 800a548:	3301      	adds	r3, #1
 800a54a:	6062      	str	r2, [r4, #4]
 800a54c:	9345      	str	r3, [sp, #276]	@ 0x114
 800a54e:	e753      	b.n	800a3f8 <__ssvfiscanf_r+0x50>
 800a550:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a552:	4621      	mov	r1, r4
 800a554:	4630      	mov	r0, r6
 800a556:	4798      	blx	r3
 800a558:	2800      	cmp	r0, #0
 800a55a:	d0eb      	beq.n	800a534 <__ssvfiscanf_r+0x18c>
 800a55c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a55e:	2800      	cmp	r0, #0
 800a560:	f040 808b 	bne.w	800a67a <__ssvfiscanf_r+0x2d2>
 800a564:	f04f 30ff 	mov.w	r0, #4294967295
 800a568:	e08b      	b.n	800a682 <__ssvfiscanf_r+0x2da>
 800a56a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a56c:	f042 0220 	orr.w	r2, r2, #32
 800a570:	9241      	str	r2, [sp, #260]	@ 0x104
 800a572:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a574:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a578:	9241      	str	r2, [sp, #260]	@ 0x104
 800a57a:	2210      	movs	r2, #16
 800a57c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a57e:	9242      	str	r2, [sp, #264]	@ 0x108
 800a580:	d902      	bls.n	800a588 <__ssvfiscanf_r+0x1e0>
 800a582:	e005      	b.n	800a590 <__ssvfiscanf_r+0x1e8>
 800a584:	2300      	movs	r3, #0
 800a586:	9342      	str	r3, [sp, #264]	@ 0x108
 800a588:	2303      	movs	r3, #3
 800a58a:	e002      	b.n	800a592 <__ssvfiscanf_r+0x1ea>
 800a58c:	2308      	movs	r3, #8
 800a58e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a590:	2304      	movs	r3, #4
 800a592:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a594:	6863      	ldr	r3, [r4, #4]
 800a596:	2b00      	cmp	r3, #0
 800a598:	dd39      	ble.n	800a60e <__ssvfiscanf_r+0x266>
 800a59a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a59c:	0659      	lsls	r1, r3, #25
 800a59e:	d404      	bmi.n	800a5aa <__ssvfiscanf_r+0x202>
 800a5a0:	6823      	ldr	r3, [r4, #0]
 800a5a2:	781a      	ldrb	r2, [r3, #0]
 800a5a4:	5cba      	ldrb	r2, [r7, r2]
 800a5a6:	0712      	lsls	r2, r2, #28
 800a5a8:	d438      	bmi.n	800a61c <__ssvfiscanf_r+0x274>
 800a5aa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a5ac:	2b02      	cmp	r3, #2
 800a5ae:	dc47      	bgt.n	800a640 <__ssvfiscanf_r+0x298>
 800a5b0:	466b      	mov	r3, sp
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	a941      	add	r1, sp, #260	@ 0x104
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f000 f86c 	bl	800a694 <_scanf_chars>
 800a5bc:	2801      	cmp	r0, #1
 800a5be:	d064      	beq.n	800a68a <__ssvfiscanf_r+0x2e2>
 800a5c0:	2802      	cmp	r0, #2
 800a5c2:	f47f af19 	bne.w	800a3f8 <__ssvfiscanf_r+0x50>
 800a5c6:	e7c9      	b.n	800a55c <__ssvfiscanf_r+0x1b4>
 800a5c8:	220a      	movs	r2, #10
 800a5ca:	e7d7      	b.n	800a57c <__ssvfiscanf_r+0x1d4>
 800a5cc:	4629      	mov	r1, r5
 800a5ce:	4640      	mov	r0, r8
 800a5d0:	f000 fa5a 	bl	800aa88 <__sccl>
 800a5d4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5da:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5dc:	4605      	mov	r5, r0
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e7d7      	b.n	800a592 <__ssvfiscanf_r+0x1ea>
 800a5e2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5e8:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	e7d1      	b.n	800a592 <__ssvfiscanf_r+0x1ea>
 800a5ee:	2302      	movs	r3, #2
 800a5f0:	e7cf      	b.n	800a592 <__ssvfiscanf_r+0x1ea>
 800a5f2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a5f4:	06c3      	lsls	r3, r0, #27
 800a5f6:	f53f aeff 	bmi.w	800a3f8 <__ssvfiscanf_r+0x50>
 800a5fa:	9b00      	ldr	r3, [sp, #0]
 800a5fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a5fe:	1d19      	adds	r1, r3, #4
 800a600:	9100      	str	r1, [sp, #0]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	07c0      	lsls	r0, r0, #31
 800a606:	bf4c      	ite	mi
 800a608:	801a      	strhmi	r2, [r3, #0]
 800a60a:	601a      	strpl	r2, [r3, #0]
 800a60c:	e6f4      	b.n	800a3f8 <__ssvfiscanf_r+0x50>
 800a60e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a610:	4621      	mov	r1, r4
 800a612:	4630      	mov	r0, r6
 800a614:	4798      	blx	r3
 800a616:	2800      	cmp	r0, #0
 800a618:	d0bf      	beq.n	800a59a <__ssvfiscanf_r+0x1f2>
 800a61a:	e79f      	b.n	800a55c <__ssvfiscanf_r+0x1b4>
 800a61c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a61e:	3201      	adds	r2, #1
 800a620:	9245      	str	r2, [sp, #276]	@ 0x114
 800a622:	6862      	ldr	r2, [r4, #4]
 800a624:	3a01      	subs	r2, #1
 800a626:	2a00      	cmp	r2, #0
 800a628:	6062      	str	r2, [r4, #4]
 800a62a:	dd02      	ble.n	800a632 <__ssvfiscanf_r+0x28a>
 800a62c:	3301      	adds	r3, #1
 800a62e:	6023      	str	r3, [r4, #0]
 800a630:	e7b6      	b.n	800a5a0 <__ssvfiscanf_r+0x1f8>
 800a632:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a634:	4621      	mov	r1, r4
 800a636:	4630      	mov	r0, r6
 800a638:	4798      	blx	r3
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d0b0      	beq.n	800a5a0 <__ssvfiscanf_r+0x1f8>
 800a63e:	e78d      	b.n	800a55c <__ssvfiscanf_r+0x1b4>
 800a640:	2b04      	cmp	r3, #4
 800a642:	dc0f      	bgt.n	800a664 <__ssvfiscanf_r+0x2bc>
 800a644:	466b      	mov	r3, sp
 800a646:	4622      	mov	r2, r4
 800a648:	a941      	add	r1, sp, #260	@ 0x104
 800a64a:	4630      	mov	r0, r6
 800a64c:	f000 f87c 	bl	800a748 <_scanf_i>
 800a650:	e7b4      	b.n	800a5bc <__ssvfiscanf_r+0x214>
 800a652:	bf00      	nop
 800a654:	0800a2f5 	.word	0x0800a2f5
 800a658:	0800a36f 	.word	0x0800a36f
 800a65c:	0800bd69 	.word	0x0800bd69
 800a660:	0800bb4d 	.word	0x0800bb4d
 800a664:	4b0a      	ldr	r3, [pc, #40]	@ (800a690 <__ssvfiscanf_r+0x2e8>)
 800a666:	2b00      	cmp	r3, #0
 800a668:	f43f aec6 	beq.w	800a3f8 <__ssvfiscanf_r+0x50>
 800a66c:	466b      	mov	r3, sp
 800a66e:	4622      	mov	r2, r4
 800a670:	a941      	add	r1, sp, #260	@ 0x104
 800a672:	4630      	mov	r0, r6
 800a674:	f7fc fe60 	bl	8007338 <_scanf_float>
 800a678:	e7a0      	b.n	800a5bc <__ssvfiscanf_r+0x214>
 800a67a:	89a3      	ldrh	r3, [r4, #12]
 800a67c:	065b      	lsls	r3, r3, #25
 800a67e:	f53f af71 	bmi.w	800a564 <__ssvfiscanf_r+0x1bc>
 800a682:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a68c:	e7f9      	b.n	800a682 <__ssvfiscanf_r+0x2da>
 800a68e:	bf00      	nop
 800a690:	08007339 	.word	0x08007339

0800a694 <_scanf_chars>:
 800a694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a698:	4615      	mov	r5, r2
 800a69a:	688a      	ldr	r2, [r1, #8]
 800a69c:	4680      	mov	r8, r0
 800a69e:	460c      	mov	r4, r1
 800a6a0:	b932      	cbnz	r2, 800a6b0 <_scanf_chars+0x1c>
 800a6a2:	698a      	ldr	r2, [r1, #24]
 800a6a4:	2a00      	cmp	r2, #0
 800a6a6:	bf14      	ite	ne
 800a6a8:	f04f 32ff 	movne.w	r2, #4294967295
 800a6ac:	2201      	moveq	r2, #1
 800a6ae:	608a      	str	r2, [r1, #8]
 800a6b0:	6822      	ldr	r2, [r4, #0]
 800a6b2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800a744 <_scanf_chars+0xb0>
 800a6b6:	06d1      	lsls	r1, r2, #27
 800a6b8:	bf5f      	itttt	pl
 800a6ba:	681a      	ldrpl	r2, [r3, #0]
 800a6bc:	1d11      	addpl	r1, r2, #4
 800a6be:	6019      	strpl	r1, [r3, #0]
 800a6c0:	6816      	ldrpl	r6, [r2, #0]
 800a6c2:	2700      	movs	r7, #0
 800a6c4:	69a0      	ldr	r0, [r4, #24]
 800a6c6:	b188      	cbz	r0, 800a6ec <_scanf_chars+0x58>
 800a6c8:	2801      	cmp	r0, #1
 800a6ca:	d107      	bne.n	800a6dc <_scanf_chars+0x48>
 800a6cc:	682b      	ldr	r3, [r5, #0]
 800a6ce:	781a      	ldrb	r2, [r3, #0]
 800a6d0:	6963      	ldr	r3, [r4, #20]
 800a6d2:	5c9b      	ldrb	r3, [r3, r2]
 800a6d4:	b953      	cbnz	r3, 800a6ec <_scanf_chars+0x58>
 800a6d6:	2f00      	cmp	r7, #0
 800a6d8:	d031      	beq.n	800a73e <_scanf_chars+0xaa>
 800a6da:	e022      	b.n	800a722 <_scanf_chars+0x8e>
 800a6dc:	2802      	cmp	r0, #2
 800a6de:	d120      	bne.n	800a722 <_scanf_chars+0x8e>
 800a6e0:	682b      	ldr	r3, [r5, #0]
 800a6e2:	781b      	ldrb	r3, [r3, #0]
 800a6e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a6e8:	071b      	lsls	r3, r3, #28
 800a6ea:	d41a      	bmi.n	800a722 <_scanf_chars+0x8e>
 800a6ec:	6823      	ldr	r3, [r4, #0]
 800a6ee:	06da      	lsls	r2, r3, #27
 800a6f0:	bf5e      	ittt	pl
 800a6f2:	682b      	ldrpl	r3, [r5, #0]
 800a6f4:	781b      	ldrbpl	r3, [r3, #0]
 800a6f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a6fa:	682a      	ldr	r2, [r5, #0]
 800a6fc:	686b      	ldr	r3, [r5, #4]
 800a6fe:	3201      	adds	r2, #1
 800a700:	602a      	str	r2, [r5, #0]
 800a702:	68a2      	ldr	r2, [r4, #8]
 800a704:	3b01      	subs	r3, #1
 800a706:	3a01      	subs	r2, #1
 800a708:	606b      	str	r3, [r5, #4]
 800a70a:	3701      	adds	r7, #1
 800a70c:	60a2      	str	r2, [r4, #8]
 800a70e:	b142      	cbz	r2, 800a722 <_scanf_chars+0x8e>
 800a710:	2b00      	cmp	r3, #0
 800a712:	dcd7      	bgt.n	800a6c4 <_scanf_chars+0x30>
 800a714:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a718:	4629      	mov	r1, r5
 800a71a:	4640      	mov	r0, r8
 800a71c:	4798      	blx	r3
 800a71e:	2800      	cmp	r0, #0
 800a720:	d0d0      	beq.n	800a6c4 <_scanf_chars+0x30>
 800a722:	6823      	ldr	r3, [r4, #0]
 800a724:	f013 0310 	ands.w	r3, r3, #16
 800a728:	d105      	bne.n	800a736 <_scanf_chars+0xa2>
 800a72a:	68e2      	ldr	r2, [r4, #12]
 800a72c:	3201      	adds	r2, #1
 800a72e:	60e2      	str	r2, [r4, #12]
 800a730:	69a2      	ldr	r2, [r4, #24]
 800a732:	b102      	cbz	r2, 800a736 <_scanf_chars+0xa2>
 800a734:	7033      	strb	r3, [r6, #0]
 800a736:	6923      	ldr	r3, [r4, #16]
 800a738:	443b      	add	r3, r7
 800a73a:	6123      	str	r3, [r4, #16]
 800a73c:	2000      	movs	r0, #0
 800a73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a742:	bf00      	nop
 800a744:	0800bd69 	.word	0x0800bd69

0800a748 <_scanf_i>:
 800a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a74c:	4698      	mov	r8, r3
 800a74e:	4b74      	ldr	r3, [pc, #464]	@ (800a920 <_scanf_i+0x1d8>)
 800a750:	460c      	mov	r4, r1
 800a752:	4682      	mov	sl, r0
 800a754:	4616      	mov	r6, r2
 800a756:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a75a:	b087      	sub	sp, #28
 800a75c:	ab03      	add	r3, sp, #12
 800a75e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a762:	4b70      	ldr	r3, [pc, #448]	@ (800a924 <_scanf_i+0x1dc>)
 800a764:	69a1      	ldr	r1, [r4, #24]
 800a766:	4a70      	ldr	r2, [pc, #448]	@ (800a928 <_scanf_i+0x1e0>)
 800a768:	2903      	cmp	r1, #3
 800a76a:	bf08      	it	eq
 800a76c:	461a      	moveq	r2, r3
 800a76e:	68a3      	ldr	r3, [r4, #8]
 800a770:	9201      	str	r2, [sp, #4]
 800a772:	1e5a      	subs	r2, r3, #1
 800a774:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a778:	bf88      	it	hi
 800a77a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a77e:	4627      	mov	r7, r4
 800a780:	bf82      	ittt	hi
 800a782:	eb03 0905 	addhi.w	r9, r3, r5
 800a786:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a78a:	60a3      	strhi	r3, [r4, #8]
 800a78c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a790:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a794:	bf98      	it	ls
 800a796:	f04f 0900 	movls.w	r9, #0
 800a79a:	6023      	str	r3, [r4, #0]
 800a79c:	463d      	mov	r5, r7
 800a79e:	f04f 0b00 	mov.w	fp, #0
 800a7a2:	6831      	ldr	r1, [r6, #0]
 800a7a4:	ab03      	add	r3, sp, #12
 800a7a6:	7809      	ldrb	r1, [r1, #0]
 800a7a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a7ac:	2202      	movs	r2, #2
 800a7ae:	f7f5 fd1f 	bl	80001f0 <memchr>
 800a7b2:	b328      	cbz	r0, 800a800 <_scanf_i+0xb8>
 800a7b4:	f1bb 0f01 	cmp.w	fp, #1
 800a7b8:	d159      	bne.n	800a86e <_scanf_i+0x126>
 800a7ba:	6862      	ldr	r2, [r4, #4]
 800a7bc:	b92a      	cbnz	r2, 800a7ca <_scanf_i+0x82>
 800a7be:	6822      	ldr	r2, [r4, #0]
 800a7c0:	2108      	movs	r1, #8
 800a7c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7c6:	6061      	str	r1, [r4, #4]
 800a7c8:	6022      	str	r2, [r4, #0]
 800a7ca:	6822      	ldr	r2, [r4, #0]
 800a7cc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a7d0:	6022      	str	r2, [r4, #0]
 800a7d2:	68a2      	ldr	r2, [r4, #8]
 800a7d4:	1e51      	subs	r1, r2, #1
 800a7d6:	60a1      	str	r1, [r4, #8]
 800a7d8:	b192      	cbz	r2, 800a800 <_scanf_i+0xb8>
 800a7da:	6832      	ldr	r2, [r6, #0]
 800a7dc:	1c51      	adds	r1, r2, #1
 800a7de:	6031      	str	r1, [r6, #0]
 800a7e0:	7812      	ldrb	r2, [r2, #0]
 800a7e2:	f805 2b01 	strb.w	r2, [r5], #1
 800a7e6:	6872      	ldr	r2, [r6, #4]
 800a7e8:	3a01      	subs	r2, #1
 800a7ea:	2a00      	cmp	r2, #0
 800a7ec:	6072      	str	r2, [r6, #4]
 800a7ee:	dc07      	bgt.n	800a800 <_scanf_i+0xb8>
 800a7f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a7f4:	4631      	mov	r1, r6
 800a7f6:	4650      	mov	r0, sl
 800a7f8:	4790      	blx	r2
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	f040 8085 	bne.w	800a90a <_scanf_i+0x1c2>
 800a800:	f10b 0b01 	add.w	fp, fp, #1
 800a804:	f1bb 0f03 	cmp.w	fp, #3
 800a808:	d1cb      	bne.n	800a7a2 <_scanf_i+0x5a>
 800a80a:	6863      	ldr	r3, [r4, #4]
 800a80c:	b90b      	cbnz	r3, 800a812 <_scanf_i+0xca>
 800a80e:	230a      	movs	r3, #10
 800a810:	6063      	str	r3, [r4, #4]
 800a812:	6863      	ldr	r3, [r4, #4]
 800a814:	4945      	ldr	r1, [pc, #276]	@ (800a92c <_scanf_i+0x1e4>)
 800a816:	6960      	ldr	r0, [r4, #20]
 800a818:	1ac9      	subs	r1, r1, r3
 800a81a:	f000 f935 	bl	800aa88 <__sccl>
 800a81e:	f04f 0b00 	mov.w	fp, #0
 800a822:	68a3      	ldr	r3, [r4, #8]
 800a824:	6822      	ldr	r2, [r4, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d03d      	beq.n	800a8a6 <_scanf_i+0x15e>
 800a82a:	6831      	ldr	r1, [r6, #0]
 800a82c:	6960      	ldr	r0, [r4, #20]
 800a82e:	f891 c000 	ldrb.w	ip, [r1]
 800a832:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a836:	2800      	cmp	r0, #0
 800a838:	d035      	beq.n	800a8a6 <_scanf_i+0x15e>
 800a83a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a83e:	d124      	bne.n	800a88a <_scanf_i+0x142>
 800a840:	0510      	lsls	r0, r2, #20
 800a842:	d522      	bpl.n	800a88a <_scanf_i+0x142>
 800a844:	f10b 0b01 	add.w	fp, fp, #1
 800a848:	f1b9 0f00 	cmp.w	r9, #0
 800a84c:	d003      	beq.n	800a856 <_scanf_i+0x10e>
 800a84e:	3301      	adds	r3, #1
 800a850:	f109 39ff 	add.w	r9, r9, #4294967295
 800a854:	60a3      	str	r3, [r4, #8]
 800a856:	6873      	ldr	r3, [r6, #4]
 800a858:	3b01      	subs	r3, #1
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	6073      	str	r3, [r6, #4]
 800a85e:	dd1b      	ble.n	800a898 <_scanf_i+0x150>
 800a860:	6833      	ldr	r3, [r6, #0]
 800a862:	3301      	adds	r3, #1
 800a864:	6033      	str	r3, [r6, #0]
 800a866:	68a3      	ldr	r3, [r4, #8]
 800a868:	3b01      	subs	r3, #1
 800a86a:	60a3      	str	r3, [r4, #8]
 800a86c:	e7d9      	b.n	800a822 <_scanf_i+0xda>
 800a86e:	f1bb 0f02 	cmp.w	fp, #2
 800a872:	d1ae      	bne.n	800a7d2 <_scanf_i+0x8a>
 800a874:	6822      	ldr	r2, [r4, #0]
 800a876:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a87a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a87e:	d1c4      	bne.n	800a80a <_scanf_i+0xc2>
 800a880:	2110      	movs	r1, #16
 800a882:	6061      	str	r1, [r4, #4]
 800a884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a888:	e7a2      	b.n	800a7d0 <_scanf_i+0x88>
 800a88a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a88e:	6022      	str	r2, [r4, #0]
 800a890:	780b      	ldrb	r3, [r1, #0]
 800a892:	f805 3b01 	strb.w	r3, [r5], #1
 800a896:	e7de      	b.n	800a856 <_scanf_i+0x10e>
 800a898:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a89c:	4631      	mov	r1, r6
 800a89e:	4650      	mov	r0, sl
 800a8a0:	4798      	blx	r3
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d0df      	beq.n	800a866 <_scanf_i+0x11e>
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	05d9      	lsls	r1, r3, #23
 800a8aa:	d50d      	bpl.n	800a8c8 <_scanf_i+0x180>
 800a8ac:	42bd      	cmp	r5, r7
 800a8ae:	d909      	bls.n	800a8c4 <_scanf_i+0x17c>
 800a8b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a8b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8b8:	4632      	mov	r2, r6
 800a8ba:	4650      	mov	r0, sl
 800a8bc:	4798      	blx	r3
 800a8be:	f105 39ff 	add.w	r9, r5, #4294967295
 800a8c2:	464d      	mov	r5, r9
 800a8c4:	42bd      	cmp	r5, r7
 800a8c6:	d028      	beq.n	800a91a <_scanf_i+0x1d2>
 800a8c8:	6822      	ldr	r2, [r4, #0]
 800a8ca:	f012 0210 	ands.w	r2, r2, #16
 800a8ce:	d113      	bne.n	800a8f8 <_scanf_i+0x1b0>
 800a8d0:	702a      	strb	r2, [r5, #0]
 800a8d2:	6863      	ldr	r3, [r4, #4]
 800a8d4:	9e01      	ldr	r6, [sp, #4]
 800a8d6:	4639      	mov	r1, r7
 800a8d8:	4650      	mov	r0, sl
 800a8da:	47b0      	blx	r6
 800a8dc:	f8d8 3000 	ldr.w	r3, [r8]
 800a8e0:	6821      	ldr	r1, [r4, #0]
 800a8e2:	1d1a      	adds	r2, r3, #4
 800a8e4:	f8c8 2000 	str.w	r2, [r8]
 800a8e8:	f011 0f20 	tst.w	r1, #32
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	d00f      	beq.n	800a910 <_scanf_i+0x1c8>
 800a8f0:	6018      	str	r0, [r3, #0]
 800a8f2:	68e3      	ldr	r3, [r4, #12]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	60e3      	str	r3, [r4, #12]
 800a8f8:	6923      	ldr	r3, [r4, #16]
 800a8fa:	1bed      	subs	r5, r5, r7
 800a8fc:	445d      	add	r5, fp
 800a8fe:	442b      	add	r3, r5
 800a900:	6123      	str	r3, [r4, #16]
 800a902:	2000      	movs	r0, #0
 800a904:	b007      	add	sp, #28
 800a906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a90a:	f04f 0b00 	mov.w	fp, #0
 800a90e:	e7ca      	b.n	800a8a6 <_scanf_i+0x15e>
 800a910:	07ca      	lsls	r2, r1, #31
 800a912:	bf4c      	ite	mi
 800a914:	8018      	strhmi	r0, [r3, #0]
 800a916:	6018      	strpl	r0, [r3, #0]
 800a918:	e7eb      	b.n	800a8f2 <_scanf_i+0x1aa>
 800a91a:	2001      	movs	r0, #1
 800a91c:	e7f2      	b.n	800a904 <_scanf_i+0x1bc>
 800a91e:	bf00      	nop
 800a920:	0800ba04 	.word	0x0800ba04
 800a924:	0800a041 	.word	0x0800a041
 800a928:	0800b42d 	.word	0x0800b42d
 800a92c:	0800bb68 	.word	0x0800bb68

0800a930 <__sflush_r>:
 800a930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a938:	0716      	lsls	r6, r2, #28
 800a93a:	4605      	mov	r5, r0
 800a93c:	460c      	mov	r4, r1
 800a93e:	d454      	bmi.n	800a9ea <__sflush_r+0xba>
 800a940:	684b      	ldr	r3, [r1, #4]
 800a942:	2b00      	cmp	r3, #0
 800a944:	dc02      	bgt.n	800a94c <__sflush_r+0x1c>
 800a946:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a948:	2b00      	cmp	r3, #0
 800a94a:	dd48      	ble.n	800a9de <__sflush_r+0xae>
 800a94c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a94e:	2e00      	cmp	r6, #0
 800a950:	d045      	beq.n	800a9de <__sflush_r+0xae>
 800a952:	2300      	movs	r3, #0
 800a954:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a958:	682f      	ldr	r7, [r5, #0]
 800a95a:	6a21      	ldr	r1, [r4, #32]
 800a95c:	602b      	str	r3, [r5, #0]
 800a95e:	d030      	beq.n	800a9c2 <__sflush_r+0x92>
 800a960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a962:	89a3      	ldrh	r3, [r4, #12]
 800a964:	0759      	lsls	r1, r3, #29
 800a966:	d505      	bpl.n	800a974 <__sflush_r+0x44>
 800a968:	6863      	ldr	r3, [r4, #4]
 800a96a:	1ad2      	subs	r2, r2, r3
 800a96c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a96e:	b10b      	cbz	r3, 800a974 <__sflush_r+0x44>
 800a970:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a972:	1ad2      	subs	r2, r2, r3
 800a974:	2300      	movs	r3, #0
 800a976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a978:	6a21      	ldr	r1, [r4, #32]
 800a97a:	4628      	mov	r0, r5
 800a97c:	47b0      	blx	r6
 800a97e:	1c43      	adds	r3, r0, #1
 800a980:	89a3      	ldrh	r3, [r4, #12]
 800a982:	d106      	bne.n	800a992 <__sflush_r+0x62>
 800a984:	6829      	ldr	r1, [r5, #0]
 800a986:	291d      	cmp	r1, #29
 800a988:	d82b      	bhi.n	800a9e2 <__sflush_r+0xb2>
 800a98a:	4a2a      	ldr	r2, [pc, #168]	@ (800aa34 <__sflush_r+0x104>)
 800a98c:	40ca      	lsrs	r2, r1
 800a98e:	07d6      	lsls	r6, r2, #31
 800a990:	d527      	bpl.n	800a9e2 <__sflush_r+0xb2>
 800a992:	2200      	movs	r2, #0
 800a994:	6062      	str	r2, [r4, #4]
 800a996:	04d9      	lsls	r1, r3, #19
 800a998:	6922      	ldr	r2, [r4, #16]
 800a99a:	6022      	str	r2, [r4, #0]
 800a99c:	d504      	bpl.n	800a9a8 <__sflush_r+0x78>
 800a99e:	1c42      	adds	r2, r0, #1
 800a9a0:	d101      	bne.n	800a9a6 <__sflush_r+0x76>
 800a9a2:	682b      	ldr	r3, [r5, #0]
 800a9a4:	b903      	cbnz	r3, 800a9a8 <__sflush_r+0x78>
 800a9a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a9a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9aa:	602f      	str	r7, [r5, #0]
 800a9ac:	b1b9      	cbz	r1, 800a9de <__sflush_r+0xae>
 800a9ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9b2:	4299      	cmp	r1, r3
 800a9b4:	d002      	beq.n	800a9bc <__sflush_r+0x8c>
 800a9b6:	4628      	mov	r0, r5
 800a9b8:	f7fd ff16 	bl	80087e8 <_free_r>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	6363      	str	r3, [r4, #52]	@ 0x34
 800a9c0:	e00d      	b.n	800a9de <__sflush_r+0xae>
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	47b0      	blx	r6
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	1c50      	adds	r0, r2, #1
 800a9cc:	d1c9      	bne.n	800a962 <__sflush_r+0x32>
 800a9ce:	682b      	ldr	r3, [r5, #0]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d0c6      	beq.n	800a962 <__sflush_r+0x32>
 800a9d4:	2b1d      	cmp	r3, #29
 800a9d6:	d001      	beq.n	800a9dc <__sflush_r+0xac>
 800a9d8:	2b16      	cmp	r3, #22
 800a9da:	d11e      	bne.n	800aa1a <__sflush_r+0xea>
 800a9dc:	602f      	str	r7, [r5, #0]
 800a9de:	2000      	movs	r0, #0
 800a9e0:	e022      	b.n	800aa28 <__sflush_r+0xf8>
 800a9e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9e6:	b21b      	sxth	r3, r3
 800a9e8:	e01b      	b.n	800aa22 <__sflush_r+0xf2>
 800a9ea:	690f      	ldr	r7, [r1, #16]
 800a9ec:	2f00      	cmp	r7, #0
 800a9ee:	d0f6      	beq.n	800a9de <__sflush_r+0xae>
 800a9f0:	0793      	lsls	r3, r2, #30
 800a9f2:	680e      	ldr	r6, [r1, #0]
 800a9f4:	bf08      	it	eq
 800a9f6:	694b      	ldreq	r3, [r1, #20]
 800a9f8:	600f      	str	r7, [r1, #0]
 800a9fa:	bf18      	it	ne
 800a9fc:	2300      	movne	r3, #0
 800a9fe:	eba6 0807 	sub.w	r8, r6, r7
 800aa02:	608b      	str	r3, [r1, #8]
 800aa04:	f1b8 0f00 	cmp.w	r8, #0
 800aa08:	dde9      	ble.n	800a9de <__sflush_r+0xae>
 800aa0a:	6a21      	ldr	r1, [r4, #32]
 800aa0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aa0e:	4643      	mov	r3, r8
 800aa10:	463a      	mov	r2, r7
 800aa12:	4628      	mov	r0, r5
 800aa14:	47b0      	blx	r6
 800aa16:	2800      	cmp	r0, #0
 800aa18:	dc08      	bgt.n	800aa2c <__sflush_r+0xfc>
 800aa1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa22:	81a3      	strh	r3, [r4, #12]
 800aa24:	f04f 30ff 	mov.w	r0, #4294967295
 800aa28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa2c:	4407      	add	r7, r0
 800aa2e:	eba8 0800 	sub.w	r8, r8, r0
 800aa32:	e7e7      	b.n	800aa04 <__sflush_r+0xd4>
 800aa34:	20400001 	.word	0x20400001

0800aa38 <_fflush_r>:
 800aa38:	b538      	push	{r3, r4, r5, lr}
 800aa3a:	690b      	ldr	r3, [r1, #16]
 800aa3c:	4605      	mov	r5, r0
 800aa3e:	460c      	mov	r4, r1
 800aa40:	b913      	cbnz	r3, 800aa48 <_fflush_r+0x10>
 800aa42:	2500      	movs	r5, #0
 800aa44:	4628      	mov	r0, r5
 800aa46:	bd38      	pop	{r3, r4, r5, pc}
 800aa48:	b118      	cbz	r0, 800aa52 <_fflush_r+0x1a>
 800aa4a:	6a03      	ldr	r3, [r0, #32]
 800aa4c:	b90b      	cbnz	r3, 800aa52 <_fflush_r+0x1a>
 800aa4e:	f7fc ff0d 	bl	800786c <__sinit>
 800aa52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d0f3      	beq.n	800aa42 <_fflush_r+0xa>
 800aa5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aa5c:	07d0      	lsls	r0, r2, #31
 800aa5e:	d404      	bmi.n	800aa6a <_fflush_r+0x32>
 800aa60:	0599      	lsls	r1, r3, #22
 800aa62:	d402      	bmi.n	800aa6a <_fflush_r+0x32>
 800aa64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa66:	f7fd f848 	bl	8007afa <__retarget_lock_acquire_recursive>
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	4621      	mov	r1, r4
 800aa6e:	f7ff ff5f 	bl	800a930 <__sflush_r>
 800aa72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa74:	07da      	lsls	r2, r3, #31
 800aa76:	4605      	mov	r5, r0
 800aa78:	d4e4      	bmi.n	800aa44 <_fflush_r+0xc>
 800aa7a:	89a3      	ldrh	r3, [r4, #12]
 800aa7c:	059b      	lsls	r3, r3, #22
 800aa7e:	d4e1      	bmi.n	800aa44 <_fflush_r+0xc>
 800aa80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa82:	f7fd f83b 	bl	8007afc <__retarget_lock_release_recursive>
 800aa86:	e7dd      	b.n	800aa44 <_fflush_r+0xc>

0800aa88 <__sccl>:
 800aa88:	b570      	push	{r4, r5, r6, lr}
 800aa8a:	780b      	ldrb	r3, [r1, #0]
 800aa8c:	4604      	mov	r4, r0
 800aa8e:	2b5e      	cmp	r3, #94	@ 0x5e
 800aa90:	bf0b      	itete	eq
 800aa92:	784b      	ldrbeq	r3, [r1, #1]
 800aa94:	1c4a      	addne	r2, r1, #1
 800aa96:	1c8a      	addeq	r2, r1, #2
 800aa98:	2100      	movne	r1, #0
 800aa9a:	bf08      	it	eq
 800aa9c:	2101      	moveq	r1, #1
 800aa9e:	3801      	subs	r0, #1
 800aaa0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800aaa4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800aaa8:	42a8      	cmp	r0, r5
 800aaaa:	d1fb      	bne.n	800aaa4 <__sccl+0x1c>
 800aaac:	b90b      	cbnz	r3, 800aab2 <__sccl+0x2a>
 800aaae:	1e50      	subs	r0, r2, #1
 800aab0:	bd70      	pop	{r4, r5, r6, pc}
 800aab2:	f081 0101 	eor.w	r1, r1, #1
 800aab6:	54e1      	strb	r1, [r4, r3]
 800aab8:	4610      	mov	r0, r2
 800aaba:	4602      	mov	r2, r0
 800aabc:	f812 5b01 	ldrb.w	r5, [r2], #1
 800aac0:	2d2d      	cmp	r5, #45	@ 0x2d
 800aac2:	d005      	beq.n	800aad0 <__sccl+0x48>
 800aac4:	2d5d      	cmp	r5, #93	@ 0x5d
 800aac6:	d016      	beq.n	800aaf6 <__sccl+0x6e>
 800aac8:	2d00      	cmp	r5, #0
 800aaca:	d0f1      	beq.n	800aab0 <__sccl+0x28>
 800aacc:	462b      	mov	r3, r5
 800aace:	e7f2      	b.n	800aab6 <__sccl+0x2e>
 800aad0:	7846      	ldrb	r6, [r0, #1]
 800aad2:	2e5d      	cmp	r6, #93	@ 0x5d
 800aad4:	d0fa      	beq.n	800aacc <__sccl+0x44>
 800aad6:	42b3      	cmp	r3, r6
 800aad8:	dcf8      	bgt.n	800aacc <__sccl+0x44>
 800aada:	3002      	adds	r0, #2
 800aadc:	461a      	mov	r2, r3
 800aade:	3201      	adds	r2, #1
 800aae0:	4296      	cmp	r6, r2
 800aae2:	54a1      	strb	r1, [r4, r2]
 800aae4:	dcfb      	bgt.n	800aade <__sccl+0x56>
 800aae6:	1af2      	subs	r2, r6, r3
 800aae8:	3a01      	subs	r2, #1
 800aaea:	1c5d      	adds	r5, r3, #1
 800aaec:	42b3      	cmp	r3, r6
 800aaee:	bfa8      	it	ge
 800aaf0:	2200      	movge	r2, #0
 800aaf2:	18ab      	adds	r3, r5, r2
 800aaf4:	e7e1      	b.n	800aaba <__sccl+0x32>
 800aaf6:	4610      	mov	r0, r2
 800aaf8:	e7da      	b.n	800aab0 <__sccl+0x28>

0800aafa <__submore>:
 800aafa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aafe:	460c      	mov	r4, r1
 800ab00:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ab02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab06:	4299      	cmp	r1, r3
 800ab08:	d11d      	bne.n	800ab46 <__submore+0x4c>
 800ab0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ab0e:	f7fd fedf 	bl	80088d0 <_malloc_r>
 800ab12:	b918      	cbnz	r0, 800ab1c <__submore+0x22>
 800ab14:	f04f 30ff 	mov.w	r0, #4294967295
 800ab18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab20:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ab22:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ab26:	6360      	str	r0, [r4, #52]	@ 0x34
 800ab28:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ab2c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ab30:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ab34:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ab38:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ab3c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ab40:	6020      	str	r0, [r4, #0]
 800ab42:	2000      	movs	r0, #0
 800ab44:	e7e8      	b.n	800ab18 <__submore+0x1e>
 800ab46:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ab48:	0077      	lsls	r7, r6, #1
 800ab4a:	463a      	mov	r2, r7
 800ab4c:	f000 fbd1 	bl	800b2f2 <_realloc_r>
 800ab50:	4605      	mov	r5, r0
 800ab52:	2800      	cmp	r0, #0
 800ab54:	d0de      	beq.n	800ab14 <__submore+0x1a>
 800ab56:	eb00 0806 	add.w	r8, r0, r6
 800ab5a:	4601      	mov	r1, r0
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	4640      	mov	r0, r8
 800ab60:	f7fc ffd5 	bl	8007b0e <memcpy>
 800ab64:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ab68:	f8c4 8000 	str.w	r8, [r4]
 800ab6c:	e7e9      	b.n	800ab42 <__submore+0x48>

0800ab6e <memmove>:
 800ab6e:	4288      	cmp	r0, r1
 800ab70:	b510      	push	{r4, lr}
 800ab72:	eb01 0402 	add.w	r4, r1, r2
 800ab76:	d902      	bls.n	800ab7e <memmove+0x10>
 800ab78:	4284      	cmp	r4, r0
 800ab7a:	4623      	mov	r3, r4
 800ab7c:	d807      	bhi.n	800ab8e <memmove+0x20>
 800ab7e:	1e43      	subs	r3, r0, #1
 800ab80:	42a1      	cmp	r1, r4
 800ab82:	d008      	beq.n	800ab96 <memmove+0x28>
 800ab84:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab88:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab8c:	e7f8      	b.n	800ab80 <memmove+0x12>
 800ab8e:	4402      	add	r2, r0
 800ab90:	4601      	mov	r1, r0
 800ab92:	428a      	cmp	r2, r1
 800ab94:	d100      	bne.n	800ab98 <memmove+0x2a>
 800ab96:	bd10      	pop	{r4, pc}
 800ab98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aba0:	e7f7      	b.n	800ab92 <memmove+0x24>

0800aba2 <strncmp>:
 800aba2:	b510      	push	{r4, lr}
 800aba4:	b16a      	cbz	r2, 800abc2 <strncmp+0x20>
 800aba6:	3901      	subs	r1, #1
 800aba8:	1884      	adds	r4, r0, r2
 800abaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d103      	bne.n	800abbe <strncmp+0x1c>
 800abb6:	42a0      	cmp	r0, r4
 800abb8:	d001      	beq.n	800abbe <strncmp+0x1c>
 800abba:	2a00      	cmp	r2, #0
 800abbc:	d1f5      	bne.n	800abaa <strncmp+0x8>
 800abbe:	1ad0      	subs	r0, r2, r3
 800abc0:	bd10      	pop	{r4, pc}
 800abc2:	4610      	mov	r0, r2
 800abc4:	e7fc      	b.n	800abc0 <strncmp+0x1e>
	...

0800abc8 <_sbrk_r>:
 800abc8:	b538      	push	{r3, r4, r5, lr}
 800abca:	4d06      	ldr	r5, [pc, #24]	@ (800abe4 <_sbrk_r+0x1c>)
 800abcc:	2300      	movs	r3, #0
 800abce:	4604      	mov	r4, r0
 800abd0:	4608      	mov	r0, r1
 800abd2:	602b      	str	r3, [r5, #0]
 800abd4:	f7f7 fba6 	bl	8002324 <_sbrk>
 800abd8:	1c43      	adds	r3, r0, #1
 800abda:	d102      	bne.n	800abe2 <_sbrk_r+0x1a>
 800abdc:	682b      	ldr	r3, [r5, #0]
 800abde:	b103      	cbz	r3, 800abe2 <_sbrk_r+0x1a>
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	bd38      	pop	{r3, r4, r5, pc}
 800abe4:	20000b5c 	.word	0x20000b5c

0800abe8 <nan>:
 800abe8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800abf0 <nan+0x8>
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	00000000 	.word	0x00000000
 800abf4:	7ff80000 	.word	0x7ff80000

0800abf8 <__assert_func>:
 800abf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abfa:	4614      	mov	r4, r2
 800abfc:	461a      	mov	r2, r3
 800abfe:	4b09      	ldr	r3, [pc, #36]	@ (800ac24 <__assert_func+0x2c>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4605      	mov	r5, r0
 800ac04:	68d8      	ldr	r0, [r3, #12]
 800ac06:	b14c      	cbz	r4, 800ac1c <__assert_func+0x24>
 800ac08:	4b07      	ldr	r3, [pc, #28]	@ (800ac28 <__assert_func+0x30>)
 800ac0a:	9100      	str	r1, [sp, #0]
 800ac0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac10:	4906      	ldr	r1, [pc, #24]	@ (800ac2c <__assert_func+0x34>)
 800ac12:	462b      	mov	r3, r5
 800ac14:	f000 fc1a 	bl	800b44c <fiprintf>
 800ac18:	f000 fc2a 	bl	800b470 <abort>
 800ac1c:	4b04      	ldr	r3, [pc, #16]	@ (800ac30 <__assert_func+0x38>)
 800ac1e:	461c      	mov	r4, r3
 800ac20:	e7f3      	b.n	800ac0a <__assert_func+0x12>
 800ac22:	bf00      	nop
 800ac24:	20000018 	.word	0x20000018
 800ac28:	0800bb7b 	.word	0x0800bb7b
 800ac2c:	0800bb88 	.word	0x0800bb88
 800ac30:	0800bbb6 	.word	0x0800bbb6

0800ac34 <_calloc_r>:
 800ac34:	b570      	push	{r4, r5, r6, lr}
 800ac36:	fba1 5402 	umull	r5, r4, r1, r2
 800ac3a:	b934      	cbnz	r4, 800ac4a <_calloc_r+0x16>
 800ac3c:	4629      	mov	r1, r5
 800ac3e:	f7fd fe47 	bl	80088d0 <_malloc_r>
 800ac42:	4606      	mov	r6, r0
 800ac44:	b928      	cbnz	r0, 800ac52 <_calloc_r+0x1e>
 800ac46:	4630      	mov	r0, r6
 800ac48:	bd70      	pop	{r4, r5, r6, pc}
 800ac4a:	220c      	movs	r2, #12
 800ac4c:	6002      	str	r2, [r0, #0]
 800ac4e:	2600      	movs	r6, #0
 800ac50:	e7f9      	b.n	800ac46 <_calloc_r+0x12>
 800ac52:	462a      	mov	r2, r5
 800ac54:	4621      	mov	r1, r4
 800ac56:	f7fc fed2 	bl	80079fe <memset>
 800ac5a:	e7f4      	b.n	800ac46 <_calloc_r+0x12>

0800ac5c <rshift>:
 800ac5c:	6903      	ldr	r3, [r0, #16]
 800ac5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ac62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac66:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ac6a:	f100 0414 	add.w	r4, r0, #20
 800ac6e:	dd45      	ble.n	800acfc <rshift+0xa0>
 800ac70:	f011 011f 	ands.w	r1, r1, #31
 800ac74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ac78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ac7c:	d10c      	bne.n	800ac98 <rshift+0x3c>
 800ac7e:	f100 0710 	add.w	r7, r0, #16
 800ac82:	4629      	mov	r1, r5
 800ac84:	42b1      	cmp	r1, r6
 800ac86:	d334      	bcc.n	800acf2 <rshift+0x96>
 800ac88:	1a9b      	subs	r3, r3, r2
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	1eea      	subs	r2, r5, #3
 800ac8e:	4296      	cmp	r6, r2
 800ac90:	bf38      	it	cc
 800ac92:	2300      	movcc	r3, #0
 800ac94:	4423      	add	r3, r4
 800ac96:	e015      	b.n	800acc4 <rshift+0x68>
 800ac98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ac9c:	f1c1 0820 	rsb	r8, r1, #32
 800aca0:	40cf      	lsrs	r7, r1
 800aca2:	f105 0e04 	add.w	lr, r5, #4
 800aca6:	46a1      	mov	r9, r4
 800aca8:	4576      	cmp	r6, lr
 800acaa:	46f4      	mov	ip, lr
 800acac:	d815      	bhi.n	800acda <rshift+0x7e>
 800acae:	1a9a      	subs	r2, r3, r2
 800acb0:	0092      	lsls	r2, r2, #2
 800acb2:	3a04      	subs	r2, #4
 800acb4:	3501      	adds	r5, #1
 800acb6:	42ae      	cmp	r6, r5
 800acb8:	bf38      	it	cc
 800acba:	2200      	movcc	r2, #0
 800acbc:	18a3      	adds	r3, r4, r2
 800acbe:	50a7      	str	r7, [r4, r2]
 800acc0:	b107      	cbz	r7, 800acc4 <rshift+0x68>
 800acc2:	3304      	adds	r3, #4
 800acc4:	1b1a      	subs	r2, r3, r4
 800acc6:	42a3      	cmp	r3, r4
 800acc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800accc:	bf08      	it	eq
 800acce:	2300      	moveq	r3, #0
 800acd0:	6102      	str	r2, [r0, #16]
 800acd2:	bf08      	it	eq
 800acd4:	6143      	streq	r3, [r0, #20]
 800acd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acda:	f8dc c000 	ldr.w	ip, [ip]
 800acde:	fa0c fc08 	lsl.w	ip, ip, r8
 800ace2:	ea4c 0707 	orr.w	r7, ip, r7
 800ace6:	f849 7b04 	str.w	r7, [r9], #4
 800acea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800acee:	40cf      	lsrs	r7, r1
 800acf0:	e7da      	b.n	800aca8 <rshift+0x4c>
 800acf2:	f851 cb04 	ldr.w	ip, [r1], #4
 800acf6:	f847 cf04 	str.w	ip, [r7, #4]!
 800acfa:	e7c3      	b.n	800ac84 <rshift+0x28>
 800acfc:	4623      	mov	r3, r4
 800acfe:	e7e1      	b.n	800acc4 <rshift+0x68>

0800ad00 <__hexdig_fun>:
 800ad00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ad04:	2b09      	cmp	r3, #9
 800ad06:	d802      	bhi.n	800ad0e <__hexdig_fun+0xe>
 800ad08:	3820      	subs	r0, #32
 800ad0a:	b2c0      	uxtb	r0, r0
 800ad0c:	4770      	bx	lr
 800ad0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ad12:	2b05      	cmp	r3, #5
 800ad14:	d801      	bhi.n	800ad1a <__hexdig_fun+0x1a>
 800ad16:	3847      	subs	r0, #71	@ 0x47
 800ad18:	e7f7      	b.n	800ad0a <__hexdig_fun+0xa>
 800ad1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ad1e:	2b05      	cmp	r3, #5
 800ad20:	d801      	bhi.n	800ad26 <__hexdig_fun+0x26>
 800ad22:	3827      	subs	r0, #39	@ 0x27
 800ad24:	e7f1      	b.n	800ad0a <__hexdig_fun+0xa>
 800ad26:	2000      	movs	r0, #0
 800ad28:	4770      	bx	lr
	...

0800ad2c <__gethex>:
 800ad2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad30:	b085      	sub	sp, #20
 800ad32:	468a      	mov	sl, r1
 800ad34:	9302      	str	r3, [sp, #8]
 800ad36:	680b      	ldr	r3, [r1, #0]
 800ad38:	9001      	str	r0, [sp, #4]
 800ad3a:	4690      	mov	r8, r2
 800ad3c:	1c9c      	adds	r4, r3, #2
 800ad3e:	46a1      	mov	r9, r4
 800ad40:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ad44:	2830      	cmp	r0, #48	@ 0x30
 800ad46:	d0fa      	beq.n	800ad3e <__gethex+0x12>
 800ad48:	eba9 0303 	sub.w	r3, r9, r3
 800ad4c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ad50:	f7ff ffd6 	bl	800ad00 <__hexdig_fun>
 800ad54:	4605      	mov	r5, r0
 800ad56:	2800      	cmp	r0, #0
 800ad58:	d168      	bne.n	800ae2c <__gethex+0x100>
 800ad5a:	49a0      	ldr	r1, [pc, #640]	@ (800afdc <__gethex+0x2b0>)
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	4648      	mov	r0, r9
 800ad60:	f7ff ff1f 	bl	800aba2 <strncmp>
 800ad64:	4607      	mov	r7, r0
 800ad66:	2800      	cmp	r0, #0
 800ad68:	d167      	bne.n	800ae3a <__gethex+0x10e>
 800ad6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ad6e:	4626      	mov	r6, r4
 800ad70:	f7ff ffc6 	bl	800ad00 <__hexdig_fun>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	d062      	beq.n	800ae3e <__gethex+0x112>
 800ad78:	4623      	mov	r3, r4
 800ad7a:	7818      	ldrb	r0, [r3, #0]
 800ad7c:	2830      	cmp	r0, #48	@ 0x30
 800ad7e:	4699      	mov	r9, r3
 800ad80:	f103 0301 	add.w	r3, r3, #1
 800ad84:	d0f9      	beq.n	800ad7a <__gethex+0x4e>
 800ad86:	f7ff ffbb 	bl	800ad00 <__hexdig_fun>
 800ad8a:	fab0 f580 	clz	r5, r0
 800ad8e:	096d      	lsrs	r5, r5, #5
 800ad90:	f04f 0b01 	mov.w	fp, #1
 800ad94:	464a      	mov	r2, r9
 800ad96:	4616      	mov	r6, r2
 800ad98:	3201      	adds	r2, #1
 800ad9a:	7830      	ldrb	r0, [r6, #0]
 800ad9c:	f7ff ffb0 	bl	800ad00 <__hexdig_fun>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	d1f8      	bne.n	800ad96 <__gethex+0x6a>
 800ada4:	498d      	ldr	r1, [pc, #564]	@ (800afdc <__gethex+0x2b0>)
 800ada6:	2201      	movs	r2, #1
 800ada8:	4630      	mov	r0, r6
 800adaa:	f7ff fefa 	bl	800aba2 <strncmp>
 800adae:	2800      	cmp	r0, #0
 800adb0:	d13f      	bne.n	800ae32 <__gethex+0x106>
 800adb2:	b944      	cbnz	r4, 800adc6 <__gethex+0x9a>
 800adb4:	1c74      	adds	r4, r6, #1
 800adb6:	4622      	mov	r2, r4
 800adb8:	4616      	mov	r6, r2
 800adba:	3201      	adds	r2, #1
 800adbc:	7830      	ldrb	r0, [r6, #0]
 800adbe:	f7ff ff9f 	bl	800ad00 <__hexdig_fun>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	d1f8      	bne.n	800adb8 <__gethex+0x8c>
 800adc6:	1ba4      	subs	r4, r4, r6
 800adc8:	00a7      	lsls	r7, r4, #2
 800adca:	7833      	ldrb	r3, [r6, #0]
 800adcc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800add0:	2b50      	cmp	r3, #80	@ 0x50
 800add2:	d13e      	bne.n	800ae52 <__gethex+0x126>
 800add4:	7873      	ldrb	r3, [r6, #1]
 800add6:	2b2b      	cmp	r3, #43	@ 0x2b
 800add8:	d033      	beq.n	800ae42 <__gethex+0x116>
 800adda:	2b2d      	cmp	r3, #45	@ 0x2d
 800addc:	d034      	beq.n	800ae48 <__gethex+0x11c>
 800adde:	1c71      	adds	r1, r6, #1
 800ade0:	2400      	movs	r4, #0
 800ade2:	7808      	ldrb	r0, [r1, #0]
 800ade4:	f7ff ff8c 	bl	800ad00 <__hexdig_fun>
 800ade8:	1e43      	subs	r3, r0, #1
 800adea:	b2db      	uxtb	r3, r3
 800adec:	2b18      	cmp	r3, #24
 800adee:	d830      	bhi.n	800ae52 <__gethex+0x126>
 800adf0:	f1a0 0210 	sub.w	r2, r0, #16
 800adf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800adf8:	f7ff ff82 	bl	800ad00 <__hexdig_fun>
 800adfc:	f100 3cff 	add.w	ip, r0, #4294967295
 800ae00:	fa5f fc8c 	uxtb.w	ip, ip
 800ae04:	f1bc 0f18 	cmp.w	ip, #24
 800ae08:	f04f 030a 	mov.w	r3, #10
 800ae0c:	d91e      	bls.n	800ae4c <__gethex+0x120>
 800ae0e:	b104      	cbz	r4, 800ae12 <__gethex+0xe6>
 800ae10:	4252      	negs	r2, r2
 800ae12:	4417      	add	r7, r2
 800ae14:	f8ca 1000 	str.w	r1, [sl]
 800ae18:	b1ed      	cbz	r5, 800ae56 <__gethex+0x12a>
 800ae1a:	f1bb 0f00 	cmp.w	fp, #0
 800ae1e:	bf0c      	ite	eq
 800ae20:	2506      	moveq	r5, #6
 800ae22:	2500      	movne	r5, #0
 800ae24:	4628      	mov	r0, r5
 800ae26:	b005      	add	sp, #20
 800ae28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae2c:	2500      	movs	r5, #0
 800ae2e:	462c      	mov	r4, r5
 800ae30:	e7b0      	b.n	800ad94 <__gethex+0x68>
 800ae32:	2c00      	cmp	r4, #0
 800ae34:	d1c7      	bne.n	800adc6 <__gethex+0x9a>
 800ae36:	4627      	mov	r7, r4
 800ae38:	e7c7      	b.n	800adca <__gethex+0x9e>
 800ae3a:	464e      	mov	r6, r9
 800ae3c:	462f      	mov	r7, r5
 800ae3e:	2501      	movs	r5, #1
 800ae40:	e7c3      	b.n	800adca <__gethex+0x9e>
 800ae42:	2400      	movs	r4, #0
 800ae44:	1cb1      	adds	r1, r6, #2
 800ae46:	e7cc      	b.n	800ade2 <__gethex+0xb6>
 800ae48:	2401      	movs	r4, #1
 800ae4a:	e7fb      	b.n	800ae44 <__gethex+0x118>
 800ae4c:	fb03 0002 	mla	r0, r3, r2, r0
 800ae50:	e7ce      	b.n	800adf0 <__gethex+0xc4>
 800ae52:	4631      	mov	r1, r6
 800ae54:	e7de      	b.n	800ae14 <__gethex+0xe8>
 800ae56:	eba6 0309 	sub.w	r3, r6, r9
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	2b07      	cmp	r3, #7
 800ae60:	dc0a      	bgt.n	800ae78 <__gethex+0x14c>
 800ae62:	9801      	ldr	r0, [sp, #4]
 800ae64:	f7fd fdc0 	bl	80089e8 <_Balloc>
 800ae68:	4604      	mov	r4, r0
 800ae6a:	b940      	cbnz	r0, 800ae7e <__gethex+0x152>
 800ae6c:	4b5c      	ldr	r3, [pc, #368]	@ (800afe0 <__gethex+0x2b4>)
 800ae6e:	4602      	mov	r2, r0
 800ae70:	21e4      	movs	r1, #228	@ 0xe4
 800ae72:	485c      	ldr	r0, [pc, #368]	@ (800afe4 <__gethex+0x2b8>)
 800ae74:	f7ff fec0 	bl	800abf8 <__assert_func>
 800ae78:	3101      	adds	r1, #1
 800ae7a:	105b      	asrs	r3, r3, #1
 800ae7c:	e7ef      	b.n	800ae5e <__gethex+0x132>
 800ae7e:	f100 0a14 	add.w	sl, r0, #20
 800ae82:	2300      	movs	r3, #0
 800ae84:	4655      	mov	r5, sl
 800ae86:	469b      	mov	fp, r3
 800ae88:	45b1      	cmp	r9, r6
 800ae8a:	d337      	bcc.n	800aefc <__gethex+0x1d0>
 800ae8c:	f845 bb04 	str.w	fp, [r5], #4
 800ae90:	eba5 050a 	sub.w	r5, r5, sl
 800ae94:	10ad      	asrs	r5, r5, #2
 800ae96:	6125      	str	r5, [r4, #16]
 800ae98:	4658      	mov	r0, fp
 800ae9a:	f7fd fe97 	bl	8008bcc <__hi0bits>
 800ae9e:	016d      	lsls	r5, r5, #5
 800aea0:	f8d8 6000 	ldr.w	r6, [r8]
 800aea4:	1a2d      	subs	r5, r5, r0
 800aea6:	42b5      	cmp	r5, r6
 800aea8:	dd54      	ble.n	800af54 <__gethex+0x228>
 800aeaa:	1bad      	subs	r5, r5, r6
 800aeac:	4629      	mov	r1, r5
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f7fe fa23 	bl	80092fa <__any_on>
 800aeb4:	4681      	mov	r9, r0
 800aeb6:	b178      	cbz	r0, 800aed8 <__gethex+0x1ac>
 800aeb8:	1e6b      	subs	r3, r5, #1
 800aeba:	1159      	asrs	r1, r3, #5
 800aebc:	f003 021f 	and.w	r2, r3, #31
 800aec0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800aec4:	f04f 0901 	mov.w	r9, #1
 800aec8:	fa09 f202 	lsl.w	r2, r9, r2
 800aecc:	420a      	tst	r2, r1
 800aece:	d003      	beq.n	800aed8 <__gethex+0x1ac>
 800aed0:	454b      	cmp	r3, r9
 800aed2:	dc36      	bgt.n	800af42 <__gethex+0x216>
 800aed4:	f04f 0902 	mov.w	r9, #2
 800aed8:	4629      	mov	r1, r5
 800aeda:	4620      	mov	r0, r4
 800aedc:	f7ff febe 	bl	800ac5c <rshift>
 800aee0:	442f      	add	r7, r5
 800aee2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aee6:	42bb      	cmp	r3, r7
 800aee8:	da42      	bge.n	800af70 <__gethex+0x244>
 800aeea:	9801      	ldr	r0, [sp, #4]
 800aeec:	4621      	mov	r1, r4
 800aeee:	f7fd fdbb 	bl	8008a68 <_Bfree>
 800aef2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aef4:	2300      	movs	r3, #0
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	25a3      	movs	r5, #163	@ 0xa3
 800aefa:	e793      	b.n	800ae24 <__gethex+0xf8>
 800aefc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800af00:	2a2e      	cmp	r2, #46	@ 0x2e
 800af02:	d012      	beq.n	800af2a <__gethex+0x1fe>
 800af04:	2b20      	cmp	r3, #32
 800af06:	d104      	bne.n	800af12 <__gethex+0x1e6>
 800af08:	f845 bb04 	str.w	fp, [r5], #4
 800af0c:	f04f 0b00 	mov.w	fp, #0
 800af10:	465b      	mov	r3, fp
 800af12:	7830      	ldrb	r0, [r6, #0]
 800af14:	9303      	str	r3, [sp, #12]
 800af16:	f7ff fef3 	bl	800ad00 <__hexdig_fun>
 800af1a:	9b03      	ldr	r3, [sp, #12]
 800af1c:	f000 000f 	and.w	r0, r0, #15
 800af20:	4098      	lsls	r0, r3
 800af22:	ea4b 0b00 	orr.w	fp, fp, r0
 800af26:	3304      	adds	r3, #4
 800af28:	e7ae      	b.n	800ae88 <__gethex+0x15c>
 800af2a:	45b1      	cmp	r9, r6
 800af2c:	d8ea      	bhi.n	800af04 <__gethex+0x1d8>
 800af2e:	492b      	ldr	r1, [pc, #172]	@ (800afdc <__gethex+0x2b0>)
 800af30:	9303      	str	r3, [sp, #12]
 800af32:	2201      	movs	r2, #1
 800af34:	4630      	mov	r0, r6
 800af36:	f7ff fe34 	bl	800aba2 <strncmp>
 800af3a:	9b03      	ldr	r3, [sp, #12]
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d1e1      	bne.n	800af04 <__gethex+0x1d8>
 800af40:	e7a2      	b.n	800ae88 <__gethex+0x15c>
 800af42:	1ea9      	subs	r1, r5, #2
 800af44:	4620      	mov	r0, r4
 800af46:	f7fe f9d8 	bl	80092fa <__any_on>
 800af4a:	2800      	cmp	r0, #0
 800af4c:	d0c2      	beq.n	800aed4 <__gethex+0x1a8>
 800af4e:	f04f 0903 	mov.w	r9, #3
 800af52:	e7c1      	b.n	800aed8 <__gethex+0x1ac>
 800af54:	da09      	bge.n	800af6a <__gethex+0x23e>
 800af56:	1b75      	subs	r5, r6, r5
 800af58:	4621      	mov	r1, r4
 800af5a:	9801      	ldr	r0, [sp, #4]
 800af5c:	462a      	mov	r2, r5
 800af5e:	f7fd ff93 	bl	8008e88 <__lshift>
 800af62:	1b7f      	subs	r7, r7, r5
 800af64:	4604      	mov	r4, r0
 800af66:	f100 0a14 	add.w	sl, r0, #20
 800af6a:	f04f 0900 	mov.w	r9, #0
 800af6e:	e7b8      	b.n	800aee2 <__gethex+0x1b6>
 800af70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800af74:	42bd      	cmp	r5, r7
 800af76:	dd6f      	ble.n	800b058 <__gethex+0x32c>
 800af78:	1bed      	subs	r5, r5, r7
 800af7a:	42ae      	cmp	r6, r5
 800af7c:	dc34      	bgt.n	800afe8 <__gethex+0x2bc>
 800af7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af82:	2b02      	cmp	r3, #2
 800af84:	d022      	beq.n	800afcc <__gethex+0x2a0>
 800af86:	2b03      	cmp	r3, #3
 800af88:	d024      	beq.n	800afd4 <__gethex+0x2a8>
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d115      	bne.n	800afba <__gethex+0x28e>
 800af8e:	42ae      	cmp	r6, r5
 800af90:	d113      	bne.n	800afba <__gethex+0x28e>
 800af92:	2e01      	cmp	r6, #1
 800af94:	d10b      	bne.n	800afae <__gethex+0x282>
 800af96:	9a02      	ldr	r2, [sp, #8]
 800af98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	2301      	movs	r3, #1
 800afa0:	6123      	str	r3, [r4, #16]
 800afa2:	f8ca 3000 	str.w	r3, [sl]
 800afa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afa8:	2562      	movs	r5, #98	@ 0x62
 800afaa:	601c      	str	r4, [r3, #0]
 800afac:	e73a      	b.n	800ae24 <__gethex+0xf8>
 800afae:	1e71      	subs	r1, r6, #1
 800afb0:	4620      	mov	r0, r4
 800afb2:	f7fe f9a2 	bl	80092fa <__any_on>
 800afb6:	2800      	cmp	r0, #0
 800afb8:	d1ed      	bne.n	800af96 <__gethex+0x26a>
 800afba:	9801      	ldr	r0, [sp, #4]
 800afbc:	4621      	mov	r1, r4
 800afbe:	f7fd fd53 	bl	8008a68 <_Bfree>
 800afc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800afc4:	2300      	movs	r3, #0
 800afc6:	6013      	str	r3, [r2, #0]
 800afc8:	2550      	movs	r5, #80	@ 0x50
 800afca:	e72b      	b.n	800ae24 <__gethex+0xf8>
 800afcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d1f3      	bne.n	800afba <__gethex+0x28e>
 800afd2:	e7e0      	b.n	800af96 <__gethex+0x26a>
 800afd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d1dd      	bne.n	800af96 <__gethex+0x26a>
 800afda:	e7ee      	b.n	800afba <__gethex+0x28e>
 800afdc:	0800bb45 	.word	0x0800bb45
 800afe0:	0800badb 	.word	0x0800badb
 800afe4:	0800bbb7 	.word	0x0800bbb7
 800afe8:	1e6f      	subs	r7, r5, #1
 800afea:	f1b9 0f00 	cmp.w	r9, #0
 800afee:	d130      	bne.n	800b052 <__gethex+0x326>
 800aff0:	b127      	cbz	r7, 800affc <__gethex+0x2d0>
 800aff2:	4639      	mov	r1, r7
 800aff4:	4620      	mov	r0, r4
 800aff6:	f7fe f980 	bl	80092fa <__any_on>
 800affa:	4681      	mov	r9, r0
 800affc:	117a      	asrs	r2, r7, #5
 800affe:	2301      	movs	r3, #1
 800b000:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b004:	f007 071f 	and.w	r7, r7, #31
 800b008:	40bb      	lsls	r3, r7
 800b00a:	4213      	tst	r3, r2
 800b00c:	4629      	mov	r1, r5
 800b00e:	4620      	mov	r0, r4
 800b010:	bf18      	it	ne
 800b012:	f049 0902 	orrne.w	r9, r9, #2
 800b016:	f7ff fe21 	bl	800ac5c <rshift>
 800b01a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b01e:	1b76      	subs	r6, r6, r5
 800b020:	2502      	movs	r5, #2
 800b022:	f1b9 0f00 	cmp.w	r9, #0
 800b026:	d047      	beq.n	800b0b8 <__gethex+0x38c>
 800b028:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b02c:	2b02      	cmp	r3, #2
 800b02e:	d015      	beq.n	800b05c <__gethex+0x330>
 800b030:	2b03      	cmp	r3, #3
 800b032:	d017      	beq.n	800b064 <__gethex+0x338>
 800b034:	2b01      	cmp	r3, #1
 800b036:	d109      	bne.n	800b04c <__gethex+0x320>
 800b038:	f019 0f02 	tst.w	r9, #2
 800b03c:	d006      	beq.n	800b04c <__gethex+0x320>
 800b03e:	f8da 3000 	ldr.w	r3, [sl]
 800b042:	ea49 0903 	orr.w	r9, r9, r3
 800b046:	f019 0f01 	tst.w	r9, #1
 800b04a:	d10e      	bne.n	800b06a <__gethex+0x33e>
 800b04c:	f045 0510 	orr.w	r5, r5, #16
 800b050:	e032      	b.n	800b0b8 <__gethex+0x38c>
 800b052:	f04f 0901 	mov.w	r9, #1
 800b056:	e7d1      	b.n	800affc <__gethex+0x2d0>
 800b058:	2501      	movs	r5, #1
 800b05a:	e7e2      	b.n	800b022 <__gethex+0x2f6>
 800b05c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b05e:	f1c3 0301 	rsb	r3, r3, #1
 800b062:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b066:	2b00      	cmp	r3, #0
 800b068:	d0f0      	beq.n	800b04c <__gethex+0x320>
 800b06a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b06e:	f104 0314 	add.w	r3, r4, #20
 800b072:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b076:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b07a:	f04f 0c00 	mov.w	ip, #0
 800b07e:	4618      	mov	r0, r3
 800b080:	f853 2b04 	ldr.w	r2, [r3], #4
 800b084:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b088:	d01b      	beq.n	800b0c2 <__gethex+0x396>
 800b08a:	3201      	adds	r2, #1
 800b08c:	6002      	str	r2, [r0, #0]
 800b08e:	2d02      	cmp	r5, #2
 800b090:	f104 0314 	add.w	r3, r4, #20
 800b094:	d13c      	bne.n	800b110 <__gethex+0x3e4>
 800b096:	f8d8 2000 	ldr.w	r2, [r8]
 800b09a:	3a01      	subs	r2, #1
 800b09c:	42b2      	cmp	r2, r6
 800b09e:	d109      	bne.n	800b0b4 <__gethex+0x388>
 800b0a0:	1171      	asrs	r1, r6, #5
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b0a8:	f006 061f 	and.w	r6, r6, #31
 800b0ac:	fa02 f606 	lsl.w	r6, r2, r6
 800b0b0:	421e      	tst	r6, r3
 800b0b2:	d13a      	bne.n	800b12a <__gethex+0x3fe>
 800b0b4:	f045 0520 	orr.w	r5, r5, #32
 800b0b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0ba:	601c      	str	r4, [r3, #0]
 800b0bc:	9b02      	ldr	r3, [sp, #8]
 800b0be:	601f      	str	r7, [r3, #0]
 800b0c0:	e6b0      	b.n	800ae24 <__gethex+0xf8>
 800b0c2:	4299      	cmp	r1, r3
 800b0c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b0c8:	d8d9      	bhi.n	800b07e <__gethex+0x352>
 800b0ca:	68a3      	ldr	r3, [r4, #8]
 800b0cc:	459b      	cmp	fp, r3
 800b0ce:	db17      	blt.n	800b100 <__gethex+0x3d4>
 800b0d0:	6861      	ldr	r1, [r4, #4]
 800b0d2:	9801      	ldr	r0, [sp, #4]
 800b0d4:	3101      	adds	r1, #1
 800b0d6:	f7fd fc87 	bl	80089e8 <_Balloc>
 800b0da:	4681      	mov	r9, r0
 800b0dc:	b918      	cbnz	r0, 800b0e6 <__gethex+0x3ba>
 800b0de:	4b1a      	ldr	r3, [pc, #104]	@ (800b148 <__gethex+0x41c>)
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	2184      	movs	r1, #132	@ 0x84
 800b0e4:	e6c5      	b.n	800ae72 <__gethex+0x146>
 800b0e6:	6922      	ldr	r2, [r4, #16]
 800b0e8:	3202      	adds	r2, #2
 800b0ea:	f104 010c 	add.w	r1, r4, #12
 800b0ee:	0092      	lsls	r2, r2, #2
 800b0f0:	300c      	adds	r0, #12
 800b0f2:	f7fc fd0c 	bl	8007b0e <memcpy>
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	9801      	ldr	r0, [sp, #4]
 800b0fa:	f7fd fcb5 	bl	8008a68 <_Bfree>
 800b0fe:	464c      	mov	r4, r9
 800b100:	6923      	ldr	r3, [r4, #16]
 800b102:	1c5a      	adds	r2, r3, #1
 800b104:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b108:	6122      	str	r2, [r4, #16]
 800b10a:	2201      	movs	r2, #1
 800b10c:	615a      	str	r2, [r3, #20]
 800b10e:	e7be      	b.n	800b08e <__gethex+0x362>
 800b110:	6922      	ldr	r2, [r4, #16]
 800b112:	455a      	cmp	r2, fp
 800b114:	dd0b      	ble.n	800b12e <__gethex+0x402>
 800b116:	2101      	movs	r1, #1
 800b118:	4620      	mov	r0, r4
 800b11a:	f7ff fd9f 	bl	800ac5c <rshift>
 800b11e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b122:	3701      	adds	r7, #1
 800b124:	42bb      	cmp	r3, r7
 800b126:	f6ff aee0 	blt.w	800aeea <__gethex+0x1be>
 800b12a:	2501      	movs	r5, #1
 800b12c:	e7c2      	b.n	800b0b4 <__gethex+0x388>
 800b12e:	f016 061f 	ands.w	r6, r6, #31
 800b132:	d0fa      	beq.n	800b12a <__gethex+0x3fe>
 800b134:	4453      	add	r3, sl
 800b136:	f1c6 0620 	rsb	r6, r6, #32
 800b13a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b13e:	f7fd fd45 	bl	8008bcc <__hi0bits>
 800b142:	42b0      	cmp	r0, r6
 800b144:	dbe7      	blt.n	800b116 <__gethex+0x3ea>
 800b146:	e7f0      	b.n	800b12a <__gethex+0x3fe>
 800b148:	0800badb 	.word	0x0800badb

0800b14c <L_shift>:
 800b14c:	f1c2 0208 	rsb	r2, r2, #8
 800b150:	0092      	lsls	r2, r2, #2
 800b152:	b570      	push	{r4, r5, r6, lr}
 800b154:	f1c2 0620 	rsb	r6, r2, #32
 800b158:	6843      	ldr	r3, [r0, #4]
 800b15a:	6804      	ldr	r4, [r0, #0]
 800b15c:	fa03 f506 	lsl.w	r5, r3, r6
 800b160:	432c      	orrs	r4, r5
 800b162:	40d3      	lsrs	r3, r2
 800b164:	6004      	str	r4, [r0, #0]
 800b166:	f840 3f04 	str.w	r3, [r0, #4]!
 800b16a:	4288      	cmp	r0, r1
 800b16c:	d3f4      	bcc.n	800b158 <L_shift+0xc>
 800b16e:	bd70      	pop	{r4, r5, r6, pc}

0800b170 <__match>:
 800b170:	b530      	push	{r4, r5, lr}
 800b172:	6803      	ldr	r3, [r0, #0]
 800b174:	3301      	adds	r3, #1
 800b176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b17a:	b914      	cbnz	r4, 800b182 <__match+0x12>
 800b17c:	6003      	str	r3, [r0, #0]
 800b17e:	2001      	movs	r0, #1
 800b180:	bd30      	pop	{r4, r5, pc}
 800b182:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b186:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b18a:	2d19      	cmp	r5, #25
 800b18c:	bf98      	it	ls
 800b18e:	3220      	addls	r2, #32
 800b190:	42a2      	cmp	r2, r4
 800b192:	d0f0      	beq.n	800b176 <__match+0x6>
 800b194:	2000      	movs	r0, #0
 800b196:	e7f3      	b.n	800b180 <__match+0x10>

0800b198 <__hexnan>:
 800b198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b19c:	680b      	ldr	r3, [r1, #0]
 800b19e:	6801      	ldr	r1, [r0, #0]
 800b1a0:	115e      	asrs	r6, r3, #5
 800b1a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b1a6:	f013 031f 	ands.w	r3, r3, #31
 800b1aa:	b087      	sub	sp, #28
 800b1ac:	bf18      	it	ne
 800b1ae:	3604      	addne	r6, #4
 800b1b0:	2500      	movs	r5, #0
 800b1b2:	1f37      	subs	r7, r6, #4
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	4690      	mov	r8, r2
 800b1b8:	9301      	str	r3, [sp, #4]
 800b1ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800b1be:	46b9      	mov	r9, r7
 800b1c0:	463c      	mov	r4, r7
 800b1c2:	9502      	str	r5, [sp, #8]
 800b1c4:	46ab      	mov	fp, r5
 800b1c6:	784a      	ldrb	r2, [r1, #1]
 800b1c8:	1c4b      	adds	r3, r1, #1
 800b1ca:	9303      	str	r3, [sp, #12]
 800b1cc:	b342      	cbz	r2, 800b220 <__hexnan+0x88>
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	9105      	str	r1, [sp, #20]
 800b1d2:	9204      	str	r2, [sp, #16]
 800b1d4:	f7ff fd94 	bl	800ad00 <__hexdig_fun>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d151      	bne.n	800b280 <__hexnan+0xe8>
 800b1dc:	9a04      	ldr	r2, [sp, #16]
 800b1de:	9905      	ldr	r1, [sp, #20]
 800b1e0:	2a20      	cmp	r2, #32
 800b1e2:	d818      	bhi.n	800b216 <__hexnan+0x7e>
 800b1e4:	9b02      	ldr	r3, [sp, #8]
 800b1e6:	459b      	cmp	fp, r3
 800b1e8:	dd13      	ble.n	800b212 <__hexnan+0x7a>
 800b1ea:	454c      	cmp	r4, r9
 800b1ec:	d206      	bcs.n	800b1fc <__hexnan+0x64>
 800b1ee:	2d07      	cmp	r5, #7
 800b1f0:	dc04      	bgt.n	800b1fc <__hexnan+0x64>
 800b1f2:	462a      	mov	r2, r5
 800b1f4:	4649      	mov	r1, r9
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f7ff ffa8 	bl	800b14c <L_shift>
 800b1fc:	4544      	cmp	r4, r8
 800b1fe:	d952      	bls.n	800b2a6 <__hexnan+0x10e>
 800b200:	2300      	movs	r3, #0
 800b202:	f1a4 0904 	sub.w	r9, r4, #4
 800b206:	f844 3c04 	str.w	r3, [r4, #-4]
 800b20a:	f8cd b008 	str.w	fp, [sp, #8]
 800b20e:	464c      	mov	r4, r9
 800b210:	461d      	mov	r5, r3
 800b212:	9903      	ldr	r1, [sp, #12]
 800b214:	e7d7      	b.n	800b1c6 <__hexnan+0x2e>
 800b216:	2a29      	cmp	r2, #41	@ 0x29
 800b218:	d157      	bne.n	800b2ca <__hexnan+0x132>
 800b21a:	3102      	adds	r1, #2
 800b21c:	f8ca 1000 	str.w	r1, [sl]
 800b220:	f1bb 0f00 	cmp.w	fp, #0
 800b224:	d051      	beq.n	800b2ca <__hexnan+0x132>
 800b226:	454c      	cmp	r4, r9
 800b228:	d206      	bcs.n	800b238 <__hexnan+0xa0>
 800b22a:	2d07      	cmp	r5, #7
 800b22c:	dc04      	bgt.n	800b238 <__hexnan+0xa0>
 800b22e:	462a      	mov	r2, r5
 800b230:	4649      	mov	r1, r9
 800b232:	4620      	mov	r0, r4
 800b234:	f7ff ff8a 	bl	800b14c <L_shift>
 800b238:	4544      	cmp	r4, r8
 800b23a:	d936      	bls.n	800b2aa <__hexnan+0x112>
 800b23c:	f1a8 0204 	sub.w	r2, r8, #4
 800b240:	4623      	mov	r3, r4
 800b242:	f853 1b04 	ldr.w	r1, [r3], #4
 800b246:	f842 1f04 	str.w	r1, [r2, #4]!
 800b24a:	429f      	cmp	r7, r3
 800b24c:	d2f9      	bcs.n	800b242 <__hexnan+0xaa>
 800b24e:	1b3b      	subs	r3, r7, r4
 800b250:	f023 0303 	bic.w	r3, r3, #3
 800b254:	3304      	adds	r3, #4
 800b256:	3401      	adds	r4, #1
 800b258:	3e03      	subs	r6, #3
 800b25a:	42b4      	cmp	r4, r6
 800b25c:	bf88      	it	hi
 800b25e:	2304      	movhi	r3, #4
 800b260:	4443      	add	r3, r8
 800b262:	2200      	movs	r2, #0
 800b264:	f843 2b04 	str.w	r2, [r3], #4
 800b268:	429f      	cmp	r7, r3
 800b26a:	d2fb      	bcs.n	800b264 <__hexnan+0xcc>
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	b91b      	cbnz	r3, 800b278 <__hexnan+0xe0>
 800b270:	4547      	cmp	r7, r8
 800b272:	d128      	bne.n	800b2c6 <__hexnan+0x12e>
 800b274:	2301      	movs	r3, #1
 800b276:	603b      	str	r3, [r7, #0]
 800b278:	2005      	movs	r0, #5
 800b27a:	b007      	add	sp, #28
 800b27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b280:	3501      	adds	r5, #1
 800b282:	2d08      	cmp	r5, #8
 800b284:	f10b 0b01 	add.w	fp, fp, #1
 800b288:	dd06      	ble.n	800b298 <__hexnan+0x100>
 800b28a:	4544      	cmp	r4, r8
 800b28c:	d9c1      	bls.n	800b212 <__hexnan+0x7a>
 800b28e:	2300      	movs	r3, #0
 800b290:	f844 3c04 	str.w	r3, [r4, #-4]
 800b294:	2501      	movs	r5, #1
 800b296:	3c04      	subs	r4, #4
 800b298:	6822      	ldr	r2, [r4, #0]
 800b29a:	f000 000f 	and.w	r0, r0, #15
 800b29e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b2a2:	6020      	str	r0, [r4, #0]
 800b2a4:	e7b5      	b.n	800b212 <__hexnan+0x7a>
 800b2a6:	2508      	movs	r5, #8
 800b2a8:	e7b3      	b.n	800b212 <__hexnan+0x7a>
 800b2aa:	9b01      	ldr	r3, [sp, #4]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d0dd      	beq.n	800b26c <__hexnan+0xd4>
 800b2b0:	f1c3 0320 	rsb	r3, r3, #32
 800b2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b8:	40da      	lsrs	r2, r3
 800b2ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b2be:	4013      	ands	r3, r2
 800b2c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800b2c4:	e7d2      	b.n	800b26c <__hexnan+0xd4>
 800b2c6:	3f04      	subs	r7, #4
 800b2c8:	e7d0      	b.n	800b26c <__hexnan+0xd4>
 800b2ca:	2004      	movs	r0, #4
 800b2cc:	e7d5      	b.n	800b27a <__hexnan+0xe2>

0800b2ce <__ascii_mbtowc>:
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	b901      	cbnz	r1, 800b2d4 <__ascii_mbtowc+0x6>
 800b2d2:	a901      	add	r1, sp, #4
 800b2d4:	b142      	cbz	r2, 800b2e8 <__ascii_mbtowc+0x1a>
 800b2d6:	b14b      	cbz	r3, 800b2ec <__ascii_mbtowc+0x1e>
 800b2d8:	7813      	ldrb	r3, [r2, #0]
 800b2da:	600b      	str	r3, [r1, #0]
 800b2dc:	7812      	ldrb	r2, [r2, #0]
 800b2de:	1e10      	subs	r0, r2, #0
 800b2e0:	bf18      	it	ne
 800b2e2:	2001      	movne	r0, #1
 800b2e4:	b002      	add	sp, #8
 800b2e6:	4770      	bx	lr
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	e7fb      	b.n	800b2e4 <__ascii_mbtowc+0x16>
 800b2ec:	f06f 0001 	mvn.w	r0, #1
 800b2f0:	e7f8      	b.n	800b2e4 <__ascii_mbtowc+0x16>

0800b2f2 <_realloc_r>:
 800b2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2f6:	4607      	mov	r7, r0
 800b2f8:	4614      	mov	r4, r2
 800b2fa:	460d      	mov	r5, r1
 800b2fc:	b921      	cbnz	r1, 800b308 <_realloc_r+0x16>
 800b2fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b302:	4611      	mov	r1, r2
 800b304:	f7fd bae4 	b.w	80088d0 <_malloc_r>
 800b308:	b92a      	cbnz	r2, 800b316 <_realloc_r+0x24>
 800b30a:	f7fd fa6d 	bl	80087e8 <_free_r>
 800b30e:	4625      	mov	r5, r4
 800b310:	4628      	mov	r0, r5
 800b312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b316:	f000 f8b2 	bl	800b47e <_malloc_usable_size_r>
 800b31a:	4284      	cmp	r4, r0
 800b31c:	4606      	mov	r6, r0
 800b31e:	d802      	bhi.n	800b326 <_realloc_r+0x34>
 800b320:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b324:	d8f4      	bhi.n	800b310 <_realloc_r+0x1e>
 800b326:	4621      	mov	r1, r4
 800b328:	4638      	mov	r0, r7
 800b32a:	f7fd fad1 	bl	80088d0 <_malloc_r>
 800b32e:	4680      	mov	r8, r0
 800b330:	b908      	cbnz	r0, 800b336 <_realloc_r+0x44>
 800b332:	4645      	mov	r5, r8
 800b334:	e7ec      	b.n	800b310 <_realloc_r+0x1e>
 800b336:	42b4      	cmp	r4, r6
 800b338:	4622      	mov	r2, r4
 800b33a:	4629      	mov	r1, r5
 800b33c:	bf28      	it	cs
 800b33e:	4632      	movcs	r2, r6
 800b340:	f7fc fbe5 	bl	8007b0e <memcpy>
 800b344:	4629      	mov	r1, r5
 800b346:	4638      	mov	r0, r7
 800b348:	f7fd fa4e 	bl	80087e8 <_free_r>
 800b34c:	e7f1      	b.n	800b332 <_realloc_r+0x40>
	...

0800b350 <_strtoul_l.isra.0>:
 800b350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b354:	4e34      	ldr	r6, [pc, #208]	@ (800b428 <_strtoul_l.isra.0+0xd8>)
 800b356:	4686      	mov	lr, r0
 800b358:	460d      	mov	r5, r1
 800b35a:	4628      	mov	r0, r5
 800b35c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b360:	5d37      	ldrb	r7, [r6, r4]
 800b362:	f017 0708 	ands.w	r7, r7, #8
 800b366:	d1f8      	bne.n	800b35a <_strtoul_l.isra.0+0xa>
 800b368:	2c2d      	cmp	r4, #45	@ 0x2d
 800b36a:	d110      	bne.n	800b38e <_strtoul_l.isra.0+0x3e>
 800b36c:	782c      	ldrb	r4, [r5, #0]
 800b36e:	2701      	movs	r7, #1
 800b370:	1c85      	adds	r5, r0, #2
 800b372:	f033 0010 	bics.w	r0, r3, #16
 800b376:	d115      	bne.n	800b3a4 <_strtoul_l.isra.0+0x54>
 800b378:	2c30      	cmp	r4, #48	@ 0x30
 800b37a:	d10d      	bne.n	800b398 <_strtoul_l.isra.0+0x48>
 800b37c:	7828      	ldrb	r0, [r5, #0]
 800b37e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b382:	2858      	cmp	r0, #88	@ 0x58
 800b384:	d108      	bne.n	800b398 <_strtoul_l.isra.0+0x48>
 800b386:	786c      	ldrb	r4, [r5, #1]
 800b388:	3502      	adds	r5, #2
 800b38a:	2310      	movs	r3, #16
 800b38c:	e00a      	b.n	800b3a4 <_strtoul_l.isra.0+0x54>
 800b38e:	2c2b      	cmp	r4, #43	@ 0x2b
 800b390:	bf04      	itt	eq
 800b392:	782c      	ldrbeq	r4, [r5, #0]
 800b394:	1c85      	addeq	r5, r0, #2
 800b396:	e7ec      	b.n	800b372 <_strtoul_l.isra.0+0x22>
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1f6      	bne.n	800b38a <_strtoul_l.isra.0+0x3a>
 800b39c:	2c30      	cmp	r4, #48	@ 0x30
 800b39e:	bf14      	ite	ne
 800b3a0:	230a      	movne	r3, #10
 800b3a2:	2308      	moveq	r3, #8
 800b3a4:	f04f 38ff 	mov.w	r8, #4294967295
 800b3a8:	2600      	movs	r6, #0
 800b3aa:	fbb8 f8f3 	udiv	r8, r8, r3
 800b3ae:	fb03 f908 	mul.w	r9, r3, r8
 800b3b2:	ea6f 0909 	mvn.w	r9, r9
 800b3b6:	4630      	mov	r0, r6
 800b3b8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b3bc:	f1bc 0f09 	cmp.w	ip, #9
 800b3c0:	d810      	bhi.n	800b3e4 <_strtoul_l.isra.0+0x94>
 800b3c2:	4664      	mov	r4, ip
 800b3c4:	42a3      	cmp	r3, r4
 800b3c6:	dd1e      	ble.n	800b406 <_strtoul_l.isra.0+0xb6>
 800b3c8:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b3cc:	d007      	beq.n	800b3de <_strtoul_l.isra.0+0x8e>
 800b3ce:	4580      	cmp	r8, r0
 800b3d0:	d316      	bcc.n	800b400 <_strtoul_l.isra.0+0xb0>
 800b3d2:	d101      	bne.n	800b3d8 <_strtoul_l.isra.0+0x88>
 800b3d4:	45a1      	cmp	r9, r4
 800b3d6:	db13      	blt.n	800b400 <_strtoul_l.isra.0+0xb0>
 800b3d8:	fb00 4003 	mla	r0, r0, r3, r4
 800b3dc:	2601      	movs	r6, #1
 800b3de:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3e2:	e7e9      	b.n	800b3b8 <_strtoul_l.isra.0+0x68>
 800b3e4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b3e8:	f1bc 0f19 	cmp.w	ip, #25
 800b3ec:	d801      	bhi.n	800b3f2 <_strtoul_l.isra.0+0xa2>
 800b3ee:	3c37      	subs	r4, #55	@ 0x37
 800b3f0:	e7e8      	b.n	800b3c4 <_strtoul_l.isra.0+0x74>
 800b3f2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b3f6:	f1bc 0f19 	cmp.w	ip, #25
 800b3fa:	d804      	bhi.n	800b406 <_strtoul_l.isra.0+0xb6>
 800b3fc:	3c57      	subs	r4, #87	@ 0x57
 800b3fe:	e7e1      	b.n	800b3c4 <_strtoul_l.isra.0+0x74>
 800b400:	f04f 36ff 	mov.w	r6, #4294967295
 800b404:	e7eb      	b.n	800b3de <_strtoul_l.isra.0+0x8e>
 800b406:	1c73      	adds	r3, r6, #1
 800b408:	d106      	bne.n	800b418 <_strtoul_l.isra.0+0xc8>
 800b40a:	2322      	movs	r3, #34	@ 0x22
 800b40c:	f8ce 3000 	str.w	r3, [lr]
 800b410:	4630      	mov	r0, r6
 800b412:	b932      	cbnz	r2, 800b422 <_strtoul_l.isra.0+0xd2>
 800b414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b418:	b107      	cbz	r7, 800b41c <_strtoul_l.isra.0+0xcc>
 800b41a:	4240      	negs	r0, r0
 800b41c:	2a00      	cmp	r2, #0
 800b41e:	d0f9      	beq.n	800b414 <_strtoul_l.isra.0+0xc4>
 800b420:	b106      	cbz	r6, 800b424 <_strtoul_l.isra.0+0xd4>
 800b422:	1e69      	subs	r1, r5, #1
 800b424:	6011      	str	r1, [r2, #0]
 800b426:	e7f5      	b.n	800b414 <_strtoul_l.isra.0+0xc4>
 800b428:	0800bd69 	.word	0x0800bd69

0800b42c <_strtoul_r>:
 800b42c:	f7ff bf90 	b.w	800b350 <_strtoul_l.isra.0>

0800b430 <__ascii_wctomb>:
 800b430:	4603      	mov	r3, r0
 800b432:	4608      	mov	r0, r1
 800b434:	b141      	cbz	r1, 800b448 <__ascii_wctomb+0x18>
 800b436:	2aff      	cmp	r2, #255	@ 0xff
 800b438:	d904      	bls.n	800b444 <__ascii_wctomb+0x14>
 800b43a:	228a      	movs	r2, #138	@ 0x8a
 800b43c:	601a      	str	r2, [r3, #0]
 800b43e:	f04f 30ff 	mov.w	r0, #4294967295
 800b442:	4770      	bx	lr
 800b444:	700a      	strb	r2, [r1, #0]
 800b446:	2001      	movs	r0, #1
 800b448:	4770      	bx	lr
	...

0800b44c <fiprintf>:
 800b44c:	b40e      	push	{r1, r2, r3}
 800b44e:	b503      	push	{r0, r1, lr}
 800b450:	4601      	mov	r1, r0
 800b452:	ab03      	add	r3, sp, #12
 800b454:	4805      	ldr	r0, [pc, #20]	@ (800b46c <fiprintf+0x20>)
 800b456:	f853 2b04 	ldr.w	r2, [r3], #4
 800b45a:	6800      	ldr	r0, [r0, #0]
 800b45c:	9301      	str	r3, [sp, #4]
 800b45e:	f000 f83f 	bl	800b4e0 <_vfiprintf_r>
 800b462:	b002      	add	sp, #8
 800b464:	f85d eb04 	ldr.w	lr, [sp], #4
 800b468:	b003      	add	sp, #12
 800b46a:	4770      	bx	lr
 800b46c:	20000018 	.word	0x20000018

0800b470 <abort>:
 800b470:	b508      	push	{r3, lr}
 800b472:	2006      	movs	r0, #6
 800b474:	f000 fa08 	bl	800b888 <raise>
 800b478:	2001      	movs	r0, #1
 800b47a:	f7f6 fedb 	bl	8002234 <_exit>

0800b47e <_malloc_usable_size_r>:
 800b47e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b482:	1f18      	subs	r0, r3, #4
 800b484:	2b00      	cmp	r3, #0
 800b486:	bfbc      	itt	lt
 800b488:	580b      	ldrlt	r3, [r1, r0]
 800b48a:	18c0      	addlt	r0, r0, r3
 800b48c:	4770      	bx	lr

0800b48e <__sfputc_r>:
 800b48e:	6893      	ldr	r3, [r2, #8]
 800b490:	3b01      	subs	r3, #1
 800b492:	2b00      	cmp	r3, #0
 800b494:	b410      	push	{r4}
 800b496:	6093      	str	r3, [r2, #8]
 800b498:	da08      	bge.n	800b4ac <__sfputc_r+0x1e>
 800b49a:	6994      	ldr	r4, [r2, #24]
 800b49c:	42a3      	cmp	r3, r4
 800b49e:	db01      	blt.n	800b4a4 <__sfputc_r+0x16>
 800b4a0:	290a      	cmp	r1, #10
 800b4a2:	d103      	bne.n	800b4ac <__sfputc_r+0x1e>
 800b4a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4a8:	f000 b932 	b.w	800b710 <__swbuf_r>
 800b4ac:	6813      	ldr	r3, [r2, #0]
 800b4ae:	1c58      	adds	r0, r3, #1
 800b4b0:	6010      	str	r0, [r2, #0]
 800b4b2:	7019      	strb	r1, [r3, #0]
 800b4b4:	4608      	mov	r0, r1
 800b4b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4ba:	4770      	bx	lr

0800b4bc <__sfputs_r>:
 800b4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4be:	4606      	mov	r6, r0
 800b4c0:	460f      	mov	r7, r1
 800b4c2:	4614      	mov	r4, r2
 800b4c4:	18d5      	adds	r5, r2, r3
 800b4c6:	42ac      	cmp	r4, r5
 800b4c8:	d101      	bne.n	800b4ce <__sfputs_r+0x12>
 800b4ca:	2000      	movs	r0, #0
 800b4cc:	e007      	b.n	800b4de <__sfputs_r+0x22>
 800b4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4d2:	463a      	mov	r2, r7
 800b4d4:	4630      	mov	r0, r6
 800b4d6:	f7ff ffda 	bl	800b48e <__sfputc_r>
 800b4da:	1c43      	adds	r3, r0, #1
 800b4dc:	d1f3      	bne.n	800b4c6 <__sfputs_r+0xa>
 800b4de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b4e0 <_vfiprintf_r>:
 800b4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e4:	460d      	mov	r5, r1
 800b4e6:	b09d      	sub	sp, #116	@ 0x74
 800b4e8:	4614      	mov	r4, r2
 800b4ea:	4698      	mov	r8, r3
 800b4ec:	4606      	mov	r6, r0
 800b4ee:	b118      	cbz	r0, 800b4f8 <_vfiprintf_r+0x18>
 800b4f0:	6a03      	ldr	r3, [r0, #32]
 800b4f2:	b90b      	cbnz	r3, 800b4f8 <_vfiprintf_r+0x18>
 800b4f4:	f7fc f9ba 	bl	800786c <__sinit>
 800b4f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4fa:	07d9      	lsls	r1, r3, #31
 800b4fc:	d405      	bmi.n	800b50a <_vfiprintf_r+0x2a>
 800b4fe:	89ab      	ldrh	r3, [r5, #12]
 800b500:	059a      	lsls	r2, r3, #22
 800b502:	d402      	bmi.n	800b50a <_vfiprintf_r+0x2a>
 800b504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b506:	f7fc faf8 	bl	8007afa <__retarget_lock_acquire_recursive>
 800b50a:	89ab      	ldrh	r3, [r5, #12]
 800b50c:	071b      	lsls	r3, r3, #28
 800b50e:	d501      	bpl.n	800b514 <_vfiprintf_r+0x34>
 800b510:	692b      	ldr	r3, [r5, #16]
 800b512:	b99b      	cbnz	r3, 800b53c <_vfiprintf_r+0x5c>
 800b514:	4629      	mov	r1, r5
 800b516:	4630      	mov	r0, r6
 800b518:	f000 f938 	bl	800b78c <__swsetup_r>
 800b51c:	b170      	cbz	r0, 800b53c <_vfiprintf_r+0x5c>
 800b51e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b520:	07dc      	lsls	r4, r3, #31
 800b522:	d504      	bpl.n	800b52e <_vfiprintf_r+0x4e>
 800b524:	f04f 30ff 	mov.w	r0, #4294967295
 800b528:	b01d      	add	sp, #116	@ 0x74
 800b52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52e:	89ab      	ldrh	r3, [r5, #12]
 800b530:	0598      	lsls	r0, r3, #22
 800b532:	d4f7      	bmi.n	800b524 <_vfiprintf_r+0x44>
 800b534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b536:	f7fc fae1 	bl	8007afc <__retarget_lock_release_recursive>
 800b53a:	e7f3      	b.n	800b524 <_vfiprintf_r+0x44>
 800b53c:	2300      	movs	r3, #0
 800b53e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b540:	2320      	movs	r3, #32
 800b542:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b546:	f8cd 800c 	str.w	r8, [sp, #12]
 800b54a:	2330      	movs	r3, #48	@ 0x30
 800b54c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6fc <_vfiprintf_r+0x21c>
 800b550:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b554:	f04f 0901 	mov.w	r9, #1
 800b558:	4623      	mov	r3, r4
 800b55a:	469a      	mov	sl, r3
 800b55c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b560:	b10a      	cbz	r2, 800b566 <_vfiprintf_r+0x86>
 800b562:	2a25      	cmp	r2, #37	@ 0x25
 800b564:	d1f9      	bne.n	800b55a <_vfiprintf_r+0x7a>
 800b566:	ebba 0b04 	subs.w	fp, sl, r4
 800b56a:	d00b      	beq.n	800b584 <_vfiprintf_r+0xa4>
 800b56c:	465b      	mov	r3, fp
 800b56e:	4622      	mov	r2, r4
 800b570:	4629      	mov	r1, r5
 800b572:	4630      	mov	r0, r6
 800b574:	f7ff ffa2 	bl	800b4bc <__sfputs_r>
 800b578:	3001      	adds	r0, #1
 800b57a:	f000 80a7 	beq.w	800b6cc <_vfiprintf_r+0x1ec>
 800b57e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b580:	445a      	add	r2, fp
 800b582:	9209      	str	r2, [sp, #36]	@ 0x24
 800b584:	f89a 3000 	ldrb.w	r3, [sl]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	f000 809f 	beq.w	800b6cc <_vfiprintf_r+0x1ec>
 800b58e:	2300      	movs	r3, #0
 800b590:	f04f 32ff 	mov.w	r2, #4294967295
 800b594:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b598:	f10a 0a01 	add.w	sl, sl, #1
 800b59c:	9304      	str	r3, [sp, #16]
 800b59e:	9307      	str	r3, [sp, #28]
 800b5a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5a6:	4654      	mov	r4, sl
 800b5a8:	2205      	movs	r2, #5
 800b5aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5ae:	4853      	ldr	r0, [pc, #332]	@ (800b6fc <_vfiprintf_r+0x21c>)
 800b5b0:	f7f4 fe1e 	bl	80001f0 <memchr>
 800b5b4:	9a04      	ldr	r2, [sp, #16]
 800b5b6:	b9d8      	cbnz	r0, 800b5f0 <_vfiprintf_r+0x110>
 800b5b8:	06d1      	lsls	r1, r2, #27
 800b5ba:	bf44      	itt	mi
 800b5bc:	2320      	movmi	r3, #32
 800b5be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5c2:	0713      	lsls	r3, r2, #28
 800b5c4:	bf44      	itt	mi
 800b5c6:	232b      	movmi	r3, #43	@ 0x2b
 800b5c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b5d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5d2:	d015      	beq.n	800b600 <_vfiprintf_r+0x120>
 800b5d4:	9a07      	ldr	r2, [sp, #28]
 800b5d6:	4654      	mov	r4, sl
 800b5d8:	2000      	movs	r0, #0
 800b5da:	f04f 0c0a 	mov.w	ip, #10
 800b5de:	4621      	mov	r1, r4
 800b5e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5e4:	3b30      	subs	r3, #48	@ 0x30
 800b5e6:	2b09      	cmp	r3, #9
 800b5e8:	d94b      	bls.n	800b682 <_vfiprintf_r+0x1a2>
 800b5ea:	b1b0      	cbz	r0, 800b61a <_vfiprintf_r+0x13a>
 800b5ec:	9207      	str	r2, [sp, #28]
 800b5ee:	e014      	b.n	800b61a <_vfiprintf_r+0x13a>
 800b5f0:	eba0 0308 	sub.w	r3, r0, r8
 800b5f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	9304      	str	r3, [sp, #16]
 800b5fc:	46a2      	mov	sl, r4
 800b5fe:	e7d2      	b.n	800b5a6 <_vfiprintf_r+0xc6>
 800b600:	9b03      	ldr	r3, [sp, #12]
 800b602:	1d19      	adds	r1, r3, #4
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	9103      	str	r1, [sp, #12]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	bfbb      	ittet	lt
 800b60c:	425b      	neglt	r3, r3
 800b60e:	f042 0202 	orrlt.w	r2, r2, #2
 800b612:	9307      	strge	r3, [sp, #28]
 800b614:	9307      	strlt	r3, [sp, #28]
 800b616:	bfb8      	it	lt
 800b618:	9204      	strlt	r2, [sp, #16]
 800b61a:	7823      	ldrb	r3, [r4, #0]
 800b61c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b61e:	d10a      	bne.n	800b636 <_vfiprintf_r+0x156>
 800b620:	7863      	ldrb	r3, [r4, #1]
 800b622:	2b2a      	cmp	r3, #42	@ 0x2a
 800b624:	d132      	bne.n	800b68c <_vfiprintf_r+0x1ac>
 800b626:	9b03      	ldr	r3, [sp, #12]
 800b628:	1d1a      	adds	r2, r3, #4
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	9203      	str	r2, [sp, #12]
 800b62e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b632:	3402      	adds	r4, #2
 800b634:	9305      	str	r3, [sp, #20]
 800b636:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b70c <_vfiprintf_r+0x22c>
 800b63a:	7821      	ldrb	r1, [r4, #0]
 800b63c:	2203      	movs	r2, #3
 800b63e:	4650      	mov	r0, sl
 800b640:	f7f4 fdd6 	bl	80001f0 <memchr>
 800b644:	b138      	cbz	r0, 800b656 <_vfiprintf_r+0x176>
 800b646:	9b04      	ldr	r3, [sp, #16]
 800b648:	eba0 000a 	sub.w	r0, r0, sl
 800b64c:	2240      	movs	r2, #64	@ 0x40
 800b64e:	4082      	lsls	r2, r0
 800b650:	4313      	orrs	r3, r2
 800b652:	3401      	adds	r4, #1
 800b654:	9304      	str	r3, [sp, #16]
 800b656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b65a:	4829      	ldr	r0, [pc, #164]	@ (800b700 <_vfiprintf_r+0x220>)
 800b65c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b660:	2206      	movs	r2, #6
 800b662:	f7f4 fdc5 	bl	80001f0 <memchr>
 800b666:	2800      	cmp	r0, #0
 800b668:	d03f      	beq.n	800b6ea <_vfiprintf_r+0x20a>
 800b66a:	4b26      	ldr	r3, [pc, #152]	@ (800b704 <_vfiprintf_r+0x224>)
 800b66c:	bb1b      	cbnz	r3, 800b6b6 <_vfiprintf_r+0x1d6>
 800b66e:	9b03      	ldr	r3, [sp, #12]
 800b670:	3307      	adds	r3, #7
 800b672:	f023 0307 	bic.w	r3, r3, #7
 800b676:	3308      	adds	r3, #8
 800b678:	9303      	str	r3, [sp, #12]
 800b67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67c:	443b      	add	r3, r7
 800b67e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b680:	e76a      	b.n	800b558 <_vfiprintf_r+0x78>
 800b682:	fb0c 3202 	mla	r2, ip, r2, r3
 800b686:	460c      	mov	r4, r1
 800b688:	2001      	movs	r0, #1
 800b68a:	e7a8      	b.n	800b5de <_vfiprintf_r+0xfe>
 800b68c:	2300      	movs	r3, #0
 800b68e:	3401      	adds	r4, #1
 800b690:	9305      	str	r3, [sp, #20]
 800b692:	4619      	mov	r1, r3
 800b694:	f04f 0c0a 	mov.w	ip, #10
 800b698:	4620      	mov	r0, r4
 800b69a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b69e:	3a30      	subs	r2, #48	@ 0x30
 800b6a0:	2a09      	cmp	r2, #9
 800b6a2:	d903      	bls.n	800b6ac <_vfiprintf_r+0x1cc>
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d0c6      	beq.n	800b636 <_vfiprintf_r+0x156>
 800b6a8:	9105      	str	r1, [sp, #20]
 800b6aa:	e7c4      	b.n	800b636 <_vfiprintf_r+0x156>
 800b6ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	e7f0      	b.n	800b698 <_vfiprintf_r+0x1b8>
 800b6b6:	ab03      	add	r3, sp, #12
 800b6b8:	9300      	str	r3, [sp, #0]
 800b6ba:	462a      	mov	r2, r5
 800b6bc:	4b12      	ldr	r3, [pc, #72]	@ (800b708 <_vfiprintf_r+0x228>)
 800b6be:	a904      	add	r1, sp, #16
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	f7fb fa83 	bl	8006bcc <_printf_float>
 800b6c6:	4607      	mov	r7, r0
 800b6c8:	1c78      	adds	r0, r7, #1
 800b6ca:	d1d6      	bne.n	800b67a <_vfiprintf_r+0x19a>
 800b6cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6ce:	07d9      	lsls	r1, r3, #31
 800b6d0:	d405      	bmi.n	800b6de <_vfiprintf_r+0x1fe>
 800b6d2:	89ab      	ldrh	r3, [r5, #12]
 800b6d4:	059a      	lsls	r2, r3, #22
 800b6d6:	d402      	bmi.n	800b6de <_vfiprintf_r+0x1fe>
 800b6d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6da:	f7fc fa0f 	bl	8007afc <__retarget_lock_release_recursive>
 800b6de:	89ab      	ldrh	r3, [r5, #12]
 800b6e0:	065b      	lsls	r3, r3, #25
 800b6e2:	f53f af1f 	bmi.w	800b524 <_vfiprintf_r+0x44>
 800b6e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6e8:	e71e      	b.n	800b528 <_vfiprintf_r+0x48>
 800b6ea:	ab03      	add	r3, sp, #12
 800b6ec:	9300      	str	r3, [sp, #0]
 800b6ee:	462a      	mov	r2, r5
 800b6f0:	4b05      	ldr	r3, [pc, #20]	@ (800b708 <_vfiprintf_r+0x228>)
 800b6f2:	a904      	add	r1, sp, #16
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	f7fb fd01 	bl	80070fc <_printf_i>
 800b6fa:	e7e4      	b.n	800b6c6 <_vfiprintf_r+0x1e6>
 800b6fc:	0800bb47 	.word	0x0800bb47
 800b700:	0800bb51 	.word	0x0800bb51
 800b704:	08006bcd 	.word	0x08006bcd
 800b708:	0800b4bd 	.word	0x0800b4bd
 800b70c:	0800bb4d 	.word	0x0800bb4d

0800b710 <__swbuf_r>:
 800b710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b712:	460e      	mov	r6, r1
 800b714:	4614      	mov	r4, r2
 800b716:	4605      	mov	r5, r0
 800b718:	b118      	cbz	r0, 800b722 <__swbuf_r+0x12>
 800b71a:	6a03      	ldr	r3, [r0, #32]
 800b71c:	b90b      	cbnz	r3, 800b722 <__swbuf_r+0x12>
 800b71e:	f7fc f8a5 	bl	800786c <__sinit>
 800b722:	69a3      	ldr	r3, [r4, #24]
 800b724:	60a3      	str	r3, [r4, #8]
 800b726:	89a3      	ldrh	r3, [r4, #12]
 800b728:	071a      	lsls	r2, r3, #28
 800b72a:	d501      	bpl.n	800b730 <__swbuf_r+0x20>
 800b72c:	6923      	ldr	r3, [r4, #16]
 800b72e:	b943      	cbnz	r3, 800b742 <__swbuf_r+0x32>
 800b730:	4621      	mov	r1, r4
 800b732:	4628      	mov	r0, r5
 800b734:	f000 f82a 	bl	800b78c <__swsetup_r>
 800b738:	b118      	cbz	r0, 800b742 <__swbuf_r+0x32>
 800b73a:	f04f 37ff 	mov.w	r7, #4294967295
 800b73e:	4638      	mov	r0, r7
 800b740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b742:	6823      	ldr	r3, [r4, #0]
 800b744:	6922      	ldr	r2, [r4, #16]
 800b746:	1a98      	subs	r0, r3, r2
 800b748:	6963      	ldr	r3, [r4, #20]
 800b74a:	b2f6      	uxtb	r6, r6
 800b74c:	4283      	cmp	r3, r0
 800b74e:	4637      	mov	r7, r6
 800b750:	dc05      	bgt.n	800b75e <__swbuf_r+0x4e>
 800b752:	4621      	mov	r1, r4
 800b754:	4628      	mov	r0, r5
 800b756:	f7ff f96f 	bl	800aa38 <_fflush_r>
 800b75a:	2800      	cmp	r0, #0
 800b75c:	d1ed      	bne.n	800b73a <__swbuf_r+0x2a>
 800b75e:	68a3      	ldr	r3, [r4, #8]
 800b760:	3b01      	subs	r3, #1
 800b762:	60a3      	str	r3, [r4, #8]
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	1c5a      	adds	r2, r3, #1
 800b768:	6022      	str	r2, [r4, #0]
 800b76a:	701e      	strb	r6, [r3, #0]
 800b76c:	6962      	ldr	r2, [r4, #20]
 800b76e:	1c43      	adds	r3, r0, #1
 800b770:	429a      	cmp	r2, r3
 800b772:	d004      	beq.n	800b77e <__swbuf_r+0x6e>
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	07db      	lsls	r3, r3, #31
 800b778:	d5e1      	bpl.n	800b73e <__swbuf_r+0x2e>
 800b77a:	2e0a      	cmp	r6, #10
 800b77c:	d1df      	bne.n	800b73e <__swbuf_r+0x2e>
 800b77e:	4621      	mov	r1, r4
 800b780:	4628      	mov	r0, r5
 800b782:	f7ff f959 	bl	800aa38 <_fflush_r>
 800b786:	2800      	cmp	r0, #0
 800b788:	d0d9      	beq.n	800b73e <__swbuf_r+0x2e>
 800b78a:	e7d6      	b.n	800b73a <__swbuf_r+0x2a>

0800b78c <__swsetup_r>:
 800b78c:	b538      	push	{r3, r4, r5, lr}
 800b78e:	4b29      	ldr	r3, [pc, #164]	@ (800b834 <__swsetup_r+0xa8>)
 800b790:	4605      	mov	r5, r0
 800b792:	6818      	ldr	r0, [r3, #0]
 800b794:	460c      	mov	r4, r1
 800b796:	b118      	cbz	r0, 800b7a0 <__swsetup_r+0x14>
 800b798:	6a03      	ldr	r3, [r0, #32]
 800b79a:	b90b      	cbnz	r3, 800b7a0 <__swsetup_r+0x14>
 800b79c:	f7fc f866 	bl	800786c <__sinit>
 800b7a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7a4:	0719      	lsls	r1, r3, #28
 800b7a6:	d422      	bmi.n	800b7ee <__swsetup_r+0x62>
 800b7a8:	06da      	lsls	r2, r3, #27
 800b7aa:	d407      	bmi.n	800b7bc <__swsetup_r+0x30>
 800b7ac:	2209      	movs	r2, #9
 800b7ae:	602a      	str	r2, [r5, #0]
 800b7b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7b4:	81a3      	strh	r3, [r4, #12]
 800b7b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ba:	e033      	b.n	800b824 <__swsetup_r+0x98>
 800b7bc:	0758      	lsls	r0, r3, #29
 800b7be:	d512      	bpl.n	800b7e6 <__swsetup_r+0x5a>
 800b7c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7c2:	b141      	cbz	r1, 800b7d6 <__swsetup_r+0x4a>
 800b7c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7c8:	4299      	cmp	r1, r3
 800b7ca:	d002      	beq.n	800b7d2 <__swsetup_r+0x46>
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	f7fd f80b 	bl	80087e8 <_free_r>
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7d6:	89a3      	ldrh	r3, [r4, #12]
 800b7d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b7dc:	81a3      	strh	r3, [r4, #12]
 800b7de:	2300      	movs	r3, #0
 800b7e0:	6063      	str	r3, [r4, #4]
 800b7e2:	6923      	ldr	r3, [r4, #16]
 800b7e4:	6023      	str	r3, [r4, #0]
 800b7e6:	89a3      	ldrh	r3, [r4, #12]
 800b7e8:	f043 0308 	orr.w	r3, r3, #8
 800b7ec:	81a3      	strh	r3, [r4, #12]
 800b7ee:	6923      	ldr	r3, [r4, #16]
 800b7f0:	b94b      	cbnz	r3, 800b806 <__swsetup_r+0x7a>
 800b7f2:	89a3      	ldrh	r3, [r4, #12]
 800b7f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b7f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7fc:	d003      	beq.n	800b806 <__swsetup_r+0x7a>
 800b7fe:	4621      	mov	r1, r4
 800b800:	4628      	mov	r0, r5
 800b802:	f000 f883 	bl	800b90c <__smakebuf_r>
 800b806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b80a:	f013 0201 	ands.w	r2, r3, #1
 800b80e:	d00a      	beq.n	800b826 <__swsetup_r+0x9a>
 800b810:	2200      	movs	r2, #0
 800b812:	60a2      	str	r2, [r4, #8]
 800b814:	6962      	ldr	r2, [r4, #20]
 800b816:	4252      	negs	r2, r2
 800b818:	61a2      	str	r2, [r4, #24]
 800b81a:	6922      	ldr	r2, [r4, #16]
 800b81c:	b942      	cbnz	r2, 800b830 <__swsetup_r+0xa4>
 800b81e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b822:	d1c5      	bne.n	800b7b0 <__swsetup_r+0x24>
 800b824:	bd38      	pop	{r3, r4, r5, pc}
 800b826:	0799      	lsls	r1, r3, #30
 800b828:	bf58      	it	pl
 800b82a:	6962      	ldrpl	r2, [r4, #20]
 800b82c:	60a2      	str	r2, [r4, #8]
 800b82e:	e7f4      	b.n	800b81a <__swsetup_r+0x8e>
 800b830:	2000      	movs	r0, #0
 800b832:	e7f7      	b.n	800b824 <__swsetup_r+0x98>
 800b834:	20000018 	.word	0x20000018

0800b838 <_raise_r>:
 800b838:	291f      	cmp	r1, #31
 800b83a:	b538      	push	{r3, r4, r5, lr}
 800b83c:	4605      	mov	r5, r0
 800b83e:	460c      	mov	r4, r1
 800b840:	d904      	bls.n	800b84c <_raise_r+0x14>
 800b842:	2316      	movs	r3, #22
 800b844:	6003      	str	r3, [r0, #0]
 800b846:	f04f 30ff 	mov.w	r0, #4294967295
 800b84a:	bd38      	pop	{r3, r4, r5, pc}
 800b84c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b84e:	b112      	cbz	r2, 800b856 <_raise_r+0x1e>
 800b850:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b854:	b94b      	cbnz	r3, 800b86a <_raise_r+0x32>
 800b856:	4628      	mov	r0, r5
 800b858:	f000 f830 	bl	800b8bc <_getpid_r>
 800b85c:	4622      	mov	r2, r4
 800b85e:	4601      	mov	r1, r0
 800b860:	4628      	mov	r0, r5
 800b862:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b866:	f000 b817 	b.w	800b898 <_kill_r>
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d00a      	beq.n	800b884 <_raise_r+0x4c>
 800b86e:	1c59      	adds	r1, r3, #1
 800b870:	d103      	bne.n	800b87a <_raise_r+0x42>
 800b872:	2316      	movs	r3, #22
 800b874:	6003      	str	r3, [r0, #0]
 800b876:	2001      	movs	r0, #1
 800b878:	e7e7      	b.n	800b84a <_raise_r+0x12>
 800b87a:	2100      	movs	r1, #0
 800b87c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b880:	4620      	mov	r0, r4
 800b882:	4798      	blx	r3
 800b884:	2000      	movs	r0, #0
 800b886:	e7e0      	b.n	800b84a <_raise_r+0x12>

0800b888 <raise>:
 800b888:	4b02      	ldr	r3, [pc, #8]	@ (800b894 <raise+0xc>)
 800b88a:	4601      	mov	r1, r0
 800b88c:	6818      	ldr	r0, [r3, #0]
 800b88e:	f7ff bfd3 	b.w	800b838 <_raise_r>
 800b892:	bf00      	nop
 800b894:	20000018 	.word	0x20000018

0800b898 <_kill_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	4d07      	ldr	r5, [pc, #28]	@ (800b8b8 <_kill_r+0x20>)
 800b89c:	2300      	movs	r3, #0
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	4611      	mov	r1, r2
 800b8a4:	602b      	str	r3, [r5, #0]
 800b8a6:	f7f6 fcb5 	bl	8002214 <_kill>
 800b8aa:	1c43      	adds	r3, r0, #1
 800b8ac:	d102      	bne.n	800b8b4 <_kill_r+0x1c>
 800b8ae:	682b      	ldr	r3, [r5, #0]
 800b8b0:	b103      	cbz	r3, 800b8b4 <_kill_r+0x1c>
 800b8b2:	6023      	str	r3, [r4, #0]
 800b8b4:	bd38      	pop	{r3, r4, r5, pc}
 800b8b6:	bf00      	nop
 800b8b8:	20000b5c 	.word	0x20000b5c

0800b8bc <_getpid_r>:
 800b8bc:	f7f6 bca2 	b.w	8002204 <_getpid>

0800b8c0 <__swhatbuf_r>:
 800b8c0:	b570      	push	{r4, r5, r6, lr}
 800b8c2:	460c      	mov	r4, r1
 800b8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c8:	2900      	cmp	r1, #0
 800b8ca:	b096      	sub	sp, #88	@ 0x58
 800b8cc:	4615      	mov	r5, r2
 800b8ce:	461e      	mov	r6, r3
 800b8d0:	da0d      	bge.n	800b8ee <__swhatbuf_r+0x2e>
 800b8d2:	89a3      	ldrh	r3, [r4, #12]
 800b8d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b8d8:	f04f 0100 	mov.w	r1, #0
 800b8dc:	bf14      	ite	ne
 800b8de:	2340      	movne	r3, #64	@ 0x40
 800b8e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b8e4:	2000      	movs	r0, #0
 800b8e6:	6031      	str	r1, [r6, #0]
 800b8e8:	602b      	str	r3, [r5, #0]
 800b8ea:	b016      	add	sp, #88	@ 0x58
 800b8ec:	bd70      	pop	{r4, r5, r6, pc}
 800b8ee:	466a      	mov	r2, sp
 800b8f0:	f000 f848 	bl	800b984 <_fstat_r>
 800b8f4:	2800      	cmp	r0, #0
 800b8f6:	dbec      	blt.n	800b8d2 <__swhatbuf_r+0x12>
 800b8f8:	9901      	ldr	r1, [sp, #4]
 800b8fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b8fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b902:	4259      	negs	r1, r3
 800b904:	4159      	adcs	r1, r3
 800b906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b90a:	e7eb      	b.n	800b8e4 <__swhatbuf_r+0x24>

0800b90c <__smakebuf_r>:
 800b90c:	898b      	ldrh	r3, [r1, #12]
 800b90e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b910:	079d      	lsls	r5, r3, #30
 800b912:	4606      	mov	r6, r0
 800b914:	460c      	mov	r4, r1
 800b916:	d507      	bpl.n	800b928 <__smakebuf_r+0x1c>
 800b918:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b91c:	6023      	str	r3, [r4, #0]
 800b91e:	6123      	str	r3, [r4, #16]
 800b920:	2301      	movs	r3, #1
 800b922:	6163      	str	r3, [r4, #20]
 800b924:	b003      	add	sp, #12
 800b926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b928:	ab01      	add	r3, sp, #4
 800b92a:	466a      	mov	r2, sp
 800b92c:	f7ff ffc8 	bl	800b8c0 <__swhatbuf_r>
 800b930:	9f00      	ldr	r7, [sp, #0]
 800b932:	4605      	mov	r5, r0
 800b934:	4639      	mov	r1, r7
 800b936:	4630      	mov	r0, r6
 800b938:	f7fc ffca 	bl	80088d0 <_malloc_r>
 800b93c:	b948      	cbnz	r0, 800b952 <__smakebuf_r+0x46>
 800b93e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b942:	059a      	lsls	r2, r3, #22
 800b944:	d4ee      	bmi.n	800b924 <__smakebuf_r+0x18>
 800b946:	f023 0303 	bic.w	r3, r3, #3
 800b94a:	f043 0302 	orr.w	r3, r3, #2
 800b94e:	81a3      	strh	r3, [r4, #12]
 800b950:	e7e2      	b.n	800b918 <__smakebuf_r+0xc>
 800b952:	89a3      	ldrh	r3, [r4, #12]
 800b954:	6020      	str	r0, [r4, #0]
 800b956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b95a:	81a3      	strh	r3, [r4, #12]
 800b95c:	9b01      	ldr	r3, [sp, #4]
 800b95e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b962:	b15b      	cbz	r3, 800b97c <__smakebuf_r+0x70>
 800b964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b968:	4630      	mov	r0, r6
 800b96a:	f000 f81d 	bl	800b9a8 <_isatty_r>
 800b96e:	b128      	cbz	r0, 800b97c <__smakebuf_r+0x70>
 800b970:	89a3      	ldrh	r3, [r4, #12]
 800b972:	f023 0303 	bic.w	r3, r3, #3
 800b976:	f043 0301 	orr.w	r3, r3, #1
 800b97a:	81a3      	strh	r3, [r4, #12]
 800b97c:	89a3      	ldrh	r3, [r4, #12]
 800b97e:	431d      	orrs	r5, r3
 800b980:	81a5      	strh	r5, [r4, #12]
 800b982:	e7cf      	b.n	800b924 <__smakebuf_r+0x18>

0800b984 <_fstat_r>:
 800b984:	b538      	push	{r3, r4, r5, lr}
 800b986:	4d07      	ldr	r5, [pc, #28]	@ (800b9a4 <_fstat_r+0x20>)
 800b988:	2300      	movs	r3, #0
 800b98a:	4604      	mov	r4, r0
 800b98c:	4608      	mov	r0, r1
 800b98e:	4611      	mov	r1, r2
 800b990:	602b      	str	r3, [r5, #0]
 800b992:	f7f6 fc9f 	bl	80022d4 <_fstat>
 800b996:	1c43      	adds	r3, r0, #1
 800b998:	d102      	bne.n	800b9a0 <_fstat_r+0x1c>
 800b99a:	682b      	ldr	r3, [r5, #0]
 800b99c:	b103      	cbz	r3, 800b9a0 <_fstat_r+0x1c>
 800b99e:	6023      	str	r3, [r4, #0]
 800b9a0:	bd38      	pop	{r3, r4, r5, pc}
 800b9a2:	bf00      	nop
 800b9a4:	20000b5c 	.word	0x20000b5c

0800b9a8 <_isatty_r>:
 800b9a8:	b538      	push	{r3, r4, r5, lr}
 800b9aa:	4d06      	ldr	r5, [pc, #24]	@ (800b9c4 <_isatty_r+0x1c>)
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	4608      	mov	r0, r1
 800b9b2:	602b      	str	r3, [r5, #0]
 800b9b4:	f7f6 fc9e 	bl	80022f4 <_isatty>
 800b9b8:	1c43      	adds	r3, r0, #1
 800b9ba:	d102      	bne.n	800b9c2 <_isatty_r+0x1a>
 800b9bc:	682b      	ldr	r3, [r5, #0]
 800b9be:	b103      	cbz	r3, 800b9c2 <_isatty_r+0x1a>
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	bd38      	pop	{r3, r4, r5, pc}
 800b9c4:	20000b5c 	.word	0x20000b5c

0800b9c8 <_init>:
 800b9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9ca:	bf00      	nop
 800b9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ce:	bc08      	pop	{r3}
 800b9d0:	469e      	mov	lr, r3
 800b9d2:	4770      	bx	lr

0800b9d4 <_fini>:
 800b9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9d6:	bf00      	nop
 800b9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9da:	bc08      	pop	{r3}
 800b9dc:	469e      	mov	lr, r3
 800b9de:	4770      	bx	lr
