var g_data = {"22":{"st":"inst","pa":0,"n":"/top/master/clock_generator","l":"Verilog","sn":7,"ln":75,"du":{"n":"work.clock_generator","s":5,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"clock_generator","s":22,"z":1}],"loc":{"cp":86.90,"data":{"s":[7,7,1],"b":[6,6,1],"fc":[1,1,1],"t":[42,20,1]}}},"23":{"st":"inst","pa":0,"n":"/top/master/i2c_master_fsm","l":"Verilog","sn":7,"ln":85,"du":{"n":"work.i2c_master_fsm","s":6,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"i2c_master_fsm","s":23,"z":1}],"loc":{"cp":95.22,"data":{"s":[156,146,1],"b":[83,80,1],"fc":[42,38,1],"fe":[4,4,1],"fs":[10,10,1],"ft":[24,22,1],"t":[108,102,1]}}},"24":{"st":"inst","pa":0,"n":"/top/master/data_path_i2c_to_core","l":"Verilog","sn":7,"ln":114,"du":{"n":"work.data_path_i2c_to_core","s":7,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_path_i2c_to_core","s":24,"z":1}],"loc":{"cp":95.55,"data":{"s":[8,8,1],"b":[7,7,1],"t":[90,78,1]}}},"27":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo/fifo_mem1","l":"Verilog","sn":12,"ln":33,"du":{"n":"work.fifo_mem","s":10,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"b":1},{"n":"fifo_mem1","s":27,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1],"b":[2,2,1],"fc":[2,2,1],"t":[70,70,1]}}},"28":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo/rptr_empty1","l":"Verilog","sn":12,"ln":44,"du":{"n":"work.rptr_empty","s":11,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"b":1},{"n":"rptr_empty1","s":28,"z":1}],"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}},"29":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo/wptr_full1","l":"Verilog","sn":12,"ln":56,"du":{"n":"work.wptr_full","s":12,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"b":1},{"n":"wptr_full1","s":29,"z":1}],"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}},"30":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo/sync_r2w1","l":"Verilog","sn":12,"ln":68,"du":{"n":"work.sync_r2w","s":13,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"b":1},{"n":"sync_r2w1","s":30,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"31":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo/sync_w2r1","l":"Verilog","sn":12,"ln":76,"du":{"n":"work.sync_w2r","s":14,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"b":1},{"n":"sync_w2r1","s":31,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"26":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/TX_fifo","l":"Verilog","sn":11,"ln":35,"du":{"n":"work.fifo_toplevel","s":9,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"TX_fifo","s":26,"z":1}],"children":[{"n":"sync_w2r1","id":31,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"sync_r2w1","id":30,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"wptr_full1","id":29,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"rptr_empty1","id":28,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"fifo_mem1","id":27,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":93.33,"data":{"s":[41,41],"b":[14,14],"fc":[2,2],"fe":[6,4],"t":[298,298]}},"loc":{"cp":66.66,"data":{"s":[1,1,1],"fe":[2,0,1],"t":[110,110,1]}}},"33":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo/fifo_mem1","l":"Verilog","sn":12,"ln":33,"du":{"n":"work.fifo_mem","s":10,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"b":1},{"n":"fifo_mem1","s":33,"z":1}],"loc":{"cp":87.50,"data":{"s":[4,4,1],"b":[2,2,1],"fc":[2,1,1],"t":[70,70,1]}}},"34":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo/rptr_empty1","l":"Verilog","sn":12,"ln":44,"du":{"n":"work.rptr_empty","s":11,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"b":1},{"n":"rptr_empty1","s":34,"z":1}],"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}},"35":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo/wptr_full1","l":"Verilog","sn":12,"ln":56,"du":{"n":"work.wptr_full","s":12,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"b":1},{"n":"wptr_full1","s":35,"z":1}],"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}},"36":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo/sync_r2w1","l":"Verilog","sn":12,"ln":68,"du":{"n":"work.sync_r2w","s":13,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"b":1},{"n":"sync_r2w1","s":36,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"37":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo/sync_w2r1","l":"Verilog","sn":12,"ln":76,"du":{"n":"work.sync_w2r","s":14,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"b":1},{"n":"sync_w2r1","s":37,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"32":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem/RX_fifo","l":"Verilog","sn":11,"ln":56,"du":{"n":"work.fifo_toplevel","s":9,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"b":1},{"n":"RX_fifo","s":32,"z":1}],"children":[{"n":"sync_w2r1","id":37,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"sync_r2w1","id":36,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"t":100.00},{"n":"wptr_full1","id":35,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"rptr_empty1","id":34,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00,"t":100.00},{"n":"fifo_mem1","id":33,"zf":1,"tc":87.50,"s":100.00,"b":100.00,"fc":50.00,"t":100.00}],"rec":{"cp":83.33,"data":{"s":[41,41],"b":[14,14],"fc":[2,1],"fe":[6,4],"t":[298,298]}},"loc":{"cp":66.66,"data":{"s":[1,1,1],"fe":[2,0,1],"t":[110,110,1]}}},"25":{"st":"inst","pa":0,"n":"/top/master/data_fifo_mem","l":"Verilog","sn":7,"ln":132,"du":{"n":"work.data_fifo_mem","s":8,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"data_fifo_mem","s":25,"z":1}],"children":[{"n":"RX_fifo","id":32,"zf":1,"tc":83.33,"s":100.00,"b":100.00,"fc":50.00,"fe":66.66,"t":100.00},{"n":"TX_fifo","id":26,"zf":1,"tc":93.33,"s":100.00,"b":100.00,"fc":100.00,"fe":66.66,"t":100.00}],"rec":{"cp":87.28,"data":{"s":[82,82],"b":[28,28],"fc":[4,3],"fe":[12,8],"t":[648,614]}},"loc":{"cp":78.20,"data":{"t":[156,122,1]}}},"38":{"st":"inst","pa":0,"n":"/top/master/apb_slave_interface","l":"Verilog","sn":7,"ln":147,"du":{"n":"work.apb_slave_interface","s":15,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"b":1},{"n":"apb_slave_interface","s":38,"z":1}],"loc":{"cp":90.20,"data":{"s":[25,25,1],"b":[24,24,1],"fc":[6,5,1],"t":[240,186,1]}}},"21":{"st":"inst","pa":0,"n":"/top/master","l":"Verilog","sn":5,"ln":44,"du":{"n":"work.i2c_top","s":4,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"master","s":21,"z":1}],"children":[{"n":"apb_slave_interface","id":38,"zf":1,"tc":90.20,"s":100.00,"b":100.00,"fc":83.33,"t":77.50},{"n":"data_fifo_mem","id":25,"zf":1,"tc":87.28,"s":100.00,"b":100.00,"fc":75.00,"fe":66.66,"t":94.75},{"n":"data_path_i2c_to_core","id":24,"zf":1,"tc":95.55,"s":100.00,"b":100.00,"t":86.66},{"n":"i2c_master_fsm","id":23,"zf":1,"tc":95.22,"s":93.58,"b":96.38,"fc":90.47,"fe":100.00,"fs":100.00,"ft":91.66,"t":94.44},{"n":"clock_generator","id":22,"zf":1,"tc":86.90,"s":100.00,"b":100.00,"fc":100.00,"t":47.61}],"rec":{"cp":91.08,"data":{"s":[279,269],"b":[150,147],"fc":[53,47],"fe":[17,13],"fs":[10,10],"ft":[24,22],"t":[1012,874]}},"loc":{"cp":93.88,"data":{"s":[1,1,1],"b":[2,2,1],"fe":[1,1,1],"t":[278,210,1]}}},"41":{"st":"inst","pa":0,"n":"/top/assert_cov","l":"Verilog","sn":5,"ln":68,"du":{"n":"work.assertion_cov","s":18,"b":1},"bc":[{"n":"top","s":19,"b":1},{"n":"assert_cov","s":41,"z":1}],"loc":{"cp":50.00,"data":{"d":[3,3,1],"a":[1,0,1]}}},"19":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":5,"ln":0,"du":{"n":"work.top","s":2,"b":0},"bc":[{"n":"top","s":19,"z":1}],"children":[{"n":"assert_cov","id":41,"zf":1,"tc":50.00,"d":100.00,"a":0.00},{"n":"master","id":21,"zf":1,"tc":91.08,"s":96.41,"b":98.00,"fc":88.67,"fe":76.47,"fs":100.00,"ft":91.66,"t":86.36}],"rec":{"cp":81.95,"data":{"s":[279,269],"b":[150,147],"fc":[53,47],"fe":[17,13],"fs":[10,10],"ft":[24,22],"t":[1012,874],"d":[3,3],"a":[1,0]}}},"15":{"st":"du","pa":0,"n":"work.apb_slave_interface","l":"Verilog","sn":18,"ln":1,"one_inst":38,"loc":{"cp":90.20,"data":{"s":[25,25,1],"b":[24,24,1],"fc":[6,5,1],"t":[240,186,1]}}},"18":{"st":"du","pa":0,"n":"work.assertion_cov","l":"Verilog","sn":32,"ln":4,"one_inst":41,"loc":{"cp":50.00,"data":{"d":[3,3,1],"a":[1,0,1]}}},"5":{"st":"du","pa":0,"n":"work.clock_generator","l":"Verilog","sn":8,"ln":1,"one_inst":22,"loc":{"cp":86.90,"data":{"s":[7,7,1],"b":[6,6,1],"fc":[1,1,1],"t":[42,20,1]}}},"8":{"st":"du","pa":0,"n":"work.data_fifo_mem","l":"Verilog","sn":11,"ln":1,"one_inst":25,"loc":{"cp":78.20,"data":{"t":[156,122,1]}}},"7":{"st":"du","pa":0,"n":"work.data_path_i2c_to_core","l":"Verilog","sn":10,"ln":1,"one_inst":24,"loc":{"cp":95.55,"data":{"s":[8,8,1],"b":[7,7,1],"t":[90,78,1]}}},"10":{"st":"du","pa":0,"n":"work.fifo_mem","l":"Verilog","sn":13,"ln":1,"loc":{"cp":100.00,"data":{"s":[4,4,1],"b":[2,2,1],"fc":[2,2,1],"t":[70,70,1]}}},"9":{"st":"du","pa":0,"n":"work.fifo_toplevel","l":"Verilog","sn":12,"ln":2,"loc":{"cp":66.66,"data":{"s":[1,1,1],"fe":[2,0,1],"t":[110,110,1]}}},"6":{"st":"du","pa":0,"n":"work.i2c_master_fsm","l":"Verilog","sn":9,"ln":1,"one_inst":23,"loc":{"cp":95.22,"data":{"s":[156,146,1],"b":[83,80,1],"fc":[42,38,1],"fe":[4,4,1],"fs":[10,10,1],"ft":[24,22,1],"t":[108,102,1]}}},"4":{"st":"du","pa":0,"n":"work.i2c_top","l":"Verilog","sn":7,"ln":1,"one_inst":21,"loc":{"cp":93.88,"data":{"s":[1,1,1],"b":[2,2,1],"fe":[1,1,1],"t":[278,210,1]}}},"11":{"st":"du","pa":0,"n":"work.rptr_empty","l":"Verilog","sn":14,"ln":5,"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}},"13":{"st":"du","pa":0,"n":"work.sync_r2w","l":"Verilog","sn":16,"ln":5,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"14":{"st":"du","pa":0,"n":"work.sync_w2r","l":"Verilog","sn":17,"ln":5,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1],"t":[44,44,1]}}},"12":{"st":"du","pa":0,"n":"work.wptr_full","l":"Verilog","sn":15,"ln":6,"loc":{"cp":100.00,"data":{"s":[15,15,1],"b":[4,4,1],"fe":[2,2,1],"t":[104,104,1]}}}};
processSummaryData(g_data);