===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.2854 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.6302 ( 38.3%)    5.6302 ( 45.8%)  FIR Parser
    4.1489 ( 28.2%)    2.7286 ( 22.2%)  'firrtl.circuit' Pipeline
    1.1528 (  7.8%)    0.5766 (  4.7%)    'firrtl.module' Pipeline
    1.1501 (  7.8%)    0.5753 (  4.7%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1034 (  0.7%)    0.1034 (  0.8%)    InferWidths
    0.3510 (  2.4%)    0.3510 (  2.9%)    LowerFIRRTLTypes
    1.6340 ( 11.1%)    0.8173 (  6.7%)    'firrtl.module' Pipeline
    0.4985 (  3.4%)    0.2515 (  2.0%)      ExpandWhens
    1.1311 (  7.7%)    0.5674 (  4.6%)      SimpleCanonicalizer
    0.8461 (  5.8%)    0.8461 (  6.9%)    IMConstProp
    0.0359 (  0.2%)    0.0359 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0006 (  0.0%)    0.0006 (  0.0%)    BlackBoxReader
    0.0547 (  0.4%)    0.0278 (  0.2%)    'firrtl.module' Pipeline
    0.0505 (  0.3%)    0.0253 (  0.2%)      CheckWidths
    0.9069 (  6.2%)    0.9069 (  7.4%)  LowerFIRRTLToHW
    0.1636 (  1.1%)    0.1636 (  1.3%)  HWMemSimImpl
    1.7364 ( 11.8%)    0.8688 (  7.1%)  'hw.module' Pipeline
    0.0310 (  0.2%)    0.0159 (  0.1%)    HWCleanup
    0.6963 (  4.7%)    0.3503 (  2.9%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.0007 (  6.8%)    0.5028 (  4.1%)    SimpleCanonicalizer
    0.2907 (  2.0%)    0.2907 (  2.4%)  HWLegalizeNames
    0.2595 (  1.8%)    0.1306 (  1.1%)  'hw.module' Pipeline
    0.2561 (  1.7%)    0.1292 (  1.1%)    PrettifyVerilog
    1.5534 ( 10.6%)    1.5534 ( 12.6%)  Output
    0.0061 (  0.0%)    0.0061 (  0.0%)  Rest
   14.7050 (100.0%)   12.2854 (100.0%)  Total

{
  totalTime: 12.355,
  maxMemory: 846675968
}
