#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 23 16:02:24 2022
# Process ID: 12636
# Current directory: D:/Repo/reborn/cpu/m1aours
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20752 D:\Repo\reborn\cpu\m1aours\m1aours.xpr
# Log file: D:/Repo/reborn/cpu/m1aours/vivado.log
# Journal file: D:/Repo/reborn/cpu/m1aours\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Repo/reborn/cpu/m1aours/m1aours.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/Repo/reborn/cpu/provided/SEU_CSE_507_user_uart_bmpg_1.3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Repo/reborn/cpu/provided/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name instr_mem -dir d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {instr_mem} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.EN_SAFETY_CKT {false}] [get_ips instr_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instr_mem' to 'instr_mem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/instr_mem/instr_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/instr_mem/instr_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'instr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_mem'...
catch { config_ip_cache -export [get_ips -all instr_mem] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/instr_mem/instr_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/instr_mem/instr_mem.xci]
launch_runs -jobs 12 instr_mem_synth_1
[Wed Nov 23 16:19:48 2022] Launched instr_mem_synth_1...
Run output will be captured here: D:/Repo/reborn/cpu/m1aours/m1aours.runs/instr_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/instr_mem/instr_mem.xci] -directory D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/new/ms1a.v w ]
add_files D:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/new/ms1a.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpu_clk -dir d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpu_clk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.00} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpu_clk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu_clk' to 'cpu_clk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu_clk'...
generate_target all [get_files  d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu_clk'...
catch { config_ip_cache -export [get_ips -all cpu_clk] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/cpu_clk/cpu_clk.xci]
launch_runs -jobs 12 cpu_clk_synth_1
[Wed Nov 23 16:22:27 2022] Launched cpu_clk_synth_1...
Run output will be captured here: D:/Repo/reborn/cpu/m1aours/m1aours.runs/cpu_clk_synth_1/runme.log
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/cpu_clk/cpu_clk.xci] -directory D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_mem -dir d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_mem} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips data_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_mem' to 'data_mem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
generate_target all [get_files  d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/data_mem/data_mem.xci]
launch_runs -jobs 12 data_mem_synth_1
[Wed Nov 23 16:25:32 2022] Launched data_mem_synth_1...
Run output will be captured here: D:/Repo/reborn/cpu/m1aours/m1aours.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/Repo/reborn/cpu/m1aours/m1aours.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/sim_scripts -ip_user_files_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files -ipstatic_source_dir D:/Repo/reborn/cpu/m1aours/m1aours.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/modelsim} {questa=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/questa} {riviera=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/riviera} {activehdl=D:/Repo/reborn/cpu/m1aours/m1aours.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 17:48:09 2022...
