{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713491550878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713491550879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 19:52:30 2024 " "Processing started: Thu Apr 18 19:52:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713491550879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491550879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship " "Command: quartus_map --read_settings_files=on --write_settings_files=off battleship -c battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491550879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713491551732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713491551733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_life.sv 1 1 " "Found 1 design units, including 1 entities, in source file manage_life.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manage_life " "Found entity 1: manage_life" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_vga " "Found entity 1: conexion_vga" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move_pc " "Found entity 1: barcos_move_pc" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque_pc " "Found entity 1: ataque_pc" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579786 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 LFSR.sv(7) " "Verilog HDL Expression warning at LFSR.sv(7): truncated literal to match 3 bits" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713491579789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship " "Found entity 1: battleship" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 battleship_tb " "Found entity 1: battleship_tb" {  } { { "battleship_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_seg " "Found entity 1: contador_seg" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579811 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 clk_divider.sv(11) " "Verilog HDL Expression warning at clk_divider.sv(11): truncated literal to match 25 bits" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713491579818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcos_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcos_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcos_move " "Found entity 1: barcos_move" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque.sv 1 1 " "Found 1 design units, including 1 entities, in source file ataque.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ataque " "Found entity 1: ataque" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713491579858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491579858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "battleship " "Elaborating entity \"battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713491580157 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580187 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580187 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580187 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_vga_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_vga_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580187 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580187 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580188 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580188 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:new_clk " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:new_clk\"" {  } { { "battleship.sv" "new_clk" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_divider.sv(16) " "Verilog HDL assignment warning at clk_divider.sv(16): truncated value with size 32 to match size of target (26)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580209 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_divider.sv(23) " "Verilog HDL assignment warning at clk_divider.sv(23): truncated value with size 32 to match size of target (26)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580210 "|battleship|clk_divider:new_clk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_divider.sv(30) " "Verilog HDL assignment warning at clk_divider.sv(30): truncated value with size 32 to match size of target (26)" {  } { { "clk_divider.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/clk_divider.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580211 "|battleship|clk_divider:new_clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:maquina " "Elaborating entity \"fsm\" for hierarchy \"fsm:maquina\"" {  } { { "battleship.sv" "maquina" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_seg contador_seg:contador " "Elaborating entity \"contador_seg\" for hierarchy \"contador_seg:contador\"" {  } { { "battleship.sv" "contador" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_seg.sv(11) " "Verilog HDL assignment warning at contador_seg.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "contador_seg.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/contador_seg.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580257 "|battleship|contador_seg:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparar " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparar\"" {  } { { "battleship.sv" "comparar" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move barcos_move:ordenar_barcos " "Elaborating entity \"barcos_move\" for hierarchy \"barcos_move:ordenar_barcos\"" {  } { { "battleship.sv" "ordenar_barcos" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580320 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move.sv(24) " "Verilog HDL Always Construct warning at barcos_move.sv(24): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580322 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move.sv(26) " "Verilog HDL Always Construct warning at barcos_move.sv(26): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580322 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(31) " "Verilog HDL Always Construct warning at barcos_move.sv(31): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580323 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(32) " "Verilog HDL Always Construct warning at barcos_move.sv(32): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580324 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(32) " "Verilog HDL assignment warning at barcos_move.sv(32): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580324 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(35) " "Verilog HDL assignment warning at barcos_move.sv(35): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580324 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(38) " "Verilog HDL Always Construct warning at barcos_move.sv(38): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580325 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(39) " "Verilog HDL Always Construct warning at barcos_move.sv(39): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580325 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(40) " "Verilog HDL Always Construct warning at barcos_move.sv(40): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580328 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(41) " "Verilog HDL Always Construct warning at barcos_move.sv(41): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580329 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(42) " "Verilog HDL Always Construct warning at barcos_move.sv(42): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580331 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(43) " "Verilog HDL assignment warning at barcos_move.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580333 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(47) " "Verilog HDL Always Construct warning at barcos_move.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580335 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(48) " "Verilog HDL Always Construct warning at barcos_move.sv(48): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580335 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(48) " "Verilog HDL assignment warning at barcos_move.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580335 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(51) " "Verilog HDL assignment warning at barcos_move.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580336 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(53) " "Verilog HDL Always Construct warning at barcos_move.sv(53): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580336 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(54) " "Verilog HDL Always Construct warning at barcos_move.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580336 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(54) " "Verilog HDL assignment warning at barcos_move.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580336 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(57) " "Verilog HDL assignment warning at barcos_move.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580337 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(64) " "Verilog HDL assignment warning at barcos_move.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580343 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(68) " "Verilog HDL Always Construct warning at barcos_move.sv(68): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580345 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(69) " "Verilog HDL Always Construct warning at barcos_move.sv(69): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580345 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(69) " "Verilog HDL assignment warning at barcos_move.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580345 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(72) " "Verilog HDL assignment warning at barcos_move.sv(72): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580346 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(74) " "Verilog HDL Always Construct warning at barcos_move.sv(74): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580346 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(75) " "Verilog HDL Always Construct warning at barcos_move.sv(75): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580346 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(75) " "Verilog HDL assignment warning at barcos_move.sv(75): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580346 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(78) " "Verilog HDL assignment warning at barcos_move.sv(78): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580347 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(84) " "Verilog HDL assignment warning at barcos_move.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580354 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(88) " "Verilog HDL Always Construct warning at barcos_move.sv(88): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580355 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(89) " "Verilog HDL Always Construct warning at barcos_move.sv(89): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580355 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(89) " "Verilog HDL assignment warning at barcos_move.sv(89): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580355 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(92) " "Verilog HDL assignment warning at barcos_move.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580356 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(94) " "Verilog HDL Always Construct warning at barcos_move.sv(94): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580356 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(95) " "Verilog HDL Always Construct warning at barcos_move.sv(95): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580356 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(95) " "Verilog HDL assignment warning at barcos_move.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580357 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(98) " "Verilog HDL assignment warning at barcos_move.sv(98): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580357 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(103) " "Verilog HDL assignment warning at barcos_move.sv(103): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580363 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(107) " "Verilog HDL Always Construct warning at barcos_move.sv(107): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580365 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y barcos_move.sv(108) " "Verilog HDL Always Construct warning at barcos_move.sv(108): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580366 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(108) " "Verilog HDL assignment warning at barcos_move.sv(108): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580366 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(111) " "Verilog HDL assignment warning at barcos_move.sv(111): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580366 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(113) " "Verilog HDL Always Construct warning at barcos_move.sv(113): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580367 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x barcos_move.sv(114) " "Verilog HDL Always Construct warning at barcos_move.sv(114): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580367 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(114) " "Verilog HDL assignment warning at barcos_move.sv(114): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580367 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(117) " "Verilog HDL assignment warning at barcos_move.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580369 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move.sv(121) " "Verilog HDL assignment warning at barcos_move.sv(121): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580371 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move.sv(22) " "Verilog HDL Always Construct warning at barcos_move.sv(22): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580376 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move.sv(22) " "Verilog HDL Always Construct warning at barcos_move.sv(22): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580376 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y barcos_move.sv(22) " "Verilog HDL Always Construct warning at barcos_move.sv(22): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580389 "|battleship|barcos_move:ordenar_barcos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x barcos_move.sv(22) " "Verilog HDL Always Construct warning at barcos_move.sv(22): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580389 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] barcos_move.sv(126) " "Inferred latch for \"temp_x\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580426 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] barcos_move.sv(126) " "Inferred latch for \"temp_x\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580426 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] barcos_move.sv(126) " "Inferred latch for \"temp_x\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580436 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] barcos_move.sv(126) " "Inferred latch for \"temp_y\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580436 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] barcos_move.sv(126) " "Inferred latch for \"temp_y\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] barcos_move.sv(126) " "Inferred latch for \"temp_y\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move.sv(126) " "Inferred latch for \"cont\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move.sv(126) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move.sv(126) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move.sv(126) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580437 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580438 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580438 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580438 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580439 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580439 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580439 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580439 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580440 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580440 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580440 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580440 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580441 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580441 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580441 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580441 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580442 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580442 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580442 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580442 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580442 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580443 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580445 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580446 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580446 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580447 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580447 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580448 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580448 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580448 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580449 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580449 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580450 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580450 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580450 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580451 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580451 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580451 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580452 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580452 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580453 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580453 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580453 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580453 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580454 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580454 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580455 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580455 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580455 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580455 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580456 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580456 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580456 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580456 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580457 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580457 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580457 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580458 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580458 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580458 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580459 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580459 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580459 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580459 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580466 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580467 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580467 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580468 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580469 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580469 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580470 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580471 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580471 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580471 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580471 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580472 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580472 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580472 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580473 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580473 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580473 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580474 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580474 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580474 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580475 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580475 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580475 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580475 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580476 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580479 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580480 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580480 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580481 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580482 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580483 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580483 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580484 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580485 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580485 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580486 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move.sv(126) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move.sv(126)" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580486 "|battleship|barcos_move:ordenar_barcos"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580587 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580587 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_life manage_life:m_life_player " "Elaborating entity \"manage_life\" for hierarchy \"manage_life:m_life_player\"" {  } { { "battleship.sv" "m_life_player" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(57) " "Verilog HDL assignment warning at manage_life.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580676 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(60) " "Verilog HDL assignment warning at manage_life.sv(60): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580677 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(65) " "Verilog HDL assignment warning at manage_life.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580678 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(68) " "Verilog HDL assignment warning at manage_life.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580678 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(73) " "Verilog HDL assignment warning at manage_life.sv(73): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580679 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(76) " "Verilog HDL assignment warning at manage_life.sv(76): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580679 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(81) " "Verilog HDL assignment warning at manage_life.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580680 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(84) " "Verilog HDL assignment warning at manage_life.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580680 "|battleship|manage_life:m_life_player"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 manage_life.sv(88) " "Verilog HDL assignment warning at manage_life.sv(88): truncated value with size 32 to match size of target (3)" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580680 "|battleship|manage_life:m_life_player"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque ataque:move " "Elaborating entity \"ataque\" for hierarchy \"ataque:move\"" {  } { { "battleship.sv" "move" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491580712 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(24) " "Verilog HDL Always Construct warning at ataque.sv(24): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580713 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(32) " "Verilog HDL Always Construct warning at ataque.sv(32): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580715 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(33) " "Verilog HDL Always Construct warning at ataque.sv(33): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580716 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(33) " "Verilog HDL assignment warning at ataque.sv(33): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580717 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(34) " "Verilog HDL Always Construct warning at ataque.sv(34): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580717 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(35) " "Verilog HDL Always Construct warning at ataque.sv(35): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580718 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(35) " "Verilog HDL assignment warning at ataque.sv(35): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580718 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(36) " "Verilog HDL Always Construct warning at ataque.sv(36): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580718 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(37) " "Verilog HDL Always Construct warning at ataque.sv(37): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580718 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(37) " "Verilog HDL assignment warning at ataque.sv(37): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580719 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(38) " "Verilog HDL Always Construct warning at ataque.sv(38): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580719 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(39) " "Verilog HDL Always Construct warning at ataque.sv(39): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580719 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ataque.sv(39) " "Verilog HDL assignment warning at ataque.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491580719 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580720 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(40) " "Verilog HDL Always Construct warning at ataque.sv(40): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580720 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580720 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(41) " "Verilog HDL Always Construct warning at ataque.sv(41): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580720 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580721 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(43) " "Verilog HDL Always Construct warning at ataque.sv(43): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580721 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580722 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(47) " "Verilog HDL Always Construct warning at ataque.sv(47): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580723 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580723 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(52) " "Verilog HDL Always Construct warning at ataque.sv(52): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580724 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580725 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(54) " "Verilog HDL Always Construct warning at ataque.sv(54): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580725 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580729 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(60) " "Verilog HDL Always Construct warning at ataque.sv(60): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580730 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580730 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(62) " "Verilog HDL Always Construct warning at ataque.sv(62): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580731 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580733 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(68) " "Verilog HDL Always Construct warning at ataque.sv(68): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580734 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580735 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(70) " "Verilog HDL Always Construct warning at ataque.sv(70): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580736 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580738 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(76) " "Verilog HDL Always Construct warning at ataque.sv(76): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580739 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_y ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580739 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_x ataque.sv(78) " "Verilog HDL Always Construct warning at ataque.sv(78): variable \"temp_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580739 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque.sv(41) " "Verilog HDL Case Statement warning at ataque.sv(41): incomplete case statement has no default case item" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713491580741 "|battleship|ataque:move"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque.sv(94) " "Verilog HDL Always Construct warning at ataque.sv(94): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491580748 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580751 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_x ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_x\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580751 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_y ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_y\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580751 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"impact_ship\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580751 "|battleship|ataque:move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque.sv(22) " "Verilog HDL Always Construct warning at ataque.sv(22): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491580752 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque.sv(85) " "Inferred latch for \"temp_end\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580804 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[0\] ataque.sv(85) " "Inferred latch for \"impact_ship\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580804 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[1\] ataque.sv(85) " "Inferred latch for \"impact_ship\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580804 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship\[2\] ataque.sv(85) " "Inferred latch for \"impact_ship\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580805 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[0\] ataque.sv(85) " "Inferred latch for \"temp_y\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580805 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[1\] ataque.sv(85) " "Inferred latch for \"temp_y\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580805 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_y\[2\] ataque.sv(85) " "Inferred latch for \"temp_y\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580805 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[0\] ataque.sv(85) " "Inferred latch for \"temp_x\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580806 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[1\] ataque.sv(85) " "Inferred latch for \"temp_x\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580806 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_x\[2\] ataque.sv(85) " "Inferred latch for \"temp_x\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580806 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque.sv(85) " "Inferred latch for \"cont\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580806 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580807 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580807 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580808 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580808 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580809 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580809 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580812 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580813 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580814 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580814 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580815 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580815 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580816 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580816 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580817 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580818 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580819 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580820 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580820 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580820 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580821 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580821 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580821 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580822 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580822 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580822 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580823 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580823 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580823 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580824 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580824 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580824 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580825 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580825 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580826 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580828 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580828 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580829 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580829 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580829 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580830 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580831 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580831 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580833 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580834 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580834 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580835 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580835 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580836 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580836 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580837 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580837 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580838 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580838 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580839 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580839 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580840 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580840 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580841 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580841 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580842 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580842 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580842 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580843 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580852 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580853 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580853 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580854 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580854 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580854 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580855 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580855 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580855 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580855 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580856 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580856 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580857 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580857 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580858 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580859 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580860 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580864 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580865 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580865 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580866 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580866 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580867 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580868 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580870 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580870 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580871 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580871 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580875 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580887 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580889 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580889 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580890 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580891 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580891 "|battleship|ataque:move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque.sv(85) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque.sv(85)" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491580891 "|battleship|ataque:move"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580958 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580958 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580958 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580959 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491580959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcos_move_pc barcos_move_pc:ordenar_barcos_pc " "Elaborating entity \"barcos_move_pc\" for hierarchy \"barcos_move_pc:ordenar_barcos_pc\"" {  } { { "battleship.sv" "ordenar_barcos_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581002 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont barcos_move_pc.sv(17) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(17): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581003 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barcos barcos_move_pc.sv(19) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(19): variable \"barcos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581004 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(30) " "Verilog HDL assignment warning at barcos_move_pc.sv(30): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491581006 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(39) " "Verilog HDL assignment warning at barcos_move_pc.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491581014 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(47) " "Verilog HDL assignment warning at barcos_move_pc.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491581020 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(54) " "Verilog HDL assignment warning at barcos_move_pc.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491581025 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 barcos_move_pc.sv(60) " "Verilog HDL assignment warning at barcos_move_pc.sv(60): truncated value with size 32 to match size of target (3)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713491581036 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_barcos barcos_move_pc.sv(15) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(15): inferring latch(es) for variable \"temp_barcos\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491581040 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont barcos_move_pc.sv(15) " "Verilog HDL Always Construct warning at barcos_move_pc.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491581041 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont barcos_move_pc.sv(65) " "Inferred latch for \"cont\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581076 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581076 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581077 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_barcos\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp_barcos\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581079 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581079 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581079 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581080 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581080 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581081 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581081 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581082 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581082 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581082 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581082 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581083 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581083 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581083 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581083 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581084 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581084 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581084 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581084 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581085 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581085 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581085 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581085 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581085 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581086 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581086 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581086 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581086 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581086 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581087 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581087 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581087 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581088 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581088 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581088 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581088 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581089 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581089 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581089 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581089 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581089 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581090 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581090 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581090 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581090 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581091 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581091 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581091 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581091 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581092 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581092 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581092 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581092 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581092 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581093 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581102 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581102 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581102 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581102 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581103 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581103 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581103 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581104 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581104 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581104 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581104 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581105 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581105 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581105 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581105 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581106 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581106 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581106 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581106 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581106 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581107 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581107 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581107 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581107 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581108 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581108 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581108 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581108 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581109 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581109 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581109 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581109 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581110 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581111 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581112 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581114 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581114 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581115 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581115 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581116 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581117 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581118 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581118 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581119 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581119 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] barcos_move_pc.sv(65) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at barcos_move_pc.sv(65)" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581119 "|battleship|barcos_move_pc:ordenar_barcos_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_begin " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_begin\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque_pc ataque_pc:move_pc " "Elaborating entity \"ataque_pc\" for hierarchy \"ataque_pc:move_pc\"" {  } { { "battleship.sv" "move_pc" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581303 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(17) " "Verilog HDL Always Construct warning at ataque_pc.sv(17): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581304 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_end ataque_pc.sv(21) " "Verilog HDL Always Construct warning at ataque_pc.sv(21): variable \"temp_end\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581305 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ataque_pc.sv(22) " "Verilog HDL Case Statement warning at ataque_pc.sv(22): incomplete case statement has no default case item" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713491581319 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont ataque_pc.sv(71) " "Verilog HDL Always Construct warning at ataque_pc.sv(71): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581322 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491581324 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "impact_ship_player ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"impact_ship_player\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491581324 "|battleship|ataque_pc:move_pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_end ataque_pc.sv(15) " "Verilog HDL Always Construct warning at ataque_pc.sv(15): inferring latch(es) for variable \"temp_end\", which holds its previous value in one or more paths through the always construct" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713491581324 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_end ataque_pc.sv(66) " "Inferred latch for \"temp_end\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[0\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[1\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581352 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "impact_ship_player\[2\] ataque_pc.sv(66) " "Inferred latch for \"impact_ship_player\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont ataque_pc.sv(66) " "Inferred latch for \"cont\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581353 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581354 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581355 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581356 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581357 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581358 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[0\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581359 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581362 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581363 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581364 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581365 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581366 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581367 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581367 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581367 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581368 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581368 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581368 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581368 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581369 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581369 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581369 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581370 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581371 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581371 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581371 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[1\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581372 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581372 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581373 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581373 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581374 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581374 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581375 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581375 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581377 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581379 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581379 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581381 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581381 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581381 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581381 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581382 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581382 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581383 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581383 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581383 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[2\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581383 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581384 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581384 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581385 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581386 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581387 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581387 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581388 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581388 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581388 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581389 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581389 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581389 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581390 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581390 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581390 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581391 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581391 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581391 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581391 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[3\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581392 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581393 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581395 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581397 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[0\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[0\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581397 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581398 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581400 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581400 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[1\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[1\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581401 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581401 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581401 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581402 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[2\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[2\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581402 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581402 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581403 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581403 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[3\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[3\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581403 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[0\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[0\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581404 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[1\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[1\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581404 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[2\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[2\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581404 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\]\[4\]\[3\] ataque_pc.sv(66) " "Inferred latch for \"temp\[4\]\[4\]\[3\]\" at ataque_pc.sv(66)" {  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491581404 "|battleship|ataque_pc:move_pc"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581484 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexion_vga conexion_vga:conex " "Elaborating entity \"conexion_vga\" for hierarchy \"conexion_vga:conex\"" {  } { { "battleship.sv" "conex" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581512 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont conexion_vga.sv(50) " "Verilog HDL Always Construct warning at conexion_vga.sv(50): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581516 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont conexion_vga.sv(62) " "Verilog HDL Always Construct warning at conexion_vga.sv(62): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581516 "|battleship|conexion_vga:conex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont conexion_vga.sv(74) " "Verilog HDL Always Construct warning at conexion_vga.sv(74): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conexion_vga.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/conexion_vga.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713491581517 "|battleship|conexion_vga:conex"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vv " "Elaborating entity \"vga\" for hierarchy \"vga:vv\"" {  } { { "battleship.sv" "vv" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581582 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581583 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581583 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vv\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vv\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vga:vv\|pll:vgapll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581748 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491581774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491581801 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713491581801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vv\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vv\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vv\|videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vv\|videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/vga.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491581825 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491585839 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491585839 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_player_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_player_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491585839 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_pc_final " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_pc_final\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1713491585839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:pos_x " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:pos_x\"" {  } { { "battleship.sv" "pos_x" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491585973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713491600164 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[1\]\[2\] ataque:move\|temp\[0\]\[1\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[1\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[2\]\[2\] ataque:move\|temp\[0\]\[2\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[2\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[3\]\[2\] ataque:move\|temp\[0\]\[3\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[3\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[0\]\[2\] ataque:move\|temp\[0\]\[0\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[0\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[4\]\[2\] ataque:move\|temp\[1\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[1\]\[2\] ataque:move\|temp\[1\]\[1\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[1\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[2\]\[2\] ataque:move\|temp\[1\]\[2\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[2\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[3\]\[2\] ataque:move\|temp\[1\]\[3\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[3\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[1\]\[0\]\[2\] ataque:move\|temp\[1\]\[0\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[1\]\[0\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[0\]\[4\]\[2\] ataque:move\|temp\[0\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[0\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[1\]\[2\] ataque:move\|temp\[2\]\[1\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[1\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[2\]\[2\] ataque:move\|temp\[2\]\[2\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[2\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[3\]\[2\] ataque:move\|temp\[2\]\[3\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[3\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[0\]\[2\] ataque:move\|temp\[2\]\[0\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[0\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[4\]\[2\] ataque:move\|temp\[3\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[1\]\[2\] ataque:move\|temp\[3\]\[1\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[1\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[2\]\[2\] ataque:move\|temp\[3\]\[2\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[2\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[3\]\[2\] ataque:move\|temp\[3\]\[3\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[3\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[3\]\[0\]\[2\] ataque:move\|temp\[3\]\[0\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[3\]\[0\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[2\]\[4\]\[2\] ataque:move\|temp\[2\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[2\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[4\]\[2\] ataque:move\|temp\[4\]\[4\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[4\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[1\]\[2\] ataque:move\|temp\[4\]\[1\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[1\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[2\]\[2\] ataque:move\|temp\[4\]\[2\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[2\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[3\]\[2\] ataque:move\|temp\[4\]\[3\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[3\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ataque:move\|temp\[4\]\[0\]\[2\] ataque:move\|temp\[4\]\[0\]\[1\] " "Duplicate LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[2\]\" merged with LATCH primitive \"ataque:move\|temp\[4\]\[0\]\[1\]\"" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713491600234 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713491600234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[2\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600284 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[1\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600285 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_barcos\[0\] " "Latch barcos_move:ordenar_barcos\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0001 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0001" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600285 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600285 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos\[1\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600285 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp_barcos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0001 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0001" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600286 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[2\] " "Latch ataque:move\|impact_ship\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[0\] " "Latch ataque:move\|impact_ship\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_y\[2\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|impact_ship\[1\] " "Latch ataque:move\|impact_ship\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\]" {  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600286 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[0\] " "Latch ataque_pc:move_pc\|impact_ship_player\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600287 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[2\] " "Latch ataque_pc:move_pc\|impact_ship_player\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600287 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|impact_ship_player\[1\] " "Latch ataque_pc:move_pc\|impact_ship_player\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600287 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[1\] " "Latch barcos_move:ordenar_barcos\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600288 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[0\] " "Latch barcos_move:ordenar_barcos\|temp_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[0\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600288 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_y\[2\] " "Latch barcos_move:ordenar_barcos\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_y\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600288 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[1\] " "Latch barcos_move:ordenar_barcos\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[1\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[1\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600288 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[0\] " "Latch barcos_move:ordenar_barcos\|temp_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[0\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600289 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp_x\[2\] " "Latch barcos_move:ordenar_barcos\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos_move:ordenar_barcos\|temp_x\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos_move:ordenar_barcos\|temp_x\[2\]" {  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600289 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600289 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600289 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600290 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600290 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600290 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600291 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600291 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600292 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600293 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600293 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600294 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600294 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600294 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600295 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600297 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600298 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600298 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600298 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600299 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600299 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600299 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600300 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600300 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600300 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600300 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600301 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600301 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600301 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600301 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600301 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600302 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600302 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600302 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600302 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600302 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600303 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600304 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600305 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600305 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600305 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600305 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600305 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600306 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600306 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600306 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600306 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600306 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600307 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600307 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600307 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600307 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600307 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600308 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600309 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600310 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600310 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600310 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600311 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600311 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600311 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600311 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600312 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600312 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600313 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] " "Latch barcos_move:ordenar_barcos\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA poner " "Ports D and ENA on the latch are fed by the same signal poner" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600313 ""}  } { { "barcos_move.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move.sv" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600314 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600314 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600314 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600315 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[2\] " "Ports D and ENA on the latch are fed by the same signal barcos\[2\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600315 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600315 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600315 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600316 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600317 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600318 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600318 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600318 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600318 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600318 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600319 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600320 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600321 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600322 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LFSR:pos_y\|random\[0\] " "Ports D and ENA on the latch are fed by the same signal LFSR:pos_y\|random\[0\]" {  } { { "LFSR.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/LFSR.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600323 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600324 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600324 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600324 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600324 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600324 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600325 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600325 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600326 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600326 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600326 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600327 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600328 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600328 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600328 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600334 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600367 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600367 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600368 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600368 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600368 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] " "Latch barcos_move_pc:ordenar_barcos_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA barcos\[0\] " "Ports D and ENA on the latch are fed by the same signal barcos\[0\]" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600368 ""}  } { { "barcos_move_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/barcos_move_pc.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600369 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600369 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600369 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|cont " "Latch ataque_pc:move_pc\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600369 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600369 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600370 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600370 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600370 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600370 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600370 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600371 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600372 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600373 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600374 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600374 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600375 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600376 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600376 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600376 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600376 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600377 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600377 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600377 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600378 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600378 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600378 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600379 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600379 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600379 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600380 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600380 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600380 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600381 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600381 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600381 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600381 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600381 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600382 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600383 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600384 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[2\] " "Latch ataque:move\|temp_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_x\[2\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_x\[2\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_x\[1\] " "Latch ataque:move\|temp_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_x\[1\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_x\[1\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[2\] " "Latch ataque:move\|temp_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_y\[2\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_y\[2\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp_y\[1\] " "Latch ataque:move\|temp_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ataque:move\|temp_y\[1\] " "Ports D and ENA on the latch are fed by the same signal ataque:move\|temp_y\[1\]" {  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[1\] " "Latch ataque:move\|temp\[0\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600385 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|cont " "Latch ataque:move\|cont has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600386 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[1\] " "Latch ataque:move\|temp\[0\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600386 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[1\] " "Latch ataque:move\|temp\[0\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600386 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[1\] " "Latch ataque:move\|temp\[0\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600386 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[1\] " "Latch ataque:move\|temp\[1\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600386 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600386 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[1\] " "Latch ataque:move\|temp\[1\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600387 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[1\] " "Latch ataque:move\|temp\[1\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600387 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[1\] " "Latch ataque:move\|temp\[1\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600387 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[1\] " "Latch ataque:move\|temp\[1\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600387 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[1\] " "Latch ataque:move\|temp\[0\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600387 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[1\] " "Latch ataque:move\|temp\[2\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600388 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[1\] " "Latch ataque:move\|temp\[2\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600388 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[1\] " "Latch ataque:move\|temp\[2\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600388 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[1\] " "Latch ataque:move\|temp\[2\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600388 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[1\] " "Latch ataque:move\|temp\[3\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600388 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[1\] " "Latch ataque:move\|temp\[3\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[1\] " "Latch ataque:move\|temp\[3\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[1\] " "Latch ataque:move\|temp\[3\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[1\] " "Latch ataque:move\|temp\[3\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[1\] " "Latch ataque:move\|temp\[2\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[1\] " "Latch ataque:move\|temp\[4\]\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600389 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[1\] " "Latch ataque:move\|temp\[4\]\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[1\] " "Latch ataque:move\|temp\[4\]\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[1\] " "Latch ataque:move\|temp\[4\]\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[1\] " "Latch ataque:move\|temp\[4\]\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[0\] " "Latch ataque:move\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[0\] " "Latch ataque:move\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600390 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[0\] " "Latch ataque:move\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600391 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[0\] " "Latch ataque:move\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600391 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[0\] " "Latch ataque:move\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600391 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600391 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[0\] " "Latch ataque:move\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600392 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[0\] " "Latch ataque:move\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600392 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[0\] " "Latch ataque:move\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600392 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[0\] " "Latch ataque:move\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600393 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[0\] " "Latch ataque:move\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600393 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[0\] " "Latch ataque:move\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600393 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[0\] " "Latch ataque:move\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600393 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[0\] " "Latch ataque:move\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600394 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[0\] " "Latch ataque:move\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600394 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[0\] " "Latch ataque:move\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600394 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[0\] " "Latch ataque:move\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600394 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[0\] " "Latch ataque:move\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600394 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[0\] " "Latch ataque:move\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600395 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[0\] " "Latch ataque:move\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600395 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[0\] " "Latch ataque:move\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600395 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[0\] " "Latch ataque:move\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600396 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[0\] " "Latch ataque:move\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600396 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[0\] " "Latch ataque:move\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600396 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[0\] " "Latch ataque:move\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600397 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[0\] " "Latch ataque:move\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600397 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[1\]\[3\] " "Latch ataque:move\|temp\[0\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600397 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[2\]\[3\] " "Latch ataque:move\|temp\[0\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600397 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[3\]\[3\] " "Latch ataque:move\|temp\[0\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600398 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[0\]\[3\] " "Latch ataque:move\|temp\[0\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600398 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[4\]\[3\] " "Latch ataque:move\|temp\[1\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600398 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[1\]\[3\] " "Latch ataque:move\|temp\[1\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600398 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[2\]\[3\] " "Latch ataque:move\|temp\[1\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600398 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[3\]\[3\] " "Latch ataque:move\|temp\[1\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[1\]\[0\]\[3\] " "Latch ataque:move\|temp\[1\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[0\]\[4\]\[3\] " "Latch ataque:move\|temp\[0\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[1\]\[3\] " "Latch ataque:move\|temp\[2\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[2\]\[3\] " "Latch ataque:move\|temp\[2\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[3\]\[3\] " "Latch ataque:move\|temp\[2\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600399 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[0\]\[3\] " "Latch ataque:move\|temp\[2\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[4\]\[3\] " "Latch ataque:move\|temp\[3\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[1\]\[3\] " "Latch ataque:move\|temp\[3\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[2\]\[3\] " "Latch ataque:move\|temp\[3\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[3\]\[3\] " "Latch ataque:move\|temp\[3\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[3\]\[0\]\[3\] " "Latch ataque:move\|temp\[3\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600400 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[2\]\[4\]\[3\] " "Latch ataque:move\|temp\[2\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600401 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[4\]\[3\] " "Latch ataque:move\|temp\[4\]\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600401 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[1\]\[3\] " "Latch ataque:move\|temp\[4\]\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600401 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[2\]\[3\] " "Latch ataque:move\|temp\[4\]\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600401 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[3\]\[3\] " "Latch ataque:move\|temp\[4\]\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600401 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque:move\|temp\[4\]\[0\]\[3\] " "Latch ataque:move\|temp\[4\]\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|en_attack " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|en_attack" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600402 ""}  } { { "ataque.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque.sv" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600402 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600402 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600402 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600402 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[3\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600403 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[2\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600404 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600404 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600404 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600404 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600404 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[1\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600405 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600405 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600405 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600405 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600405 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] " "Latch ataque_pc:move_pc\|temp\[0\]\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600406 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600406 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600406 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600406 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] " "Latch ataque_pc:move_pc\|temp\[4\]\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:maquina\|estado.0101 " "Ports D and ENA on the latch are fed by the same signal fsm:maquina\|estado.0101" {  } { { "fsm.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/fsm.sv" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713491600406 ""}  } { { "ataque_pc.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/ataque_pc.sv" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713491600406 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[0\] manage_life:m_life_pc\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[1\] manage_life:m_life_pc\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[2\] manage_life:m_life_pc\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_pc\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[4\] manage_life:m_life_pc\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_pc\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[5\] manage_life:m_life_pc\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~15 " "Register \"manage_life:m_life_pc\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_display_life\[6\] manage_life:m_life_pc\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~19 " "Register \"manage_life:m_life_pc\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~19\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[0\] manage_life:m_life_player\|temp_display_life\[0\]~_emulated manage_life:m_life_pc\|temp_display_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_display_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[1\] manage_life:m_life_player\|temp_display_life\[1\]~_emulated manage_life:m_life_pc\|temp_display_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_display_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[2\] manage_life:m_life_player\|temp_display_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_player\|temp_display_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[4\] manage_life:m_life_player\|temp_display_life\[4\]~_emulated manage_life:m_life_pc\|temp_display_life\[2\]~9 " "Register \"manage_life:m_life_player\|temp_display_life\[4\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[4\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[2\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[5\] manage_life:m_life_player\|temp_display_life\[5\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~15 " "Register \"manage_life:m_life_player\|temp_display_life\[5\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[5\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_display_life\[6\] manage_life:m_life_player\|temp_display_life\[6\]~_emulated manage_life:m_life_pc\|temp_display_life\[6\]~19 " "Register \"manage_life:m_life_player\|temp_display_life\[6\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_display_life\[6\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[6\]~19\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_display_life[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[0\] manage_life:m_life_pc\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_pc\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[1\] manage_life:m_life_pc\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_pc\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[3\]\[2\] manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_pc\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[1\]\[1\] manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_pc\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[1\] manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[2\]\[0\] manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_pc\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[2\] manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp\[4\]\[2\]~15 " "Register \"manage_life:m_life_pc\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[4\]\[2\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp\[4\]\[0\] manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp\[4\]\[2\]~15 " "Register \"manage_life:m_life_pc\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[4\]\[2\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_pc\|temp_life\[2\] manage_life:m_life_pc\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~15 " "Register \"manage_life:m_life_pc\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_pc\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_pc|temp_life[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[0\] manage_life:m_life_player\|temp_life\[0\]~_emulated manage_life:m_life_pc\|temp_life\[0\]~1 " "Register \"manage_life:m_life_player\|temp_life\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[0\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_life[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[1\] manage_life:m_life_player\|temp_life\[1\]~_emulated manage_life:m_life_pc\|temp_life\[1\]~5 " "Register \"manage_life:m_life_player\|temp_life\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_life\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_life[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[3\]\[2\] manage_life:m_life_player\|temp\[3\]\[2\]~_emulated manage_life:m_life_pc\|temp\[3\]\[2\]~1 " "Register \"manage_life:m_life_player\|temp\[3\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[3\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[3\]\[2\]~1\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[1\]\[1\] manage_life:m_life_player\|temp\[1\]\[1\]~_emulated manage_life:m_life_pc\|temp\[1\]\[1\]~5 " "Register \"manage_life:m_life_player\|temp\[1\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[1\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[1\]\[1\]~5\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[1\] manage_life:m_life_player\|temp\[2\]\[1\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[1\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[1\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[2\]\[0\] manage_life:m_life_player\|temp\[2\]\[0\]~_emulated manage_life:m_life_pc\|temp\[2\]\[1\]~9 " "Register \"manage_life:m_life_player\|temp\[2\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[2\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[2\]\[1\]~9\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[2\] manage_life:m_life_player\|temp\[4\]\[2\]~_emulated manage_life:m_life_pc\|temp\[4\]\[2\]~15 " "Register \"manage_life:m_life_player\|temp\[4\]\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[4\]\[2\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[4][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp\[4\]\[0\] manage_life:m_life_player\|temp\[4\]\[0\]~_emulated manage_life:m_life_pc\|temp\[4\]\[2\]~15 " "Register \"manage_life:m_life_player\|temp\[4\]\[0\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp\[4\]\[0\]~_emulated\" and latch \"manage_life:m_life_pc\|temp\[4\]\[2\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp[4][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "manage_life:m_life_player\|temp_life\[2\] manage_life:m_life_player\|temp_life\[2\]~_emulated manage_life:m_life_pc\|temp_display_life\[5\]~15 " "Register \"manage_life:m_life_player\|temp_life\[2\]\" is converted into an equivalent circuit using register \"manage_life:m_life_player\|temp_life\[2\]~_emulated\" and latch \"manage_life:m_life_pc\|temp_display_life\[5\]~15\"" {  } { { "manage_life.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/manage_life.sv" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713491600431 "|battleship|manage_life:m_life_player|temp_life[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713491600431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_1 GND " "Pin \"led_1\" is stuck at GND" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713491606784 "|battleship|led_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_2 GND " "Pin \"led_2\" is stuck at GND" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713491606784 "|battleship|led_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_3 GND " "Pin \"led_3\" is stuck at GND" {  } { { "battleship.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_3/Battleship/battleship.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713491606784 "|battleship|led_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713491606784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713491607985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713491618956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713491619487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713491619487 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga:vv\|pll:vgapll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1713491619751 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1713491619751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2196 " "Implemented 2196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713491619930 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713491619930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2124 " "Implemented 2124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713491619930 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713491619930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713491619930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 866 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 866 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713491620030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:53:40 2024 " "Processing ended: Thu Apr 18 19:53:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713491620030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713491620030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713491620030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713491620030 ""}
