<a
  href="#"
  class="close-btn"
  id="close-btn"
  onclick="hideHtmlPopup(); return false;"
>
  <ion-icon name="close-circle-outline"></ion-icon>
</a>

<section class="popup-content-text">
  <h2 class="popup-title">Operational Transconductance Amplifier</h2>
  <hr class="popup-title-line" />

  <p>
    This is an assignment being done for
    <b>Analogue Integrated Circuit & Systems</b> module.
  </p>

  <h3>Specifications</h3>
  <ul>
    <li>• CMOS Process TSMC 0.18μm</li>
    <li>• Load capacitance (CL) 10nF</li>
    <li>• Supply voltage (VDD) ≤ 1.2V</li>
    <li>• DC power consumption (PDC) ≤ 130μW</li>
    <li>• Open loop gain (Av, OL) ≥ 80dB</li>
    <li>• Gain bandwidth product (GBW) ≥ 900kHz</li>
    <li>• Loop phase margin 60° - 80°</li>
    <li>• Slew rate ≥ 4mV/μ</li>
  </ul>

  <p>
    Emphasizes current mirror technique for stable biasing across MOS
    transistors, evaluates Figure-of-Merit (FoM) based on op-amp's gain, GBW,
    and power consumption. Design constraints include a maximum current of 108μA
    due to power and voltage limitations.
  </p>

  <img src="./assets/images/portfolio/mos_1.jpg" alt="mos Amp" loading="lazy" />
  <img src="./assets/images/portfolio/mos_2.jpg" alt="mos Amp" loading="lazy" />
  <img src="./assets/images/portfolio/mos_3.jpg" alt="mos Amp" loading="lazy" />
  <p>
    The design includes a stacking of differential amplifier at the first stage
    and apply a buffer stage as the output stage.
  </p>

  <p>
    The project repo can be found on
    <a
      href="https://github.com/ZephyrY7/uni_work/tree/main/a%26d_circuit/analogue"
      target="_blank"
      style="display: inline"
      >analogue circuit</a
    >.
  </p>
</section>
