% RTL-level or low-level simulation papers

@INPROCEEDINGS{umoc,
  author={Jiang, Shunning and Ou, Yanghui and Pan, Peitian and Batten, Christopher},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)},
  title={UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling},
  year={2021},
  volume={},
  number={},
  pages={883-888},
  doi={10.1109/DAC18074.2021.9586130}
}

@inproceedings{cider,
  author = {Berlstein, Griffin and Nigam, Rachit and Gyurgyik, Christophe and Sampson, Adrian},
  title = {Stepwise Debugging for Hardware Accelerators},
  year = {2023},
  isbn = {9781450399166},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3575693.3575717},
  doi = {10.1145/3575693.3575717},
  booktitle = {Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2},
  pages = {778â€“790},
  numpages = {13},
  keywords = {Intermediate Language, Debugging, Accelerator Simulation, Accelerator Design},
  location = {Vancouver, BC, Canada},
  series = {ASPLOS 2023}
}

@misc{esi,
  title={Elastic Silicon Interconnects: Abstracting Communication in Accelerator Design},
  author={John Demme},
  year={2021},
  eprint={2111.06584},
  archivePrefix={arXiv},
  primaryClass={cs.AR}
}

%% Testbench APIs

@misc{chiseltest,
  author = {Lin, Richard},
  title = {chiseltest - The official testing library for Chisel circuits.},
  howpublished = {\url{https://github.com/ucb-bar/chiseltest}}
}

@inproceedings{cocotb,
  title={Cocotb - a Python-based digital logic verification framework},
  author={Rosser, Benjamin John},
  booktitle={Micro-electronics Section seminar},
  year={2018},
  organization={CERN, Geneva, Switzerland}
}

@misc{hardcaml_step_testbench,
  author = {Jane Street},
  title = {hardcaml{\_}step{\_}testbench: Hardcaml Testbench Monad},
  howpublished = {\url{https://github.com/janestreet/hardcaml_step_testbench}}
}
