{
  "design": {
    "design_info": {
      "boundary_crc": "0x960A817B960A817B",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_10_smart_rgb_top.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1"
    },
    "design_tree": {
      "lighting_controller_0": "",
      "ws2812_chain_0": "",
      "system_controller_0": "",
      "i2c_subsystem_0": "",
      "i2c_master_0": "",
      "bh1750_client_0": "",
      "lm75_client_0": "",
      "lcd_i2c_manager_0": "",
      "i2c_arbiter_0": "",
      "ws2812_driver_0": "",
      "lcd_byte_send_0": "",
      "lcd_controller_0": ""
    },
    "ports": {
      "i2c_sda_0": {
        "direction": "IO"
      },
      "i2c_scl_0": {
        "direction": "O"
      },
      "data_out_0": {
        "direction": "O"
      }
    },
    "components": {
      "lighting_controller_0": {
        "vlnv": "xilinx.com:module_ref:lighting_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lighting_controller_0_0",
        "xci_path": "ip\\design_1_lighting_controller_0_0\\design_1_lighting_controller_0_0.xci",
        "inst_hier_path": "lighting_controller_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lighting_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "brightness_level": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "base_rgb": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "led_data": {
            "direction": "O",
            "left": "383",
            "right": "0"
          },
          "ws_start": {
            "direction": "O"
          }
        }
      },
      "ws2812_chain_0": {
        "vlnv": "xilinx.com:module_ref:ws2812_chain:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ws2812_chain_0_0",
        "xci_path": "ip\\design_1_ws2812_chain_0_0\\design_1_ws2812_chain_0_0.xci",
        "inst_hier_path": "ws2812_chain_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ws2812_chain",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "led_data": {
            "direction": "I",
            "left": "383",
            "right": "0"
          },
          "data_out": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "system_controller_0": {
        "vlnv": "xilinx.com:module_ref:system_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_system_controller_0_1",
        "xci_path": "ip\\design_1_system_controller_0_1\\design_1_system_controller_0_1.xci",
        "inst_hier_path": "system_controller_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "system_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "lux_value": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "lux_valid": {
            "direction": "I"
          },
          "temp_value": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "temp_valid": {
            "direction": "I"
          },
          "lcd_update_req": {
            "direction": "O"
          },
          "lcd_update_done": {
            "direction": "I"
          },
          "line1_text": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "line2_text": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "brightness_level": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "base_rgb": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "i2c_subsystem_0": {
        "vlnv": "xilinx.com:module_ref:i2c_subsystem:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_i2c_subsystem_0_0",
        "xci_path": "ip\\design_1_i2c_subsystem_0_0\\design_1_i2c_subsystem_0_0.xci",
        "inst_hier_path": "i2c_subsystem_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_subsystem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i2c_sda": {
            "direction": "IO"
          },
          "i2c_scl": {
            "direction": "O"
          },
          "lux_value": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "lux_valid": {
            "direction": "O"
          },
          "temp_value": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "temp_valid": {
            "direction": "O"
          },
          "lcd_update_req": {
            "direction": "I"
          },
          "lcd_update_done": {
            "direction": "O"
          },
          "line1_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "line2_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          }
        }
      },
      "i2c_master_0": {
        "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_i2c_master_0_0",
        "xci_path": "ip\\design_1_i2c_master_0_0\\design_1_i2c_master_0_0.xci",
        "inst_hier_path": "i2c_master_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "rw": {
            "direction": "I"
          },
          "dev_addr": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "busy": {
            "direction": "O"
          },
          "ack_error": {
            "direction": "O"
          },
          "i2c_sda": {
            "direction": "IO"
          },
          "i2c_scl": {
            "direction": "O"
          }
        }
      },
      "bh1750_client_0": {
        "vlnv": "xilinx.com:module_ref:bh1750_client:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_bh1750_client_0_0",
        "xci_path": "ip\\design_1_bh1750_client_0_0\\design_1_bh1750_client_0_0.xci",
        "inst_hier_path": "bh1750_client_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bh1750_client",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "lux_value": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "lux_valid": {
            "direction": "O"
          },
          "i2c_req": {
            "direction": "O"
          },
          "i2c_rw": {
            "direction": "O"
          },
          "i2c_dev_addr": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "i2c_tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i2c_rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i2c_busy": {
            "direction": "I"
          },
          "i2c_done": {
            "direction": "I"
          },
          "i2c_ack_error": {
            "direction": "I"
          }
        }
      },
      "lm75_client_0": {
        "vlnv": "xilinx.com:module_ref:lm75_client:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lm75_client_0_0",
        "xci_path": "ip\\design_1_lm75_client_0_0\\design_1_lm75_client_0_0.xci",
        "inst_hier_path": "lm75_client_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lm75_client",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "temp_value": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "temp_valid": {
            "direction": "O"
          },
          "i2c_req": {
            "direction": "O"
          },
          "i2c_rw": {
            "direction": "O"
          },
          "i2c_dev_addr": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "i2c_tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i2c_rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i2c_busy": {
            "direction": "I"
          },
          "i2c_done": {
            "direction": "I"
          },
          "i2c_ack_error": {
            "direction": "I"
          }
        }
      },
      "lcd_i2c_manager_0": {
        "vlnv": "xilinx.com:module_ref:lcd_i2c_manager:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lcd_i2c_manager_0_0",
        "xci_path": "ip\\design_1_lcd_i2c_manager_0_0\\design_1_lcd_i2c_manager_0_0.xci",
        "inst_hier_path": "lcd_i2c_manager_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_i2c_manager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "lcd_update_req": {
            "direction": "I"
          },
          "lcd_update_done": {
            "direction": "O"
          },
          "line1_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "line2_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "i2c_req": {
            "direction": "O"
          },
          "i2c_rw": {
            "direction": "O"
          },
          "i2c_dev_addr": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "i2c_tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i2c_rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i2c_busy": {
            "direction": "I"
          },
          "i2c_done": {
            "direction": "I"
          },
          "i2c_ack_error": {
            "direction": "I"
          }
        }
      },
      "i2c_arbiter_0": {
        "vlnv": "xilinx.com:module_ref:i2c_arbiter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_i2c_arbiter_0_0",
        "xci_path": "ip\\design_1_i2c_arbiter_0_0\\design_1_i2c_arbiter_0_0.xci",
        "inst_hier_path": "i2c_arbiter_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2c_arbiter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "c0_req": {
            "direction": "I"
          },
          "c0_rw": {
            "direction": "I"
          },
          "c0_dev_addr": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "c0_tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "c0_rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "c0_busy": {
            "direction": "O"
          },
          "c0_done": {
            "direction": "O"
          },
          "c0_ack_error": {
            "direction": "O"
          },
          "c1_req": {
            "direction": "I"
          },
          "c1_rw": {
            "direction": "I"
          },
          "c1_dev_addr": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "c1_tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "c1_rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "c1_busy": {
            "direction": "O"
          },
          "c1_done": {
            "direction": "O"
          },
          "c1_ack_error": {
            "direction": "O"
          },
          "c2_req": {
            "direction": "I"
          },
          "c2_rw": {
            "direction": "I"
          },
          "c2_dev_addr": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "c2_tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "c2_rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "c2_busy": {
            "direction": "O"
          },
          "c2_done": {
            "direction": "O"
          },
          "c2_ack_error": {
            "direction": "O"
          },
          "m_start": {
            "direction": "O"
          },
          "m_rw": {
            "direction": "O"
          },
          "m_dev_addr": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "m_tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "m_rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "m_busy": {
            "direction": "I"
          },
          "m_ack_error": {
            "direction": "I"
          }
        }
      },
      "ws2812_driver_0": {
        "vlnv": "xilinx.com:module_ref:ws2812_driver:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_ws2812_driver_0_2",
        "xci_path": "ip\\design_1_ws2812_driver_0_2\\design_1_ws2812_driver_0_2.xci",
        "inst_hier_path": "ws2812_driver_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ws2812_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "color": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "data_out": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "lcd_byte_send_0": {
        "vlnv": "xilinx.com:module_ref:lcd_byte_send:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lcd_byte_send_0_0",
        "xci_path": "ip\\design_1_lcd_byte_send_0_0\\design_1_lcd_byte_send_0_0.xci",
        "inst_hier_path": "lcd_byte_send_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_byte_send",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "lcd_byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rs": {
            "direction": "I"
          },
          "busy": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "i2c_start": {
            "direction": "O"
          },
          "i2c_dev_addr": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "i2c_tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i2c_busy": {
            "direction": "I"
          },
          "i2c_ack_error": {
            "direction": "I"
          }
        }
      },
      "lcd_controller_0": {
        "vlnv": "xilinx.com:module_ref:lcd_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_lcd_controller_0_0",
        "xci_path": "ip\\design_1_lcd_controller_0_0\\design_1_lcd_controller_0_0.xci",
        "inst_hier_path": "lcd_controller_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "update_req": {
            "direction": "I"
          },
          "update_done": {
            "direction": "O"
          },
          "line1_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "line2_text": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "lbyte_start": {
            "direction": "O"
          },
          "lbyte_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "lbyte_rs": {
            "direction": "O"
          },
          "lbyte_busy": {
            "direction": "I"
          },
          "lbyte_done": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "i2c_sda_0",
          "i2c_subsystem_0/i2c_sda"
        ]
      },
      "Net1": {
        "ports": [
          "lcd_i2c_manager_0/line1_text",
          "lcd_controller_0/line1_text"
        ]
      },
      "Net2": {
        "ports": [
          "lcd_i2c_manager_0/line2_text",
          "lcd_controller_0/line2_text"
        ]
      },
      "Net3": {
        "ports": [
          "lcd_i2c_manager_0/lcd_update_req",
          "lcd_controller_0/update_req"
        ]
      },
      "bh1750_client_0_i2c_dev_addr": {
        "ports": [
          "bh1750_client_0/i2c_dev_addr",
          "i2c_arbiter_0/c0_dev_addr"
        ]
      },
      "bh1750_client_0_i2c_req": {
        "ports": [
          "bh1750_client_0/i2c_req",
          "i2c_arbiter_0/c0_req"
        ]
      },
      "bh1750_client_0_i2c_rw": {
        "ports": [
          "bh1750_client_0/i2c_rw",
          "i2c_arbiter_0/c0_rw"
        ]
      },
      "bh1750_client_0_i2c_tx_data": {
        "ports": [
          "bh1750_client_0/i2c_tx_data",
          "i2c_arbiter_0/c0_tx_data"
        ]
      },
      "i2c_arbiter_0_c0_ack_error": {
        "ports": [
          "i2c_arbiter_0/c0_ack_error",
          "bh1750_client_0/i2c_ack_error"
        ]
      },
      "i2c_arbiter_0_c0_busy": {
        "ports": [
          "i2c_arbiter_0/c0_busy",
          "bh1750_client_0/i2c_busy"
        ]
      },
      "i2c_arbiter_0_c0_done": {
        "ports": [
          "i2c_arbiter_0/c0_done",
          "bh1750_client_0/i2c_done"
        ]
      },
      "i2c_arbiter_0_c0_rx_data": {
        "ports": [
          "i2c_arbiter_0/c0_rx_data",
          "bh1750_client_0/i2c_rx_data"
        ]
      },
      "i2c_arbiter_0_c1_ack_error": {
        "ports": [
          "i2c_arbiter_0/c1_ack_error",
          "lm75_client_0/i2c_ack_error"
        ]
      },
      "i2c_arbiter_0_c1_busy": {
        "ports": [
          "i2c_arbiter_0/c1_busy",
          "lm75_client_0/i2c_busy"
        ]
      },
      "i2c_arbiter_0_c1_done": {
        "ports": [
          "i2c_arbiter_0/c1_done",
          "lm75_client_0/i2c_done"
        ]
      },
      "i2c_arbiter_0_c1_rx_data": {
        "ports": [
          "i2c_arbiter_0/c1_rx_data",
          "lm75_client_0/i2c_rx_data"
        ]
      },
      "i2c_arbiter_0_c2_ack_error": {
        "ports": [
          "i2c_arbiter_0/c2_ack_error",
          "lcd_i2c_manager_0/i2c_ack_error",
          "lcd_byte_send_0/i2c_ack_error"
        ]
      },
      "i2c_arbiter_0_c2_busy": {
        "ports": [
          "i2c_arbiter_0/c2_busy",
          "lcd_i2c_manager_0/i2c_busy",
          "lcd_byte_send_0/i2c_busy"
        ]
      },
      "i2c_arbiter_0_c2_done": {
        "ports": [
          "i2c_arbiter_0/c2_done",
          "lcd_i2c_manager_0/i2c_done"
        ]
      },
      "i2c_arbiter_0_c2_rx_data": {
        "ports": [
          "i2c_arbiter_0/c2_rx_data",
          "lcd_i2c_manager_0/i2c_rx_data"
        ]
      },
      "i2c_arbiter_0_m_dev_addr": {
        "ports": [
          "i2c_arbiter_0/m_dev_addr",
          "i2c_master_0/dev_addr"
        ]
      },
      "i2c_arbiter_0_m_rw": {
        "ports": [
          "i2c_arbiter_0/m_rw",
          "i2c_master_0/rw"
        ]
      },
      "i2c_arbiter_0_m_start": {
        "ports": [
          "i2c_arbiter_0/m_start",
          "i2c_master_0/start"
        ]
      },
      "i2c_arbiter_0_m_tx_data": {
        "ports": [
          "i2c_arbiter_0/m_tx_data",
          "i2c_master_0/tx_data"
        ]
      },
      "i2c_master_0_ack_error": {
        "ports": [
          "i2c_master_0/ack_error",
          "i2c_arbiter_0/m_ack_error"
        ]
      },
      "i2c_master_0_busy": {
        "ports": [
          "i2c_master_0/busy",
          "i2c_arbiter_0/m_busy"
        ]
      },
      "i2c_master_0_rx_data": {
        "ports": [
          "i2c_master_0/rx_data",
          "i2c_arbiter_0/m_rx_data"
        ]
      },
      "i2c_subsystem_0_i2c_scl": {
        "ports": [
          "i2c_subsystem_0/i2c_scl",
          "i2c_scl_0"
        ]
      },
      "i2c_subsystem_0_lcd_update_done": {
        "ports": [
          "i2c_subsystem_0/lcd_update_done",
          "system_controller_0/lcd_update_done"
        ]
      },
      "i2c_subsystem_0_lux_valid": {
        "ports": [
          "i2c_subsystem_0/lux_valid",
          "system_controller_0/lux_valid"
        ]
      },
      "i2c_subsystem_0_lux_value": {
        "ports": [
          "i2c_subsystem_0/lux_value",
          "system_controller_0/lux_value"
        ]
      },
      "i2c_subsystem_0_temp_valid": {
        "ports": [
          "i2c_subsystem_0/temp_valid",
          "system_controller_0/temp_valid"
        ]
      },
      "i2c_subsystem_0_temp_value": {
        "ports": [
          "i2c_subsystem_0/temp_value",
          "system_controller_0/temp_value"
        ]
      },
      "lcd_byte_send_0_busy": {
        "ports": [
          "lcd_byte_send_0/busy",
          "lcd_controller_0/lbyte_busy"
        ]
      },
      "lcd_byte_send_0_done": {
        "ports": [
          "lcd_byte_send_0/done",
          "lcd_controller_0/lbyte_done"
        ]
      },
      "lcd_controller_0_lbyte_data": {
        "ports": [
          "lcd_controller_0/lbyte_data",
          "lcd_byte_send_0/lcd_byte"
        ]
      },
      "lcd_controller_0_lbyte_rs": {
        "ports": [
          "lcd_controller_0/lbyte_rs",
          "lcd_byte_send_0/rs"
        ]
      },
      "lcd_controller_0_lbyte_start": {
        "ports": [
          "lcd_controller_0/lbyte_start",
          "lcd_byte_send_0/start"
        ]
      },
      "lcd_i2c_manager_0_i2c_dev_addr": {
        "ports": [
          "lcd_i2c_manager_0/i2c_dev_addr",
          "i2c_arbiter_0/c2_dev_addr"
        ]
      },
      "lcd_i2c_manager_0_i2c_req": {
        "ports": [
          "lcd_i2c_manager_0/i2c_req",
          "i2c_arbiter_0/c2_req"
        ]
      },
      "lcd_i2c_manager_0_i2c_rw": {
        "ports": [
          "lcd_i2c_manager_0/i2c_rw",
          "i2c_arbiter_0/c2_rw"
        ]
      },
      "lcd_i2c_manager_0_i2c_tx_data": {
        "ports": [
          "lcd_i2c_manager_0/i2c_tx_data",
          "i2c_arbiter_0/c2_tx_data"
        ]
      },
      "lighting_controller_0_led_data": {
        "ports": [
          "lighting_controller_0/led_data",
          "ws2812_chain_0/led_data"
        ]
      },
      "lighting_controller_0_ws_start": {
        "ports": [
          "lighting_controller_0/ws_start",
          "ws2812_chain_0/start"
        ]
      },
      "lm75_client_0_i2c_dev_addr": {
        "ports": [
          "lm75_client_0/i2c_dev_addr",
          "i2c_arbiter_0/c1_dev_addr"
        ]
      },
      "lm75_client_0_i2c_req": {
        "ports": [
          "lm75_client_0/i2c_req",
          "i2c_arbiter_0/c1_req"
        ]
      },
      "lm75_client_0_i2c_rw": {
        "ports": [
          "lm75_client_0/i2c_rw",
          "i2c_arbiter_0/c1_rw"
        ]
      },
      "lm75_client_0_i2c_tx_data": {
        "ports": [
          "lm75_client_0/i2c_tx_data",
          "i2c_arbiter_0/c1_tx_data"
        ]
      },
      "system_controller_0_base_rgb": {
        "ports": [
          "system_controller_0/base_rgb",
          "lighting_controller_0/base_rgb"
        ]
      },
      "system_controller_0_brightness_level": {
        "ports": [
          "system_controller_0/brightness_level",
          "lighting_controller_0/brightness_level"
        ]
      },
      "system_controller_0_lcd_update_req": {
        "ports": [
          "system_controller_0/lcd_update_req",
          "i2c_subsystem_0/lcd_update_req"
        ]
      },
      "system_controller_0_line1_text": {
        "ports": [
          "system_controller_0/line1_text",
          "i2c_subsystem_0/line1_text"
        ]
      },
      "system_controller_0_line2_text": {
        "ports": [
          "system_controller_0/line2_text",
          "i2c_subsystem_0/line2_text"
        ]
      },
      "ws2812_driver_0_data_out": {
        "ports": [
          "ws2812_driver_0/data_out",
          "data_out_0"
        ]
      }
    }
  }
}