Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 12 20:17:03 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file PWM_IP_BD_wrapper_timing_summary_routed.rpt -pb PWM_IP_BD_wrapper_timing_summary_routed.pb -rpx PWM_IP_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_IP_BD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.313        0.000                      0                 2130        0.055        0.000                      0                 2130        9.020        0.000                       0                   928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.313        0.000                      0                 2130        0.055        0.000                      0                 2130        9.020        0.000                       0                   928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.691ns (47.169%)  route 3.014ns (52.831%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.255     9.519    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[28]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 13.313    

Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.691ns (47.169%)  route 3.014ns (52.831%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.255     9.519    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[29]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 13.313    

Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.691ns (47.169%)  route 3.014ns (52.831%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.255     9.519    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[30]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 13.313    

Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.691ns (47.169%)  route 3.014ns (52.831%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.255     9.519    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y49         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[31]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 13.313    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.691ns (48.221%)  route 2.890ns (51.779%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.131     9.394    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.504    23.354    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[4]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.618    22.831    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.691ns (48.221%)  route 2.890ns (51.779%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.131     9.394    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.504    23.354    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[5]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.618    22.831    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.691ns (48.221%)  route 2.890ns (51.779%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.131     9.394    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.504    23.354    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[6]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.618    22.831    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[6]
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.691ns (48.221%)  route 2.890ns (51.779%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.131     9.394    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.504    23.354    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[7]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.618    22.831    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[7]
  -------------------------------------------------------------------
                         required time                         22.831    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.691ns (48.480%)  route 2.860ns (51.520%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.101     9.365    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y48         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[24]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 13.467    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.691ns (48.480%)  route 2.860ns (51.520%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.814ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.682     3.814    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y40         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     4.270 f  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=3, routed)           0.962     5.232    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/slv_reg5[6]
    SLICE_X12Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.356 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.356    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_i_3_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.889 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.889    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.006 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.006    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.123 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.123    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.240 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.240    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__3_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.357 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.357    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__4_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.596 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01_carry__5/O[2]
                         net (fo=1, routed)           0.797     7.393    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter01[27]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.301     7.694 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.694    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1_i_2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.264 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter00_carry__1/CO[2]
                         net (fo=33, routed)          1.101     9.365    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/clear
    SLICE_X14Y48         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         1.505    23.355    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y48         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[25]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.618    22.832    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/r_clk_counter0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.832    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 13.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.584     1.503    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.754    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.852     1.890    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.373     1.516    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.699    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.230ns (53.432%)  route 0.200ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.563     1.482    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y49         FDSE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDSE (Prop_fdse_C_Q)         0.128     1.610 r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.200     1.811    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en
    SLICE_X22Y50         LUT4 (Prop_lut4_I0_O)        0.102     1.913 r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/p_3_out[0]
    SLICE_X22Y50         FDRE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.826     1.864    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y50         FDRE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.118     1.746    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.107     1.853    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.702%)  route 0.194ns (60.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.580     1.499    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.822    PWM_IP_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.895     1.933    PWM_IP_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.762    PWM_IP_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.105%)  route 0.200ns (46.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.563     1.482    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y49         FDSE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDSE (Prop_fdse_C_Q)         0.128     1.610 r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.200     1.811    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en
    SLICE_X22Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.910 r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.826     1.864    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y50         FDRE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.118     1.746    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.091     1.837    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.569     1.488    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y48          FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.110     1.762    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X8Y47          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.837     1.875    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.370     1.504    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.687    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.568     1.487    PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y43         FDRE                                         r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.134     1.785    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y43          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.836     1.874    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.522    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.705    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.557     1.476    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y50         FDRE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.265     1.883    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.928    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X22Y49         FDSE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.831     1.869    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y49         FDSE                                         r  PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.118     1.751    
    SLICE_X22Y49         FDSE (Hold_fdse_C_D)         0.091     1.842    PWM_IP_BD_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.213ns (46.721%)  route 0.243ns (53.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.588     1.507    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.243     1.914    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.049     1.963 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.963    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.849     1.887    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.876    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.664%)  route 0.203ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.569     1.488    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X6Y48          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.203     1.856    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X6Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.832     1.870    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X6Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X6Y50          FDRE (Hold_fdre_C_R)         0.009     1.761    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.664%)  route 0.203ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.569     1.488    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X6Y48          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.203     1.856    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X6Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    PWM_IP_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=908, routed)         0.832     1.870    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X6Y50          FDRE                                         r  PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X6Y50          FDRE (Hold_fdre_C_R)         0.009     1.761    PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PWM_IP_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  PWM_IP_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/sclk0/I0
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y49     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y38     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y38     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y38     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y38     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y39     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45     PWM_IP_BD_i/PWM_DRIVER_1/inst/PWM_DRIVER_v2_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y49    PWM_IP_BD_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y46     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y48     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     PWM_IP_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



