\hypertarget{class_i2c_master_base}{}\section{I2c\+Master\+Base Class Reference}
\label{class_i2c_master_base}\index{I2c\+Master\+Base@{I2c\+Master\+Base}}


Base class for \hyperlink{class_soft_i2c_master}{Soft\+I2c\+Master} and Twi\+Master.  




{\ttfamily \#include $<$I2c\+Master.\+h$>$}

Inheritance diagram for I2c\+Master\+Base\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_i2c_master_base}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual uint8\+\_\+t \hyperlink{class_i2c_master_base_ab0642665deb11295592d3e46c8baaefa}{read} (uint8\+\_\+t last)=0
\item 
virtual bool \hyperlink{class_i2c_master_base_a3ccb7274e45f8842f5748d5ae9931dd0}{restart} (uint8\+\_\+t address\+R\+W)=0
\item 
virtual bool \hyperlink{class_i2c_master_base_adf5e98b79dec8f7b5a43c2ec8f2f9f7a}{start} (uint8\+\_\+t address\+R\+W)=0
\item 
virtual void \hyperlink{class_i2c_master_base_a0c4f54aea3b04ed699efc0fa684712c7}{stop} (void)=0
\item 
virtual bool \hyperlink{class_i2c_master_base_aee4d48385a72b48a0a452ecfc2cd7fc0}{write} (uint8\+\_\+t data)=0
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Base class for \hyperlink{class_soft_i2c_master}{Soft\+I2c\+Master} and Twi\+Master. 

\subsection{Member Function Documentation}
\hypertarget{class_i2c_master_base_ab0642665deb11295592d3e46c8baaefa}{}\index{I2c\+Master\+Base@{I2c\+Master\+Base}!read@{read}}
\index{read@{read}!I2c\+Master\+Base@{I2c\+Master\+Base}}
\subsubsection[{read}]{\setlength{\rightskip}{0pt plus 5cm}virtual uint8\+\_\+t I2c\+Master\+Base\+::read (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{last}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{class_i2c_master_base_ab0642665deb11295592d3e46c8baaefa}
Read a byte 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em last} & send Ack if last is false else Nak to terminate read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
byte read from I2\+C bus 
\end{DoxyReturn}


Implemented in \hyperlink{class_soft_i2c_master_a56993378a66a702113eef640d8c82ea9}{Soft\+I2c\+Master}.

\hypertarget{class_i2c_master_base_a3ccb7274e45f8842f5748d5ae9931dd0}{}\index{I2c\+Master\+Base@{I2c\+Master\+Base}!restart@{restart}}
\index{restart@{restart}!I2c\+Master\+Base@{I2c\+Master\+Base}}
\subsubsection[{restart}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool I2c\+Master\+Base\+::restart (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{address\+R\+W}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{class_i2c_master_base_a3ccb7274e45f8842f5748d5ae9931dd0}
Send new address and read/write bit without sending a stop. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em address\+R\+W} & i2c address with read/write bit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true for success false for failure 
\end{DoxyReturn}


Implemented in \hyperlink{class_soft_i2c_master_a4ec0db661a654943888df023b233bcc5}{Soft\+I2c\+Master}.

\hypertarget{class_i2c_master_base_adf5e98b79dec8f7b5a43c2ec8f2f9f7a}{}\index{I2c\+Master\+Base@{I2c\+Master\+Base}!start@{start}}
\index{start@{start}!I2c\+Master\+Base@{I2c\+Master\+Base}}
\subsubsection[{start}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool I2c\+Master\+Base\+::start (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{address\+R\+W}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{class_i2c_master_base_adf5e98b79dec8f7b5a43c2ec8f2f9f7a}
Issue a start condition 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em address\+R\+W} & i2c address with read/write bit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true for success false for failure 
\end{DoxyReturn}


Implemented in \hyperlink{class_soft_i2c_master_a66a6298702caed4f52537ef372307699}{Soft\+I2c\+Master}.

\hypertarget{class_i2c_master_base_a0c4f54aea3b04ed699efc0fa684712c7}{}\index{I2c\+Master\+Base@{I2c\+Master\+Base}!stop@{stop}}
\index{stop@{stop}!I2c\+Master\+Base@{I2c\+Master\+Base}}
\subsubsection[{stop}]{\setlength{\rightskip}{0pt plus 5cm}virtual void I2c\+Master\+Base\+::stop (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{class_i2c_master_base_a0c4f54aea3b04ed699efc0fa684712c7}
Issue a stop condition. 

Implemented in \hyperlink{class_soft_i2c_master_ad8f52e1cbf15894472881afe439afa02}{Soft\+I2c\+Master}.

\hypertarget{class_i2c_master_base_aee4d48385a72b48a0a452ecfc2cd7fc0}{}\index{I2c\+Master\+Base@{I2c\+Master\+Base}!write@{write}}
\index{write@{write}!I2c\+Master\+Base@{I2c\+Master\+Base}}
\subsubsection[{write}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool I2c\+Master\+Base\+::write (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{data}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\label{class_i2c_master_base_aee4d48385a72b48a0a452ecfc2cd7fc0}
Write a byte 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em data} & byte to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true for Ack or false for Nak 
\end{DoxyReturn}


Implemented in \hyperlink{class_soft_i2c_master_abcce5d83ae63dc61c2662be4a934d083}{Soft\+I2c\+Master}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Wiring/\hyperlink{_i2c_master_8h}{I2c\+Master.\+h}\end{DoxyCompactItemize}
