

================================================================
== Vivado HLS Report for 'k2c_bias_add'
================================================================
* Date:           Tue Apr 23 22:36:28 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.589|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %b_numel_read)"   --->   Operation 15 'read' 'b_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_numel_read_7 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)"   --->   Operation 16 'read' 'A_numel_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1767]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_36, %4 ]"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %i, %A_numel_read_7" [Group_5/sample.c:1767]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %5" [Group_5/sample.c:1767]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i64 %i to i3" [Group_5/sample.c:1767]   --->   Operation 21 'trunc' 'tmp_94' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1768]   --->   Operation 22 'br' <Predicate = (tmp)> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1773]   --->   Operation 23 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i64 [ %j_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i64 %j to i9" [Group_5/sample.c:1768]   --->   Operation 25 'trunc' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %j, %b_numel_read_3" [Group_5/sample.c:1768]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (2.99ns)   --->   "%j_3 = add i64 1, %j" [Group_5/sample.c:1768]   --->   Operation 27 'add' 'j_3' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [Group_5/sample.c:1768]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%dense_13_bias_array_s = getelementptr [128 x float]* @dense_13_bias_array, i64 0, i64 %j" [Group_5/sample.c:1770]   --->   Operation 29 'getelementptr' 'dense_13_bias_array_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770]   --->   Operation 30 'load' 'dense_13_bias_array_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i64 %j to i3" [Group_5/sample.c:1768]   --->   Operation 31 'trunc' 'tmp_96' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i64 %i to i9" [Group_5/sample.c:1767]   --->   Operation 32 'trunc' 'tmp_97' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%sum = add i9 %tmp_97, %tmp_95" [Group_5/sample.c:1767]   --->   Operation 33 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.34ns)   --->   "%arrayNo_trunc = add i3 %tmp_96, %tmp_94" [Group_5/sample.c:1768]   --->   Operation 34 'add' 'arrayNo_trunc' <Predicate = (!exitcond)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum, i32 3, i32 8)" [Group_5/sample.c:1767]   --->   Operation 35 'partselect' 'newIndex' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i6 %newIndex to i64" [Group_5/sample.c:1767]   --->   Operation 36 'zext' 'newIndex_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_array_0_addr = getelementptr [16 x float]* %A_array_0, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 37 'getelementptr' 'A_array_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_array_1_addr = getelementptr [16 x float]* %A_array_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 38 'getelementptr' 'A_array_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_array_2_addr = getelementptr [16 x float]* %A_array_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 39 'getelementptr' 'A_array_2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%A_array_3_addr = getelementptr [16 x float]* %A_array_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 40 'getelementptr' 'A_array_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%A_array_4_addr = getelementptr [16 x float]* %A_array_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 41 'getelementptr' 'A_array_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_array_5_addr = getelementptr [16 x float]* %A_array_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 42 'getelementptr' 'A_array_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%A_array_6_addr = getelementptr [16 x float]* %A_array_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 43 'getelementptr' 'A_array_6_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%A_array_7_addr = getelementptr [16 x float]* %A_array_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1770]   --->   Operation 44 'getelementptr' 'A_array_7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.75ns)   --->   "%A_array_0_load = load float* %A_array_0_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 45 'load' 'A_array_0_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [2/2] (1.75ns)   --->   "%A_array_1_load = load float* %A_array_1_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 46 'load' 'A_array_1_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [2/2] (1.75ns)   --->   "%A_array_2_load = load float* %A_array_2_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 47 'load' 'A_array_2_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%A_array_3_load = load float* %A_array_3_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 48 'load' 'A_array_3_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%A_array_4_load = load float* %A_array_4_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 49 'load' 'A_array_4_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 50 [2/2] (1.75ns)   --->   "%A_array_5_load = load float* %A_array_5_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 50 'load' 'A_array_5_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 51 [2/2] (1.75ns)   --->   "%A_array_6_load = load float* %A_array_6_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 51 'load' 'A_array_6_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 52 [2/2] (1.75ns)   --->   "%A_array_7_load = load float* %A_array_7_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 52 'load' 'A_array_7_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (2.99ns)   --->   "%i_36 = add i64 %i, %b_numel_read_3" [Group_5/sample.c:1767]   --->   Operation 53 'add' 'i_36' <Predicate = (exitcond)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1767]   --->   Operation 54 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 55 [1/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770]   --->   Operation 55 'load' 'dense_13_bias_array_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %arrayNo_trunc to i64" [Group_5/sample.c:1768]   --->   Operation 56 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (1.75ns)   --->   "%A_array_0_load = load float* %A_array_0_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 57 'load' 'A_array_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/2] (1.75ns)   --->   "%A_array_1_load = load float* %A_array_1_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 58 'load' 'A_array_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 59 [1/2] (1.75ns)   --->   "%A_array_2_load = load float* %A_array_2_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 59 'load' 'A_array_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/2] (1.75ns)   --->   "%A_array_3_load = load float* %A_array_3_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 60 'load' 'A_array_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 61 [1/2] (1.75ns)   --->   "%A_array_4_load = load float* %A_array_4_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 61 'load' 'A_array_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/2] (1.75ns)   --->   "%A_array_5_load = load float* %A_array_5_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 62 'load' 'A_array_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/2] (1.75ns)   --->   "%A_array_6_load = load float* %A_array_6_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 63 'load' 'A_array_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/2] (1.75ns)   --->   "%A_array_7_load = load float* %A_array_7_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 64 'load' 'A_array_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (1.83ns)   --->   "%tmp_53 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_array_0_load, float %A_array_1_load, float %A_array_2_load, float %A_array_3_load, float %A_array_4_load, float %A_array_5_load, float %A_array_6_load, float %A_array_7_load, i64 %arrayNo)" [Group_5/sample.c:1770]   --->   Operation 65 'mux' 'tmp_53' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 66 [9/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 66 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.51>
ST_6 : Operation 67 [8/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 67 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 68 [7/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 68 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.51>
ST_8 : Operation 69 [6/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 69 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.51>
ST_9 : Operation 70 [5/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 70 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 71 [4/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 71 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.51>
ST_11 : Operation 72 [3/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 72 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.51>
ST_12 : Operation 73 [2/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 73 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 74 [1/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_53, %dense_13_bias_array_1" [Group_5/sample.c:1770]   --->   Operation 74 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (1.21ns)   --->   "switch i3 %arrayNo_trunc, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [Group_5/sample.c:1770]   --->   Operation 75 'switch' <Predicate = true> <Delay = 1.21>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 76 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_6_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 76 'store' <Predicate = (arrayNo_trunc == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 77 'br' <Predicate = (arrayNo_trunc == 6)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_5_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 78 'store' <Predicate = (arrayNo_trunc == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 79 'br' <Predicate = (arrayNo_trunc == 5)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_4_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 80 'store' <Predicate = (arrayNo_trunc == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 81 'br' <Predicate = (arrayNo_trunc == 4)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_3_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 82 'store' <Predicate = (arrayNo_trunc == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 83 'br' <Predicate = (arrayNo_trunc == 3)> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_2_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 84 'store' <Predicate = (arrayNo_trunc == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 85 'br' <Predicate = (arrayNo_trunc == 2)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_1_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 86 'store' <Predicate = (arrayNo_trunc == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 87 'br' <Predicate = (arrayNo_trunc == 1)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_0_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 88 'store' <Predicate = (arrayNo_trunc == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 89 'br' <Predicate = (arrayNo_trunc == 0)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %A_array_7_addr, align 4" [Group_5/sample.c:1770]   --->   Operation 90 'store' <Predicate = (arrayNo_trunc == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1770]   --->   Operation 91 'br' <Predicate = (arrayNo_trunc == 7)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1768]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_array_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_13_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_numel_read_3        (read         ) [ 001111111111111]
A_numel_read_7        (read         ) [ 001111111111111]
StgValue_17           (br           ) [ 011111111111111]
i                     (phi          ) [ 001111111111111]
tmp                   (icmp         ) [ 001111111111111]
StgValue_20           (br           ) [ 000000000000000]
tmp_94                (trunc        ) [ 000111111111111]
StgValue_22           (br           ) [ 001111111111111]
StgValue_23           (ret          ) [ 000000000000000]
j                     (phi          ) [ 000100000000000]
tmp_95                (trunc        ) [ 000000000000000]
exitcond              (icmp         ) [ 001111111111111]
j_3                   (add          ) [ 001111111111111]
StgValue_28           (br           ) [ 000000000000000]
dense_13_bias_array_s (getelementptr) [ 000010000000000]
tmp_96                (trunc        ) [ 000000000000000]
tmp_97                (trunc        ) [ 000000000000000]
sum                   (add          ) [ 000000000000000]
arrayNo_trunc         (add          ) [ 000011111111111]
newIndex              (partselect   ) [ 000000000000000]
newIndex_cast         (zext         ) [ 000000000000000]
A_array_0_addr        (getelementptr) [ 000011111111111]
A_array_1_addr        (getelementptr) [ 000011111111111]
A_array_2_addr        (getelementptr) [ 000011111111111]
A_array_3_addr        (getelementptr) [ 000011111111111]
A_array_4_addr        (getelementptr) [ 000011111111111]
A_array_5_addr        (getelementptr) [ 000011111111111]
A_array_6_addr        (getelementptr) [ 000011111111111]
A_array_7_addr        (getelementptr) [ 000011111111111]
i_36                  (add          ) [ 011111111111111]
StgValue_54           (br           ) [ 011111111111111]
dense_13_bias_array_1 (load         ) [ 000001111111110]
arrayNo               (zext         ) [ 000000000000000]
A_array_0_load        (load         ) [ 000000000000000]
A_array_1_load        (load         ) [ 000000000000000]
A_array_2_load        (load         ) [ 000000000000000]
A_array_3_load        (load         ) [ 000000000000000]
A_array_4_load        (load         ) [ 000000000000000]
A_array_5_load        (load         ) [ 000000000000000]
A_array_6_load        (load         ) [ 000000000000000]
A_array_7_load        (load         ) [ 000000000000000]
tmp_53                (mux          ) [ 000001111111110]
tmp_s                 (fadd         ) [ 000000000000001]
StgValue_75           (switch       ) [ 000000000000000]
StgValue_76           (store        ) [ 000000000000000]
StgValue_77           (br           ) [ 000000000000000]
StgValue_78           (store        ) [ 000000000000000]
StgValue_79           (br           ) [ 000000000000000]
StgValue_80           (store        ) [ 000000000000000]
StgValue_81           (br           ) [ 000000000000000]
StgValue_82           (store        ) [ 000000000000000]
StgValue_83           (br           ) [ 000000000000000]
StgValue_84           (store        ) [ 000000000000000]
StgValue_85           (br           ) [ 000000000000000]
StgValue_86           (store        ) [ 000000000000000]
StgValue_87           (br           ) [ 000000000000000]
StgValue_88           (store        ) [ 000000000000000]
StgValue_89           (br           ) [ 000000000000000]
StgValue_90           (store        ) [ 000000000000000]
StgValue_91           (br           ) [ 000000000000000]
StgValue_92           (br           ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_array_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_numel_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_numel_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_13_bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="b_numel_read_3_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_numel_read_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="A_numel_read_7_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_numel_read_7/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dense_13_bias_array_s_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="64" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_bias_array_s/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_bias_array_1/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_array_0_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_0_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_array_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_1_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="A_array_2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_2_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_array_3_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_3_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_array_4_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_4_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_array_5_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_5_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_array_6_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_6_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_array_7_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_array_7_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_0_load/3 StgValue_88/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_1_load/3 StgValue_86/14 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_2_load/3 StgValue_84/14 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_3_load/3 StgValue_82/14 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_4_load/3 StgValue_80/14 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_5_load/3 StgValue_78/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_6_load/3 StgValue_76/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_array_7_load/3 StgValue_90/14 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="64" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_94_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_94/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_95_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="2"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_96_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_97_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_97/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sum_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="arrayNo_trunc_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="1"/>
<pin id="248" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayNo_trunc/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="newIndex_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="newIndex_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_36_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="64" slack="2"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_36/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="arrayNo_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_53_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="32" slack="0"/>
<pin id="285" dir="0" index="4" bw="32" slack="0"/>
<pin id="286" dir="0" index="5" bw="32" slack="0"/>
<pin id="287" dir="0" index="6" bw="32" slack="0"/>
<pin id="288" dir="0" index="7" bw="32" slack="0"/>
<pin id="289" dir="0" index="8" bw="32" slack="0"/>
<pin id="290" dir="0" index="9" bw="3" slack="0"/>
<pin id="291" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="b_numel_read_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2"/>
<pin id="304" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="b_numel_read_3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="A_numel_read_7_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_numel_read_7 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_94_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="dense_13_bias_array_s_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="1"/>
<pin id="331" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_bias_array_s "/>
</bind>
</comp>

<comp id="334" class="1005" name="arrayNo_trunc_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="1"/>
<pin id="336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo_trunc "/>
</bind>
</comp>

<comp id="339" class="1005" name="A_array_0_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_0_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="A_array_1_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_1_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="A_array_2_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_2_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="A_array_3_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_3_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="A_array_4_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_4_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="A_array_5_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_5_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="A_array_6_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_6_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="A_array_7_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_array_7_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_36_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="384" class="1005" name="dense_13_bias_array_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_bias_array_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_53_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_s_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="75" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="82" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="89" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="96" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="103" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="110" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="117" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="124" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="211"><net_src comp="183" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="183" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="195" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="195" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="195" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="195" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="179" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="216" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="231" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="239" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="276"><net_src comp="179" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="293"><net_src comp="131" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="294"><net_src comp="137" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="295"><net_src comp="143" pin="3"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="149" pin="3"/><net_sink comp="280" pin=4"/></net>

<net id="297"><net_src comp="155" pin="3"/><net_sink comp="280" pin=5"/></net>

<net id="298"><net_src comp="161" pin="3"/><net_sink comp="280" pin=6"/></net>

<net id="299"><net_src comp="167" pin="3"/><net_sink comp="280" pin=7"/></net>

<net id="300"><net_src comp="173" pin="3"/><net_sink comp="280" pin=8"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="280" pin=9"/></net>

<net id="305"><net_src comp="50" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="311"><net_src comp="56" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="319"><net_src comp="212" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="327"><net_src comp="225" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="332"><net_src comp="62" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="337"><net_src comp="245" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="342"><net_src comp="75" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="347"><net_src comp="82" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="352"><net_src comp="89" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="357"><net_src comp="96" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="362"><net_src comp="103" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="367"><net_src comp="110" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="372"><net_src comp="117" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="377"><net_src comp="124" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="382"><net_src comp="272" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="387"><net_src comp="69" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="392"><net_src comp="280" pin="10"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="397"><net_src comp="203" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="405"><net_src comp="394" pin="1"/><net_sink comp="173" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_array_0 | {14 }
	Port: A_array_1 | {14 }
	Port: A_array_2 | {14 }
	Port: A_array_3 | {14 }
	Port: A_array_4 | {14 }
	Port: A_array_5 | {14 }
	Port: A_array_6 | {14 }
	Port: A_array_7 | {14 }
 - Input state : 
	Port: k2c_bias_add : A_array_0 | {3 4 }
	Port: k2c_bias_add : A_array_1 | {3 4 }
	Port: k2c_bias_add : A_array_2 | {3 4 }
	Port: k2c_bias_add : A_array_3 | {3 4 }
	Port: k2c_bias_add : A_array_4 | {3 4 }
	Port: k2c_bias_add : A_array_5 | {3 4 }
	Port: k2c_bias_add : A_array_6 | {3 4 }
	Port: k2c_bias_add : A_array_7 | {3 4 }
	Port: k2c_bias_add : A_numel_read | {1 }
	Port: k2c_bias_add : b_numel_read | {1 }
	Port: k2c_bias_add : dense_13_bias_array | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_20 : 2
		tmp_94 : 1
	State 3
		tmp_95 : 1
		exitcond : 1
		j_3 : 1
		StgValue_28 : 2
		dense_13_bias_array_s : 1
		dense_13_bias_array_1 : 2
		tmp_96 : 1
		sum : 2
		arrayNo_trunc : 2
		newIndex : 3
		newIndex_cast : 4
		A_array_0_addr : 5
		A_array_1_addr : 5
		A_array_2_addr : 5
		A_array_3_addr : 5
		A_array_4_addr : 5
		A_array_5_addr : 5
		A_array_6_addr : 5
		A_array_7_addr : 5
		A_array_0_load : 6
		A_array_1_load : 6
		A_array_2_load : 6
		A_array_3_load : 6
		A_array_4_load : 6
		A_array_5_load : 6
		A_array_6_load : 6
		A_array_7_load : 6
	State 4
		tmp_53 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_203        |    2    |   324   |   236   |
|----------|---------------------------|---------|---------|---------|
|          |         j_3_fu_225        |    0    |    0    |    71   |
|    add   |         sum_fu_239        |    0    |    0    |    16   |
|          |    arrayNo_trunc_fu_245   |    0    |    0    |    12   |
|          |        i_36_fu_272        |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |         tmp_fu_207        |    0    |    0    |    29   |
|          |      exitcond_fu_220      |    0    |    0    |    29   |
|----------|---------------------------|---------|---------|---------|
|    mux   |       tmp_53_fu_280       |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|   read   | b_numel_read_3_read_fu_50 |    0    |    0    |    0    |
|          | A_numel_read_7_read_fu_56 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_94_fu_212       |    0    |    0    |    0    |
|   trunc  |       tmp_95_fu_216       |    0    |    0    |    0    |
|          |       tmp_96_fu_231       |    0    |    0    |    0    |
|          |       tmp_97_fu_235       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      newIndex_fu_250      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |    newIndex_cast_fu_260   |    0    |    0    |    0    |
|          |       arrayNo_fu_277      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   324   |   505   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    A_array_0_addr_reg_339   |    4   |
|    A_array_1_addr_reg_344   |    4   |
|    A_array_2_addr_reg_349   |    4   |
|    A_array_3_addr_reg_354   |    4   |
|    A_array_4_addr_reg_359   |    4   |
|    A_array_5_addr_reg_364   |    4   |
|    A_array_6_addr_reg_369   |    4   |
|    A_array_7_addr_reg_374   |    4   |
|    A_numel_read_7_reg_308   |   64   |
|    arrayNo_trunc_reg_334    |    3   |
|    b_numel_read_3_reg_302   |   64   |
|dense_13_bias_array_1_reg_384|   32   |
|dense_13_bias_array_s_reg_329|    7   |
|         i_36_reg_379        |   64   |
|          i_reg_179          |   64   |
|         j_3_reg_324         |   64   |
|          j_reg_191          |   64   |
|        tmp_53_reg_389       |   32   |
|        tmp_94_reg_316       |    3   |
|        tmp_s_reg_394        |   32   |
+-----------------------------+--------+
|            Total            |   525  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_179     |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   206  ||   13.5  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   324  |   505  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   90   |
|  Register |    -   |    -   |   525  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   13   |   849  |   595  |
+-----------+--------+--------+--------+--------+
