Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 16:49:08 2024
| Host         : LAPTOP-BVI3KI45 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_top_control_sets_placed.rpt
| Design       : UART_top
| Device       : xc7a35tl
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              49 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |            8 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                      Enable Signal                                     |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | UART_tx_inst/tx_clk_gen_inst/bps_clk_reg_0                                             | UART_rx_inst/rx_clk_gen_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | UART_rx_inst/rx_clk_gen_inst/E[0]                                                      | UART_rx_inst/rx_clk_gen_inst/rst_n |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | UART_rx_inst/rx_clk_gen_inst/sample_clk_reg_0[0]                                       | UART_rx_inst/rx_clk_gen_inst/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                        |                                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | UART_rx_inst/rx_clk_gen_inst/rx_done_reg[0]                                            | UART_rx_inst/rx_clk_gen_inst/rst_n |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | UART_tx_inst/tx_clk_gen_inst/E[0]                                                      | UART_rx_inst/rx_clk_gen_inst/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | UART_rx_inst/rx_clk_gen_inst/rst_n |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | UART_rx_inst/rx_clk_gen_inst/rst_n |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                                                                                        | UART_rx_inst/rx_clk_gen_inst/rst_n |               16 |             49 |         3.06 |
+----------------+----------------------------------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+


