{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493809974885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493809974952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  3 13:12:54 2017 " "Processing started: Wed May  3 13:12:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493809974952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809974952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809974953 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493809975182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_Bit_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Bit_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Clock_Edge.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Clock_Edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Audio_Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Audio_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809988895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809988895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_Audio_Example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE2_Audio_Example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Audio_Example-behaviour " "Found design unit 1: DE2_Audio_Example-behaviour" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809989316 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809989316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Audio_Example " "Elaborating entity \"DE2_Audio_Example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493809989378 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_Audio_Example.vhd(18) " "VHDL Signal Declaration warning at DE2_Audio_Example.vhd(18): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493809989380 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIN_DATA DE2_Audio_Example.vhd(21) " "VHDL Signal Declaration warning at DE2_Audio_Example.vhd(21): used implicit default value for signal \"SIN_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493809989381 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_channel_audio_in DE2_Audio_Example.vhd(49) " "Verilog HDL or VHDL warning at DE2_Audio_Example.vhd(49): object \"left_channel_audio_in\" assigned a value but never read" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493809989381 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_channel_audio_in DE2_Audio_Example.vhd(50) " "Verilog HDL or VHDL warning at DE2_Audio_Example.vhd(50): object \"right_channel_audio_in\" assigned a value but never read" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493809989381 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "KEY DE2_Audio_Example.vhd(83) " "VHDL warning at DE2_Audio_Example.vhd(83): sensitivity list already contains KEY" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989381 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_step DE2_Audio_Example.vhd(88) " "VHDL Process Statement warning at DE2_Audio_Example.vhd(88): signal \"clk_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493809989381 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_step DE2_Audio_Example.vhd(91) " "VHDL Process Statement warning at DE2_Audio_Example.vhd(91): signal \"clk_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493809989382 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_step DE2_Audio_Example.vhd(94) " "VHDL Process Statement warning at DE2_Audio_Example.vhd(94): signal \"clk_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493809989382 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_step DE2_Audio_Example.vhd(97) " "VHDL Process Statement warning at DE2_Audio_Example.vhd(97): signal \"clk_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493809989382 "|DE2_Audio_Example"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_step DE2_Audio_Example.vhd(83) " "VHDL Process Statement warning at DE2_Audio_Example.vhd(83): inferring latch(es) for signal or variable \"clk_step\", which holds its previous value in one or more paths through the process" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493809989382 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[0\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[0\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989767 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[1\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[1\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989767 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[2\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[2\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989767 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[3\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[3\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989767 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[4\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[4\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989767 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[5\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[5\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[6\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[6\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[7\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[7\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[8\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[8\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[9\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[9\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[10\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[10\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[11\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[11\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[12\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[12\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[13\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[13\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[14\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[14\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[15\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[15\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[16\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[16\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989768 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[17\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[17\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[18\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[18\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[19\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[19\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[20\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[20\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[21\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[21\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[22\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[22\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[23\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[23\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[24\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[24\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_step\[25\] DE2_Audio_Example.vhd(83) " "Inferred latch for \"clk_step\[25\]\" at DE2_Audio_Example.vhd(83)" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809989769 "|DE2_Audio_Example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:AudioController1 " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:AudioController1\"" {  } { { "DE2_Audio_Example.vhd" "AudioController1" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809989790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:AudioController1\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809989797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809989800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809989807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809989811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809990119 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493809990119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8tb1 " "Found entity 1: altsyncram_8tb1" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8tb1 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram " "Elaborating entity \"altsyncram_8tb1\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493809990392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809990392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:AudioController1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:AudioController1\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809990984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809991009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:AudioController1\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493809991010 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493809991010 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 38 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 68 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 98 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 128 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 158 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 188 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 218 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 248 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 278 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 308 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 338 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 368 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 38 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 68 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 98 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 128 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 158 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 188 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 218 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 248 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 278 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 308 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 338 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 368 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 398 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:AudioController1\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_8tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_8tb1.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/altsyncram_8tb1.tdf" 428 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/a_dpfifo_bs31.tdf" 46 2 0 } } { "db/scfifo_o441.tdf" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/db/scfifo_o441.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 642 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809991139 "|DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493809991139 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493809991139 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493809991872 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1493809991872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[25\] " "Latch clk_step\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[24\] " "Latch clk_step\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[23\] " "Latch clk_step\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[22\] " "Latch clk_step\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[21\] " "Latch clk_step\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[20\] " "Latch clk_step\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[19\] " "Latch clk_step\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[18\] " "Latch clk_step\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[17\] " "Latch clk_step\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[16\] " "Latch clk_step\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[15\] " "Latch clk_step\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[14\] " "Latch clk_step\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991875 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[13\] " "Latch clk_step\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[12\] " "Latch clk_step\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[11\] " "Latch clk_step\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[10\] " "Latch clk_step\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[9\] " "Latch clk_step\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[8\] " "Latch clk_step\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[7\] " "Latch clk_step\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[6\] " "Latch clk_step\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[5\] " "Latch clk_step\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[4\] " "Latch clk_step\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[3\] " "Latch clk_step\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[2\] " "Latch clk_step\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[1\] " "Latch clk_step\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_step\[0\] " "Latch clk_step\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493809991876 ""}  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493809991876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[0\] GND " "Pin \"SIN_DATA\[0\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[1\] GND " "Pin \"SIN_DATA\[1\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[2\] GND " "Pin \"SIN_DATA\[2\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[3\] GND " "Pin \"SIN_DATA\[3\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[4\] GND " "Pin \"SIN_DATA\[4\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[5\] GND " "Pin \"SIN_DATA\[5\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[6\] GND " "Pin \"SIN_DATA\[6\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[7\] GND " "Pin \"SIN_DATA\[7\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[8\] GND " "Pin \"SIN_DATA\[8\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[9\] GND " "Pin \"SIN_DATA\[9\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[10\] GND " "Pin \"SIN_DATA\[10\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[11\] GND " "Pin \"SIN_DATA\[11\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[12\] GND " "Pin \"SIN_DATA\[12\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIN_DATA\[13\] GND " "Pin \"SIN_DATA\[13\]\" is stuck at GND" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493809992096 "|DE2_Audio_Example|SIN_DATA[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493809992096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493809992180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493809997777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493809998023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493809998023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809998138 "|DE2_Audio_Example|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809998138 "|DE2_Audio_Example|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_Audio_Example.vhd" "" { Text "/home/cat/School/fpga-theremin/Geluid-VHDL/DE2_Audio_Example.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493809998138 "|DE2_Audio_Example|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493809998138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1013 " "Implemented 1013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493809998139 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493809998139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1493809998139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "920 " "Implemented 920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493809998139 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493809998139 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1493809998139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493809998139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1315 " "Peak virtual memory: 1315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493809998160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  3 13:13:18 2017 " "Processing ended: Wed May  3 13:13:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493809998160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493809998160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493809998160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493809998160 ""}
