// Seed: 3608516577
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  wire id_8;
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri id_9
);
  logic [7:0] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_6,
      id_1,
      id_7,
      id_5
  );
  wire id_13;
  wire id_14;
  assign id_9 = id_7 ? 1 : 1;
endmodule
