5 16 fd81 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (atask1.vcd) 2 -o (atask1.cdd) 2 -v (atask1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 atask1.v 8 39 1 
2 1 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 bar 1 10 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 atask1.v 12 16 1 
2 2 13 13 7000a 1 0 21008 0 0 1 16 1 0
2 3 13 13 10003 0 1 1410 0 0 1 1 bar
2 4 13 13 1000a 1 37 1a 2 3
2 5 14 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 15 60009 1 0 21008 0 0 1 16 1 0
2 8 15 15 60009 1 47 8 7 0 foo.a
2 9 15 15 1000b 1 3b 5002 0 8 1 18 0 1 0 0 0 0 foo
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.u$1 "main.u$1" 0 atask1.v 18 25 1 
3 6 main.foo "main.foo" 0 atask1.v 27 37 1 
2 10 29 29 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 2 28 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 10 11 0 0 10
3 7 main.foo.u$2 "main.foo.u$2" 0 atask1.v 29 36 1 
2 11 30 30 70007 2 1 100c 0 0 1 1 a
2 12 30 30 30009 2 39 e 11 0
2 13 34 34 40004 1 0 1008 0 0 32 48 1 0
2 14 34 34 30004 4 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 35 35 90009 2 1 100c 0 0 1 1 a
2 16 35 35 30005 0 1 1410 0 0 1 1 bar
2 17 35 35 30009 2 37 1e 15 16
2 18 30 30 b000f 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
4 12 11 18 14 12
4 18 6 14 0 12
4 14 0 17 0 12
4 17 0 0 0 12
3 7 main.foo.u$2.u$3 "main.foo.u$2.u$3" 0 atask1.v 30 33 1 
2 19 31 31 60006 1 0 1008 0 0 32 48 1 0
2 20 31 31 50006 2 2c 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 32 32 b000b 1 1 1008 0 0 1 1 a
2 22 32 32 a000a 1 1b 1004 21 0 1 18 0 1 1 0 0 0
2 23 32 32 a000b 1 47 4 22 0 foo.a
2 24 32 32 5000d 1 3b 5002 0 23 1 18 0 1 0 0 0 0 foo
4 20 11 24 0 20
4 24 0 0 0 20
