<HTML>
<HEAD><TITLE>Connection Details Report for hqm_sip_aon_wrap</TITLE></HEAD>
<BODY text="#000000" bgcolor="#FFFFFF">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
<HR WIDTH="100%">
<H1><A NAME="TOP">Connection Details Report for hqm_sip_aon_wrap</NAME></H1>
<UL>
<LI><a href="#AutoConnections"><B>Automatic Connections</B></a></LI>
<LI><a href="#AllConnections">All Connections</a></LI>
</UL>
<hr><H1><a name="AutoConnections">Automatic Connections</a></H1>

<table border=0 cellspacing=6>
<tr valign=top><td><B>Status:</B></td><td><font color=green><B>Finished successfully.</B></font><br><LI><a href="#WarningExPort">Warnings about unconnected Subsystem Ports</a></LI></td></tr>
</table>
<H1><a name="WarningExPort"><font color=red>Warnings about unconnected Subsystem Ports</font></a></H1><UL>
<LI>Subsystem design port '<TT>ASCAN_SDO</TT>' is not required because its associating interface port '<TT>/hqm_sip_aon_wrap/scan/ASCAN_SDO</TT>' is not connected inside the subsystem.</LI>
<LI>Subsystem design port '<TT>sfi_rx_data_crd_rtn_ded</TT>' is not required because its associating interface port '<TT>/hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_ded</TT>' is not connected inside the subsystem.</LI>
<LI>Subsystem design port '<TT>sfi_rx_hdr_crd_rtn_ded</TT>' is not required because its associating interface port '<TT>/hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_ded</TT>' is not connected inside the subsystem.</LI>
</UL>If not used by other connections then the design ports were not created.
<H1><a name="CreateExPort">Auto-Created Subsystem Ports</a></H1><table border><tr>
<th>Direction</th>
<th>Name</th>
<th>Range</th>
<th>Interface Port</th>
</tr>
<tr>
<td>output</td>
<td><tt>adtf_dnstream_data_out</tt></td>
<td>63 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dtf/adtf_dnstream_data_out</td>
</tr>
<tr>
<td>output</td>
<td><tt>adtf_dnstream_header_out</tt></td>
<td>24 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dtf/adtf_dnstream_header_out</td>
</tr>
<tr>
<td>output</td>
<td><tt>adtf_dnstream_valid_out</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf/adtf_dnstream_valid_out</td>
</tr>
<tr>
<td>input</td>
<td><tt>aer_destid</tt></td>
<td>15 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband_idstraps/aer_destid</td>
</tr>
<tr>
<td>input</td>
<td><tt>DEBUG_CAPABILITIES_ENABLING</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dsp_inside/DEBUG_CAPABILITIES_ENABLING</td>
</tr>
<tr>
<td>input</td>
<td><tt>DEBUG_CAPABILITIES_ENABLING_VALID</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dsp_inside/DEBUG_CAPABILITIES_ENABLING_VALID</td>
</tr>
<tr>
<td>input</td>
<td><tt>DFX_SECURE_POLICY</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dsp_inside/DFX_SECURE_POLICY</td>
</tr>
<tr>
<td>output</td>
<td><tt>dig_view_out_0</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/viewpins_dig/dig_view_out_0</td>
</tr>
<tr>
<td>output</td>
<td><tt>dig_view_out_1</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/viewpins_dig/dig_view_out_1</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PADDR</tt></td>
<td>31 : 0</td>
<td>hqm_sip_aon_wrap/dvp_apb4/PADDR</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PENABLE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_apb4/PENABLE</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PPROT</tt></td>
<td>2 : 0</td>
<td>hqm_sip_aon_wrap/dvp_apb4/PPROT</td>
</tr>
<tr>
<td>output</td>
<td><tt>dvp_PRDATA</tt></td>
<td>31 : 0</td>
<td>hqm_sip_aon_wrap/dvp_apb4/PRDATA</td>
</tr>
<tr>
<td>output</td>
<td><tt>dvp_PREADY</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_apb4/PREADY</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PSELx</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_apb4/PSELx</td>
</tr>
<tr>
<td>output</td>
<td><tt>dvp_PSLVERR</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_apb4/PSLVERR</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PSTRB</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/dvp_apb4/PSTRB</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PWDATA</tt></td>
<td>31 : 0</td>
<td>hqm_sip_aon_wrap/dvp_apb4/PWDATA</td>
</tr>
<tr>
<td>input</td>
<td><tt>dvp_PWRITE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_apb4/PWRITE</td>
</tr>
<tr>
<td>input</td>
<td><tt>EARLYBOOT_EXIT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dsp_inside/EARLYBOOT_EXIT</td>
</tr>
<tr>
<td>input</td>
<td><tt>FDFX_POWERGOOD</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan_reset/FDFX_POWERGOOD</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_clk</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf_clock/fdtf_clk</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_cry_clk</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf_clock/fdtf_cry_clk</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_fast_cnt_width</tt></td>
<td>1 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dtf_misc/fdtf_fast_cnt_width</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_packetizer_cid_N</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dtf_misc/fdtf_packetizer_cid_N</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_packetizer_mid_N</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/dvp_dtf_misc/fdtf_packetizer_mid_N</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_rst_b</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf_reset/fdtf_rst_b</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_survive_mode</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf_misc/fdtf_survive_mode</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_upstream_active_in</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf/fdtf_upstream_active_in</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_upstream_credit_in</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf/fdtf_upstream_credit_in</td>
</tr>
<tr>
<td>input</td>
<td><tt>fdtf_upstream_sync_in</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dtf/fdtf_upstream_sync_in</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_BYPRST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_BYPRST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_CLKUNGATE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_CLKUNGATE</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_CLKUNGATE_SYN</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_CLKUNGATE_SYN</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_LATCHCLOSED_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_LATCHCLOSED_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_LATCHOPEN</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_LATCHOPEN</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_MODE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_MODE</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_RSTBYPEN</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_RSTBYPEN</td>
</tr>
<tr>
<td>input</td>
<td><tt>FSCAN_SHIFTEN</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/scan/FSCAN_SHIFTEN</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_MEOM</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MEOM</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_MNPCUP</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MNPCUP</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_MNPPUT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MNPPUT</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_MPARITY</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MPARITY</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_MPAYLOAD</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband/MPAYLOAD</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_MPCCUP</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MPCCUP</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_MPCPUT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/MPCPUT</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_SIDE_ISM_AGENT</tt></td>
<td>2 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband/SIDE_ISM_AGENT</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_SIDE_ISM_FABRIC</tt></td>
<td>2 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband/SIDE_ISM_FABRIC</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_TEOM</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TEOM</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_TNPCUP</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TNPCUP</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_TNPPUT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TNPPUT</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_TPARITY</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TPARITY</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_TPAYLOAD</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband/TPAYLOAD</td>
</tr>
<tr>
<td>output</td>
<td><tt>gpsb_TPCCUP</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TPCCUP</td>
</tr>
<tr>
<td>input</td>
<td><tt>gpsb_TPCPUT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband/TPCPUT</td>
</tr>
<tr>
<td>input</td>
<td><tt>my_sb_id</tt></td>
<td>15 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband_idstraps/my_sb_id</td>
</tr>
<tr>
<td>input</td>
<td><tt>pcie_err_destid</tt></td>
<td>15 : 0</td>
<td>hqm_sip_aon_wrap/iosf_sideband_idstraps/pcie_err_destid</td>
</tr>
<tr>
<td>input</td>
<td><tt>POLICY_UPDATE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/dvp_dsp_inside/POLICY_UPDATE</td>
</tr>
<tr>
<td>input</td>
<td><tt>prim_CG_WAKE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_reset/CG_WAKE</td>
</tr>
<tr>
<td>input</td>
<td><tt>prim_CLKACK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_clock_req_ack/CLKACK</td>
</tr>
<tr>
<td>output</td>
<td><tt>prim_CLKREQ</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_clock_req_ack/CLKREQ</td>
</tr>
<tr>
<td>input</td>
<td><tt>prim_PG_WAKE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_reset/PG_WAKE</td>
</tr>
<tr>
<td>input</td>
<td><tt>prim_VCC_LOGIC_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_reset/VCC_LOGIC_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>prim_VCC_PWRGOOD_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/prim_reset/VCC_PWRGOOD_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_CAPTURE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_CAPTURE</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_IRDEC</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_IRDEC</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_PWRGOOD_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism_reset/RTDR_PWRGOOD_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_SHIFT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_SHIFT</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_TCK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism_clock/RTDR_TCK</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_TDI</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_TDI</td>
</tr>
<tr>
<td>output</td>
<td><tt>rtdr_iosfsb_ism_RTDR_TDO</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_TDO</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_iosfsb_ism_RTDR_UPDATE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_iosfsb_ism/RTDR_UPDATE</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_CAPTURE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_CAPTURE</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_IRDEC</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_IRDEC</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_PWRGOOD_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig_reset/RTDR_PWRGOOD_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_SHIFT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_SHIFT</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_TCK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig_clock/RTDR_TCK</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_TDI</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_TDI</td>
</tr>
<tr>
<td>output</td>
<td><tt>rtdr_tapconfig_RTDR_TDO</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_TDO</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_tapconfig_RTDR_UPDATE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_tapconfig/RTDR_UPDATE</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_CAPTURE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_CAPTURE</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_IRDEC</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_IRDEC</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_PWRGOOD_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger_reset/RTDR_PWRGOOD_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_SHIFT</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_SHIFT</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_TCK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger_clock/RTDR_TCK</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_TDI</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_TDI</td>
</tr>
<tr>
<td>output</td>
<td><tt>rtdr_taptrigger_RTDR_TDO</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_TDO</td>
</tr>
<tr>
<td>input</td>
<td><tt>rtdr_taptrigger_RTDR_UPDATE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/rtdr_taptrigger/RTDR_UPDATE</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data</tt></td>
<td>255 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_aux_parity</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_aux_parity</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_data_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_block</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_crd_rtn_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_block</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_data_crd_rtn_fc_id</tt></td>
<td>1 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_fc_id</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_data_crd_rtn_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_data_crd_rtn_value</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_value</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_data_crd_rtn_vc_id</tt></td>
<td>4 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_crd_rtn_vc_id</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_early_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_early_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_edb</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_edb</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_end</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_end</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_info_byte</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_info_byte</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_parity</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_parity</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_poison</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_poison</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_start</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_start</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_data_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_data/data_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_hdr_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_block</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_hdr_crd_rtn_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_block</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_hdr_crd_rtn_fc_id</tt></td>
<td>1 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_fc_id</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_hdr_crd_rtn_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_hdr_crd_rtn_value</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_value</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_hdr_crd_rtn_vc_id</tt></td>
<td>4 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_crd_rtn_vc_id</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_hdr_early_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_early_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_hdr_info_bytes</tt></td>
<td>15 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_info_bytes</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_hdr_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_header/hdr_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_header</tt></td>
<td>255 : 0</td>
<td>hqm_sip_aon_wrap/sfi_rx_header/header</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_rx_empty</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_globals/rx_empty</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_rxcon_ack</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_globals/rxcon_ack</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_rx_rxdiscon_nack</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_globals/rxdiscon_nack</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_rx_txcon_req</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_rx_globals/txcon_req</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data</tt></td>
<td>255 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_aux_parity</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_aux_parity</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_data_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_block</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_crd_rtn_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_crd_rtn_block</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_data_crd_rtn_fc_id</tt></td>
<td>1 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_crd_rtn_fc_id</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_data_crd_rtn_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_crd_rtn_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_data_crd_rtn_value</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_crd_rtn_value</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_data_crd_rtn_vc_id</tt></td>
<td>4 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_crd_rtn_vc_id</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_early_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_early_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_edb</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_edb</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_end</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_end</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_info_byte</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_info_byte</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_parity</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_parity</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_poison</tt></td>
<td>7 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_poison</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_start</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_start</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_data_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_data/data_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_hdr_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_block</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_hdr_crd_rtn_block</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_crd_rtn_block</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_hdr_crd_rtn_fc_id</tt></td>
<td>1 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_crd_rtn_fc_id</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_hdr_crd_rtn_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_crd_rtn_valid</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_hdr_crd_rtn_value</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_crd_rtn_value</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_hdr_crd_rtn_vc_id</tt></td>
<td>4 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_crd_rtn_vc_id</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_hdr_early_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_early_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_hdr_info_bytes</tt></td>
<td>15 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_info_bytes</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_hdr_valid</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_header/hdr_valid</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_header</tt></td>
<td>255 : 0</td>
<td>hqm_sip_aon_wrap/sfi_tx_header/header</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_rx_empty</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_globals/rx_empty</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_rxcon_ack</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_globals/rxcon_ack</td>
</tr>
<tr>
<td>input</td>
<td><tt>sfi_tx_rxdiscon_nack</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_globals/rxdiscon_nack</td>
</tr>
<tr>
<td>output</td>
<td><tt>sfi_tx_txcon_req</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/sfi_tx_globals/txcon_req</td>
</tr>
<tr>
<td>input</td>
<td><tt>SIDE_CLK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_clock/SIDE_CLK</td>
</tr>
<tr>
<td>input</td>
<td><tt>SIDE_CLKACK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_power/SIDE_CLKACK</td>
</tr>
<tr>
<td>output</td>
<td><tt>SIDE_CLKREQ</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_power/SIDE_CLKREQ</td>
</tr>
<tr>
<td>input</td>
<td><tt>side_PG_WAKE</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_wake/PG_WAKE</td>
</tr>
<tr>
<td>output</td>
<td><tt>SIDE_POK</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_pok/SIDE_POK</td>
</tr>
<tr>
<td>input</td>
<td><tt>SIDE_RST_B</tt></td>
<td><I>single bit</I></td>
<td>hqm_sip_aon_wrap/iosf_sideband_reset/SIDE_RST_B</td>
</tr>
<tr>
<td>input</td>
<td><tt>trig_fabric_in</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/dvp_ctf/trig_fabric_in</td>
</tr>
<tr>
<td>output</td>
<td><tt>trig_fabric_in_ack</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/dvp_ctf/trig_fabric_in_ack</td>
</tr>
<tr>
<td>output</td>
<td><tt>trig_fabric_out</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/dvp_ctf/trig_fabric_out</td>
</tr>
<tr>
<td>input</td>
<td><tt>trig_fabric_out_ack</tt></td>
<td>3 : 0</td>
<td>hqm_sip_aon_wrap/dvp_ctf/trig_fabric_out_ack</td>
</tr>
</table>
<H1><a name="Connect">Auto-Created Connections</a></H1><table border><tr>
<th>Source<br>Pin / Port / <I>constant</I></th>
<th>Load<br>Pin / Port</th>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data</tt></td>
<td><tt>sfi_tx_data</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_aux_parity</tt></td>
<td><tt>sfi_tx_data_aux_parity</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_data_block</tt></td>
<td><tt>i_hqm_sif/sfi_tx_data_block</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_crd_rtn_block</tt></td>
<td><tt>sfi_tx_data_crd_rtn_block</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_data_crd_rtn_fc_id</tt></td>
<td><tt>i_hqm_sif/sfi_tx_data_crd_rtn_fc_id</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_data_crd_rtn_valid</tt></td>
<td><tt>i_hqm_sif/sfi_tx_data_crd_rtn_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_data_crd_rtn_value</tt></td>
<td><tt>i_hqm_sif/sfi_tx_data_crd_rtn_value</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_data_crd_rtn_vc_id</tt></td>
<td><tt>i_hqm_sif/sfi_tx_data_crd_rtn_vc_id</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_early_valid</tt></td>
<td><tt>sfi_tx_data_early_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_edb</tt></td>
<td><tt>sfi_tx_data_edb</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_end</tt></td>
<td><tt>sfi_tx_data_end</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_info_byte</tt></td>
<td><tt>sfi_tx_data_info_byte</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_parity</tt></td>
<td><tt>sfi_tx_data_parity</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_poison</tt></td>
<td><tt>sfi_tx_data_poison</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_start</tt></td>
<td><tt>sfi_tx_data_start</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_data_valid</tt></td>
<td><tt>sfi_tx_data_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_rx_empty</tt></td>
<td><tt>i_hqm_sif/sfi_tx_rx_empty</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_rxcon_ack</tt></td>
<td><tt>i_hqm_sif/sfi_tx_rxcon_ack</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_rxdiscon_nack</tt></td>
<td><tt>i_hqm_sif/sfi_tx_rxdiscon_nack</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_txcon_req</tt></td>
<td><tt>sfi_tx_txcon_req</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_hdr_block</tt></td>
<td><tt>i_hqm_sif/sfi_tx_hdr_block</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_hdr_crd_rtn_block</tt></td>
<td><tt>sfi_tx_hdr_crd_rtn_block</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_hdr_crd_rtn_fc_id</tt></td>
<td><tt>i_hqm_sif/sfi_tx_hdr_crd_rtn_fc_id</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_hdr_crd_rtn_valid</tt></td>
<td><tt>i_hqm_sif/sfi_tx_hdr_crd_rtn_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_hdr_crd_rtn_value</tt></td>
<td><tt>i_hqm_sif/sfi_tx_hdr_crd_rtn_value</tt></td>
</tr>
<tr>
<td><tt>sfi_tx_hdr_crd_rtn_vc_id</tt></td>
<td><tt>i_hqm_sif/sfi_tx_hdr_crd_rtn_vc_id</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_hdr_early_valid</tt></td>
<td><tt>sfi_tx_hdr_early_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_hdr_info_bytes</tt></td>
<td><tt>sfi_tx_hdr_info_bytes</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_hdr_valid</tt></td>
<td><tt>sfi_tx_hdr_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_tx_header</tt></td>
<td><tt>sfi_tx_header</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/adtf_dnstream_data</tt></td>
<td><tt>adtf_dnstream_data_out</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/adtf_dnstream_header</tt></td>
<td><tt>adtf_dnstream_header_out</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/adtf_dnstream_valid</tt></td>
<td><tt>adtf_dnstream_valid_out</tt></td>
</tr>
<tr>
<td><tt>fdtf_upstream_active_in</tt></td>
<td><tt>i_hqm_visa/fdtf_upstream_active</tt></td>
</tr>
<tr>
<td><tt>fdtf_upstream_credit_in</tt></td>
<td><tt>i_hqm_visa/fdtf_upstream_credit</tt></td>
</tr>
<tr>
<td><tt>fdtf_upstream_sync_in</tt></td>
<td><tt>i_hqm_visa/fdtf_upstream_sync</tt></td>
</tr>
<tr>
<td><tt>fdtf_fast_cnt_width</tt></td>
<td><tt>i_hqm_visa/fdtf_fast_cnt_width</tt></td>
</tr>
<tr>
<td><tt>fdtf_packetizer_cid_N</tt></td>
<td><tt>i_hqm_visa/fdtf_packetizer_cid</tt></td>
</tr>
<tr>
<td><tt>fdtf_packetizer_mid_N</tt></td>
<td><tt>i_hqm_visa/fdtf_packetizer_mid</tt></td>
</tr>
<tr>
<td><tt>fdtf_survive_mode</tt></td>
<td><tt>i_hqm_visa/fdtf_survive_mode</tt></td>
</tr>
<tr>
<td><tt>dvp_PADDR</tt></td>
<td><tt>i_hqm_visa/dvp_paddr</tt></td>
</tr>
<tr>
<td><tt>dvp_PENABLE</tt></td>
<td><tt>i_hqm_visa/dvp_penable</tt></td>
</tr>
<tr>
<td><tt>dvp_PPROT</tt></td>
<td><tt>i_hqm_visa/dvp_pprot</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/dvp_prdata</tt></td>
<td><tt>dvp_PRDATA</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/dvp_pready</tt></td>
<td><tt>dvp_PREADY</tt></td>
</tr>
<tr>
<td><tt>dvp_PSELx</tt></td>
<td><tt>i_hqm_visa/dvp_psel</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/dvp_pslverr</tt></td>
<td><tt>dvp_PSLVERR</tt></td>
</tr>
<tr>
<td><tt>dvp_PSTRB</tt></td>
<td><tt>i_hqm_visa/dvp_pstrb</tt></td>
</tr>
<tr>
<td><tt>dvp_PWDATA</tt></td>
<td><tt>i_hqm_visa/dvp_pwdata</tt></td>
</tr>
<tr>
<td><tt>dvp_PWRITE</tt></td>
<td><tt>i_hqm_visa/dvp_pwrite</tt></td>
</tr>
<tr>
<td><tt>trig_fabric_in</tt></td>
<td><tt>i_hqm_visa/ftrig_fabric_in</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/atrig_fabric_in_ack</tt></td>
<td><tt>trig_fabric_in_ack</tt></td>
</tr>
<tr>
<td><tt>i_hqm_visa/atrig_fabric_out</tt></td>
<td><tt>trig_fabric_out</tt></td>
</tr>
<tr>
<td><tt>trig_fabric_out_ack</tt></td>
<td><tt>i_hqm_visa/ftrig_fabric_out_ack</tt></td>
</tr>
<tr>
<td><tt>DEBUG_CAPABILITIES_ENABLING</tt></td>
<td><tt>i_hqm_visa/fdfx_debug_cap</tt></td>
</tr>
<tr>
<td><tt>DEBUG_CAPABILITIES_ENABLING_VALID</tt></td>
<td><tt>i_hqm_visa/fdfx_debug_cap_valid</tt></td>
</tr>
<tr>
<td><tt>DFX_SECURE_POLICY</tt></td>
<td><tt>i_hqm_visa/fdfx_security_policy</tt></td>
</tr>
<tr>
<td><tt>EARLYBOOT_EXIT</tt></td>
<td><tt>i_hqm_visa/fdfx_earlyboot_debug_exit</tt></td>
</tr>
<tr>
<td><tt>POLICY_UPDATE</tt></td>
<td><tt>i_hqm_visa/fdfx_policy_update</tt></td>
</tr>
<tr>
<td><tt>fdtf_clk</tt></td>
<td><tt>i_hqm_visa/fdtf_clk</tt></td>
</tr>
<tr>
<td><tt>fdtf_cry_clk</tt></td>
<td><tt>i_hqm_visa/fdtf_cry_clk</tt></td>
</tr>
<tr>
<td><tt>fdtf_rst_b</tt></td>
<td><tt>i_hqm_visa/fdtf_rst_b</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_meom</tt></td>
<td><tt>gpsb_MEOM</tt></td>
</tr>
<tr>
<td><tt>gpsb_MNPCUP</tt></td>
<td><tt>i_hqm_sif/gpsb_mnpcup</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_mnpput</tt></td>
<td><tt>gpsb_MNPPUT</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_mparity</tt></td>
<td><tt>gpsb_MPARITY</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_mpayload</tt></td>
<td><tt>gpsb_MPAYLOAD</tt></td>
</tr>
<tr>
<td><tt>gpsb_MPCCUP</tt></td>
<td><tt>i_hqm_sif/gpsb_mpccup</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_mpcput</tt></td>
<td><tt>gpsb_MPCPUT</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_side_ism_agent</tt></td>
<td><tt>gpsb_SIDE_ISM_AGENT</tt></td>
</tr>
<tr>
<td><tt>gpsb_SIDE_ISM_FABRIC</tt></td>
<td><tt>i_hqm_sif/gpsb_side_ism_fabric</tt></td>
</tr>
<tr>
<td><tt>gpsb_TEOM</tt></td>
<td><tt>i_hqm_sif/gpsb_teom</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_tnpcup</tt></td>
<td><tt>gpsb_TNPCUP</tt></td>
</tr>
<tr>
<td><tt>gpsb_TNPPUT</tt></td>
<td><tt>i_hqm_sif/gpsb_tnpput</tt></td>
</tr>
<tr>
<td><tt>gpsb_TPARITY</tt></td>
<td><tt>i_hqm_sif/gpsb_tparity</tt></td>
</tr>
<tr>
<td><tt>gpsb_TPAYLOAD</tt></td>
<td><tt>i_hqm_sif/gpsb_tpayload</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/gpsb_tpccup</tt></td>
<td><tt>gpsb_TPCCUP</tt></td>
</tr>
<tr>
<td><tt>gpsb_TPCPUT</tt></td>
<td><tt>i_hqm_sif/gpsb_tpcput</tt></td>
</tr>
<tr>
<td><tt>SIDE_CLK</tt></td>
<td><tt>i_hqm_sif/side_clk</tt></td>
</tr>
<tr>
<td><tt>aer_destid</tt></td>
<td><tt>i_hqm_sif/strap_hqm_err_sb_dstid</tt></td>
</tr>
<tr>
<td><tt>my_sb_id</tt></td>
<td><tt>i_hqm_sif/strap_hqm_gpsb_srcid</tt></td>
</tr>
<tr>
<td><tt>pcie_err_destid</tt></td>
<td><tt>i_hqm_sif/strap_hqm_do_serr_dstid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/side_pok</tt></td>
<td><tt>SIDE_POK</tt></td>
</tr>
<tr>
<td><tt>SIDE_CLKACK</tt></td>
<td><tt>i_hqm_sif/side_clkack</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/side_clkreq</tt></td>
<td><tt>SIDE_CLKREQ</tt></td>
</tr>
<tr>
<td><tt>SIDE_RST_B</tt></td>
<td><tt>i_hqm_sif/side_rst_b</tt></td>
</tr>
<tr>
<td><tt>side_PG_WAKE</tt></td>
<td><tt>i_hqm_sif/side_pwrgate_pmc_wake</tt></td>
</tr>
<tr>
<td><tt>prim_CLKACK</tt></td>
<td><tt>i_hqm_sif/prim_clkack</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/prim_clkreq</tt></td>
<td><tt>prim_CLKREQ</tt></td>
</tr>
<tr>
<td><tt>prim_CG_WAKE</tt></td>
<td><tt>i_hqm_sif/pma_safemode</tt></td>
</tr>
<tr>
<td><tt>prim_PG_WAKE</tt></td>
<td><tt>i_hqm_sif/prim_pwrgate_pmc_wake</tt></td>
</tr>
<tr>
<td><tt>prim_VCC_LOGIC_RST_B</tt></td>
<td><tt>i_hqm_sif/prim_rst_b</tt></td>
</tr>
<tr>
<td><tt>prim_VCC_PWRGOOD_RST_B</tt></td>
<td><tt>i_hqm_sif/powergood_rst_b</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_CAPTURE</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/capturedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_IRDEC</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/irdec</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_SHIFT</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/shiftdr</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_TDI</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/tdi</tt></td>
</tr>
<tr>
<td><tt>i_hqm_rtdr_iosfsb_ism/tdo</tt></td>
<td><tt>rtdr_iosfsb_ism_RTDR_TDO</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_UPDATE</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/updatedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_TCK</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/tck</tt></td>
</tr>
<tr>
<td><tt>rtdr_iosfsb_ism_RTDR_PWRGOOD_RST_B</tt></td>
<td><tt>i_hqm_rtdr_iosfsb_ism/trstb</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_CAPTURE</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/capturedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_IRDEC</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/irdec</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_SHIFT</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/shiftdr</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_TDI</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/tdi</tt></td>
</tr>
<tr>
<td><tt>i_hqm_rtdr_tapconfig/tdo</tt></td>
<td><tt>rtdr_tapconfig_RTDR_TDO</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_UPDATE</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/updatedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_TCK</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/tck</tt></td>
</tr>
<tr>
<td><tt>rtdr_tapconfig_RTDR_PWRGOOD_RST_B</tt></td>
<td><tt>i_hqm_rtdr_tapconfig/trstb</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_CAPTURE</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/capturedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_IRDEC</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/irdec</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_SHIFT</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/shiftdr</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_TDI</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/tdi</tt></td>
</tr>
<tr>
<td><tt>i_hqm_rtdr_taptrigger/tdo</tt></td>
<td><tt>rtdr_taptrigger_RTDR_TDO</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_UPDATE</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/updatedr</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_TCK</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/tck</tt></td>
</tr>
<tr>
<td><tt>rtdr_taptrigger_RTDR_PWRGOOD_RST_B</tt></td>
<td><tt>i_hqm_rtdr_taptrigger/trstb</tt></td>
</tr>
<tr>
<td><tt>FSCAN_BYPRST_B</tt></td>
<td><tt>i_hqm_sif/fscan_byprst_b</tt></td>
</tr>
<tr>
<td><tt>FSCAN_CLKUNGATE</tt></td>
<td><tt>i_hqm_sif/fscan_clkungate</tt></td>
</tr>
<tr>
<td><tt>FSCAN_CLKUNGATE_SYN</tt></td>
<td><tt>i_hqm_sif/fscan_clkungate_syn</tt></td>
</tr>
<tr>
<td><tt>FSCAN_LATCHCLOSED_B</tt></td>
<td><tt>i_hqm_sif/fscan_latchclosed_b</tt></td>
</tr>
<tr>
<td><tt>FSCAN_LATCHOPEN</tt></td>
<td><tt>i_hqm_sif/fscan_latchopen</tt></td>
</tr>
<tr>
<td><tt>FSCAN_MODE</tt></td>
<td><tt>i_hqm_sif/fscan_mode</tt></td>
</tr>
<tr>
<td><tt>FSCAN_RSTBYPEN</tt></td>
<td><tt>i_hqm_sif/fscan_rstbypen</tt></td>
</tr>
<tr>
<td><tt>FSCAN_SHIFTEN</tt></td>
<td><tt>i_hqm_sif/fscan_shiften</tt></td>
</tr>
<tr>
<td><tt>FDFX_POWERGOOD</tt></td>
<td><tt>i_hqm_master/fdfx_powergood</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_aux_parity</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_aux_parity</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_data_block</tt></td>
<td><tt>sfi_rx_data_block</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_crd_rtn_block</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_crd_rtn_block</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_data_crd_rtn_fc_id</tt></td>
<td><tt>sfi_rx_data_crd_rtn_fc_id</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_data_crd_rtn_valid</tt></td>
<td><tt>sfi_rx_data_crd_rtn_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_data_crd_rtn_value</tt></td>
<td><tt>sfi_rx_data_crd_rtn_value</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_data_crd_rtn_vc_id</tt></td>
<td><tt>sfi_rx_data_crd_rtn_vc_id</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_early_valid</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_early_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_edb</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_edb</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_end</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_end</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_info_byte</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_info_byte</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_parity</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_parity</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_poison</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_poison</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_start</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_start</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_data_valid</tt></td>
<td><tt>i_hqm_sif/sfi_rx_data_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_rx_empty</tt></td>
<td><tt>sfi_rx_rx_empty</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_rxcon_ack</tt></td>
<td><tt>sfi_rx_rxcon_ack</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_rxdiscon_nack</tt></td>
<td><tt>sfi_rx_rxdiscon_nack</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_txcon_req</tt></td>
<td><tt>i_hqm_sif/sfi_rx_txcon_req</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_hdr_block</tt></td>
<td><tt>sfi_rx_hdr_block</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_hdr_crd_rtn_block</tt></td>
<td><tt>i_hqm_sif/sfi_rx_hdr_crd_rtn_block</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_hdr_crd_rtn_fc_id</tt></td>
<td><tt>sfi_rx_hdr_crd_rtn_fc_id</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_hdr_crd_rtn_valid</tt></td>
<td><tt>sfi_rx_hdr_crd_rtn_valid</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_hdr_crd_rtn_value</tt></td>
<td><tt>sfi_rx_hdr_crd_rtn_value</tt></td>
</tr>
<tr>
<td><tt>i_hqm_sif/sfi_rx_hdr_crd_rtn_vc_id</tt></td>
<td><tt>sfi_rx_hdr_crd_rtn_vc_id</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_hdr_early_valid</tt></td>
<td><tt>i_hqm_sif/sfi_rx_hdr_early_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_hdr_info_bytes</tt></td>
<td><tt>i_hqm_sif/sfi_rx_hdr_info_bytes</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_hdr_valid</tt></td>
<td><tt>i_hqm_sif/sfi_rx_hdr_valid</tt></td>
</tr>
<tr>
<td><tt>sfi_rx_header</tt></td>
<td><tt>i_hqm_sif/sfi_rx_header</tt></td>
</tr>
<tr>
<td><tt>i_hqm_AW_viewpin_mux/mux_out[0]</tt></td>
<td><tt>dig_view_out_0</tt></td>
</tr>
<tr>
<td><tt>i_hqm_AW_viewpin_mux/mux_out[1]</tt></td>
<td><tt>dig_view_out_1</tt></td>
</tr>
</table>
<div align=right><a href="#TOP">Top of report.</a></div>
<hr><H1><a name="AllConnections">All Connections</a></H1>
<table border>
<tr><th>Sources</th><th>Loads</th></tr>
<tr valign=top><td nowrap><B>Interface associated?</B><br><tt>-&nbsp;&nbsp; </tt>no<br><tt>?&nbsp;&nbsp; </tt>partial<br><tt>*&nbsp;&nbsp; </tt>yes</td>
    <td nowrap><B>Directions:</B><br><tt>&nbsp;&nbsp;I </tt>input<br><tt>&nbsp;&nbsp;O </tt>output<br><tt>&nbsp;&nbsp;B </tt>inout<br><tt>&nbsp;&nbsp;? </tt>connected to a net</td></tr>
<tr>
<td nowrap><I>logic '0'</I></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_is_reg_ep</tt><br><tt>- I i_hqm_visa/fvisa_frame_vcfn</tt><br><tt>- I i_hqm_visa/fvisa_serdata_vcfn</tt><br><tt>- I i_hqm_visa/fvisa_serstb_vcfn</tt><br><tt>- I i_hqm_visa/fvisa_startid0_vcfn[8:0]</tt><br><tt>- I i_hqm_visa/fvisa_startid1_vcfn[8:0]</tt><br><tt>- I i_hqm_visa/fvisa_startid2_vcfn[8:0]</tt><br><tt>- I i_hqm_visa/fvisa_startid3_vcfn[8:0]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[7:1]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[41:16]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[53:49]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[54]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[58:55]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[59]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[60]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[61]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[63:62]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[79]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[80]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[81]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[99]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[104]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[105]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[108]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[109]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[110]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[111]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[114]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[115]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[119:116]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[148]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[149]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[154]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[155]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[162]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[163]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[200]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[201]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[203:202]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[204]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[206:205]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[214]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[215]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[217:216]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[218]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[220:219]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[228]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[229]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[231:230]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[232]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[234:233]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[242]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[243]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[254]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[255]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[256]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[257]</tt><br><tt>- I i_hqm_visa/pgcb_fet_en_ack_b_qed</tt><br><tt>- I i_hqm_visa/pgcb_fet_en_ack_b_sys</tt><br><tt>- I i_hqm_visa/visa_all_dis</tt><br><tt>- I i_hqm_visa/visa_customer_dis</tt></td>
</tr>
<tr>
<td nowrap><I>logic '1'</I></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[9]</tt><br><tt>- I i_hqm_master/pm_ip_clk_halt_b_2_rpt_0_iosf</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[44]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_alarm_down_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[250]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_alarm_up_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[259]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_aqed_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[157]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_aqed_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[156]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[207]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[208]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[211]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[4]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[68]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[4]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[86]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I ap_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[4]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[95]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_alarm_down_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[258]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_ap_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[165]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_ap_enq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[164]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_cfg_req_down[92:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_cfg_req_up[92:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_cfg_req_up_read</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[235]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_cfg_req_up_write</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[236]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_cfg_rsp_down[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_cfg_rsp_up[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_cfg_rsp_up_ack</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[239]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_chp_sch_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[167]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_chp_sch_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[166]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_lsp_sch_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[169]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_lsp_sch_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[168]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[8]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[71]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[8]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[89]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I aqed_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[8]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[98]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_alarm_up_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[245]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[179]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[180]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[183]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_lsp_cmp_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[123]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_lsp_cmp_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[122]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_lsp_token_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[126]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_lsp_token_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[125]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[0]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[64]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_rop_hcw_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[121]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_rop_hcw_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[120]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[0]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[82]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I chp_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[0]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[91]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I cwdi_interrupt_w_req_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[103]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I cwdi_interrupt_w_req_valid</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[102]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_lsp_enq_dir_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[151]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_lsp_enq_dir_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[150]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_lsp_enq_rorply_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[153]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_lsp_enq_rorply_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[152]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[5]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[69]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[5]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[87]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I dp_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[5]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[96]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_paddr[31:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_paddr[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_penable</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_penable</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_pprot[2:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_pprot[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_psel</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_psel</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_pstrb[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_pstrb[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_pwdata[31:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_pwdata[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I dvp_pwrite</tt></td>
<td nowrap><tt>* I i_hqm_visa/dvp_pwrite</tt></td>
</tr>
<tr>
<td nowrap><tt>- I early_fuses[15:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/early_fuses[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_debug_cap[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdfx_debug_cap[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_debug_cap_valid</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdfx_debug_cap_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_earlyboot_debug_exit</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdfx_earlyboot_debug_exit</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_policy_update</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdfx_policy_update</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_powergood</tt></td>
<td nowrap><tt>* I i_hqm_master/fdfx_powergood</tt><br><tt>- I i_hqm_visa/fdfx_powergood</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdfx_sbparity_def</tt></td>
<td nowrap><tt>- I i_hqm_sif/fdfx_sbparity_def</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdfx_security_policy[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdfx_security_policy[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/aon_clk</tt><br><tt>* I i_hqm_visa/fdtf_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_cry_clk</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_cry_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_fast_cnt_width[1:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_fast_cnt_width[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdtf_force_ts</tt></td>
<td nowrap><tt>- I i_hqm_visa/fdtf_force_ts</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_packetizer_cid[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_packetizer_cid[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_packetizer_mid[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_packetizer_mid[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_rst_b</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdtf_serial_download_tsc</tt></td>
<td nowrap><tt>- I i_hqm_visa/fdtf_serial_download_tsc</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_survive_mode</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_survive_mode</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdtf_timestamp_valid</tt></td>
<td nowrap><tt>- I i_hqm_visa/fdtf_timestamp_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdtf_timestamp_value[55:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/fdtf_timestamp_value[55:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I fdtf_tsc_adjustment_strap[15:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/fdtf_tsc_adjustment_strap[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_upstream_active</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_upstream_active</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_upstream_credit</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_upstream_credit</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fdtf_upstream_sync</tt></td>
<td nowrap><tt>* I i_hqm_visa/fdtf_upstream_sync</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_byprst_b</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_byprst_b</tt><br><tt>- I i_hqm_master_hqm_clk_rptr_rst_sync_n/fscan_byprst_b</tt><br><tt>- I i_hqm_master_side_rst_sync_prim_n/fscan_byprst_b</tt><br><tt>* I i_hqm_sif/fscan_byprst_b</tt><br><tt>- I i_hqm_visa/fscan_byprst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_clkungate</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_clkungate</tt><br><tt>- I i_hqm_master_clkfree/fscan_clkungate</tt><br><tt>- I i_hqm_master_hqm_cdc_clkgate/fscan_clkungate</tt><br><tt>- I i_hqm_master_hqm_inp_clkgate/fscan_clkungate</tt><br><tt>- I i_hqm_master_prim_clkgate/fscan_clkungate</tt><br><tt>* I i_hqm_sif/fscan_clkungate</tt><br><tt>- I i_hqm_sif_prim_clkgate/fscan_clkungate</tt><br><tt>- I i_hqm_sif_prim_clknonflr/fscan_clkungate</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_clkungate_syn</tt></td>
<td nowrap><tt>* I i_hqm_sif/fscan_clkungate_syn</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_latchclosed_b</tt></td>
<td nowrap><tt>* I i_hqm_sif/fscan_latchclosed_b</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_latchopen</tt></td>
<td nowrap><tt>* I i_hqm_sif/fscan_latchopen</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_mode</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_mode</tt><br><tt>* I i_hqm_sif/fscan_mode</tt><br><tt>- I i_hqm_visa/fscan_mode</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_rstbypen</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_rstbypen</tt><br><tt>- I i_hqm_master_hqm_clk_rptr_rst_sync_n/fscan_rstbypen</tt><br><tt>- I i_hqm_master_side_rst_sync_prim_n/fscan_rstbypen</tt><br><tt>* I i_hqm_sif/fscan_rstbypen</tt><br><tt>- I i_hqm_visa/fscan_rstbypen</tt></td>
</tr>
<tr>
<td nowrap><tt>* I fscan_shiften</tt></td>
<td nowrap><tt>* I i_hqm_sif/fscan_shiften</tt></td>
</tr>
<tr>
<td nowrap><tt>* I ftrig_fabric_in[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/ftrig_fabric_in[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I ftrig_fabric_out_ack[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_visa/ftrig_fabric_out_ack[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_mnpcup</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_mnpcup</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_mpccup</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_mpccup</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_side_ism_fabric[2:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_side_ism_fabric[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_teom</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_teom</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_tnpput</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_tnpput</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_tparity</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_tparity</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_tpayload[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_tpayload[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I gpsb_tpcput</tt></td>
<td nowrap><tt>* I i_hqm_sif/gpsb_tpcput</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hcw_enq_in_ready</tt></td>
<td nowrap><tt>- I i_hqm_sif/hcw_enq_in_ready</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hcw_enq_w_req_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[107]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hcw_enq_w_req_valid</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[106]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hcw_sched_w_req_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[113]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hcw_sched_w_req_valid</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[112]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_alarm_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[47]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_alarm_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[48]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_chp</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[0]</tt><br><tt>- I i_hqm_master/mstr_lcb_enable[1]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[73]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_dir</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[3]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[76]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_lsp</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[2]</tt><br><tt>- I i_hqm_master/mstr_lcb_enable[4]</tt><br><tt>- I i_hqm_master/mstr_lcb_enable[8]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[74]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_nalb</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[5]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[77]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_qed</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[6]</tt><br><tt>- I i_hqm_master/mstr_lcb_enable[7]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[75]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_proc_clk_en_sys</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_lcb_enable[9]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[78]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I hqm_system_visa_str[29:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_system_visa_str[29:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_AW_fet_en_sequencer/par_logic_pgcb_fet_en_b</tt></td>
<td nowrap><tt>- O logic_pgcb_fet_en_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_AW_fet_en_sequencer/par_mem_pgcb_fet_en_b</tt></td>
<td nowrap><tt>- O i_hqm_AW_fet_en_sequencer_par_mem_pgcb_fet_en_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_AW_fet_en_sequencer/pgcb_fet_en_ack_b</tt></td>
<td nowrap><tt>- I i_hqm_master/pgcb_fet_en_ack_b</tt><br><tt>- I i_hqm_visa/pgcb_fet_en_ack_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_AW_fet_en_sequencer_par_mem_pgcb_fet_en_ack_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_fet_en_sequencer/par_mem_pgcb_fet_en_ack_b</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_AW_viewpin_mux/mux_out[0]</tt></td>
<td nowrap><tt>* O dig_view_out_0</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_AW_viewpin_mux/mux_out[1]</tt></td>
<td nowrap><tt>* O dig_view_out_1</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/final_pgcb_fet_en_ack_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[5]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_cdc_clk_enable</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[0]</tt><br><tt>- I i_hqm_master_hqm_cdc_clk_enable_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_cdc_visa[23:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_cdc_visa[23:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_cfg_master_clkreq_b</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_cfg_master_clkreq_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_clk_enable</tt></td>
<td nowrap><tt>- O hqm_clk_enable</tt><br><tt>- I i_hqm_master_hqm_inp_gated_clk_enable_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_clk_rptr_rst_b</tt></td>
<td nowrap><tt>- O hqm_clk_rptr_rst_b</tt><br><tt>- I i_hqm_master_hqm_clk_rptr_rst_sync_n/rst_n</tt><br><tt>- I i_hqm_visa/hqm_clk_rptr_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_clk_throttle</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_freerun_clk_enable_and2/clki0[0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_clk_ungate</tt></td>
<td nowrap><tt>- O hqm_clk_ungate</tt><br><tt>- I i_hqm_master_hqm_clk_ungate_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_flr_prep</tt></td>
<td nowrap><tt>- O hqm_flr_prep</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_gated_local_override</tt></td>
<td nowrap><tt>- O hqm_gated_local_override</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_gated_rst_b</tt></td>
<td nowrap><tt>- O hqm_gated_rst_b</tt><br><tt>- I i_hqm_sif/hqm_gated_rst_b</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[0]</tt><br><tt>- I i_hqm_visa/hqm_gated_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_gclock_enable</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_freerun_clk_enable_and2/clki1[0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_pgcbunit_visa[23:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_pgcbunit_visa[23:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_pmsm_visa[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_pmsm_visa[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_proc_clkreq_b</tt></td>
<td nowrap><tt>- I i_hqm_sif/hqm_proc_idle</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_proc_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_sif/hqm_proc_reset_done</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_proc_reset_done_sync_hqm</tt></td>
<td nowrap><tt>- O hqm_proc_reset_done_sync_hqm</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[42]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_pwrgood_rst_b</tt></td>
<td nowrap><tt>- I i_hqm_pwrgood_rst_b_buf/a</tt><br><tt>- I i_hqm_visa/hqm_pwrgood_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_shields_up</tt></td>
<td nowrap><tt>- I i_hqm_sif/hqm_flr_prep</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/hqm_triggers[9:0]</tt></td>
<td nowrap><I>logic 'open'</I></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/master_chp_timestamp[15:0]</tt></td>
<td nowrap><tt>- O master_chp_timestamp[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/mstr_cfg_req_down[92:0]</tt></td>
<td nowrap><tt>- O mstr_cfg_req_down[92:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/mstr_cfg_req_down_read</tt></td>
<td nowrap><tt>- O mstr_cfg_req_down_read</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/mstr_cfg_req_down_write</tt></td>
<td nowrap><tt>- O mstr_cfg_req_down_write</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_fet_en_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_fet_en_sequencer/pgcb_fet_en_b</tt><br><tt>- I i_hqm_visa/pgcb_fet_en_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_fet_en_b_out</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[6]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_force_rst_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[2]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_hqm_pwrgate_active</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[4]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_isol_en</tt></td>
<td nowrap><tt>- O i_hqm_master_pgcb_isol_en</tt><br><tt>- I i_hqm_visa/pgcb_isol_en</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pgcb_isol_en_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[3]</tt><br><tt>- O i_hqm_master_pgcb_isol_en_b</tt><br><tt>- I i_hqm_visa/pgcb_isol_en_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pm_allow_ing_drop</tt></td>
<td nowrap><tt>- I i_hqm_sif/pm_allow_ing_drop</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pm_fsm_active</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_in[1]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pm_fsm_d0tod3_ok</tt></td>
<td nowrap><tt>- I i_hqm_sif/pm_fsm_d0tod3_ok</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pm_fsm_d3tod0_ok</tt></td>
<td nowrap><tt>- I i_hqm_sif/pm_fsm_d3tod0_ok</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pm_fsm_in_run</tt></td>
<td nowrap><tt>- I i_hqm_sif/pm_fsm_in_run</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/prdata[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/prdata[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/prdata_par</tt></td>
<td nowrap><tt>- I i_hqm_sif/prdata_par</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pready</tt></td>
<td nowrap><tt>- I i_hqm_sif/pready</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/pslverr</tt></td>
<td nowrap><tt>- I i_hqm_sif/pslverr</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_cdc_clk_enable</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[12]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_clk_enable</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[9]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_clk_throttle</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[10]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_flr_prep</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[14]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_gated_local_override</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[13]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_gclock_enable</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[11]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_proc_idle</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[45]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_hqm_proc_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[46]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_pm_ip_clk_halt_b_2_rpt_0_iosf</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[15]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master/visa_str_prim_clk_enable</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[8]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_clkfree/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/hqm_freerun_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_master_fscan_isol_ctrl</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_isol_ctrl</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_master_fscan_isol_lat_ctrl</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_isol_lat_ctrl</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_master_fscan_ret_ctrl</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_ret_ctrl</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_cdc_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_cdc_enable_and2/clki0[0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_cdc_clkgate/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/hqm_cdc_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_cdc_enable_and2/clko[0]</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_cdc_clkgate/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_clk_rptr_rst_sync_n/rst_n_sync</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_cdc_clk_enable_rptr/rst_n</tt><br><tt>- I i_hqm_master_hqm_cdc_enable_and2/clki1[0]</tt><br><tt>- I i_hqm_master_hqm_clk_ungate_rptr/rst_n</tt><br><tt>- I i_hqm_master_hqm_freerun_clk_enable_rptr/rst_n</tt><br><tt>- I i_hqm_master_hqm_inp_gated_clk_enable_rptr/rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_clk_ungate_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master_clkfree/cfg_clkungate</tt><br><tt>- I i_hqm_master_hqm_cdc_clkgate/cfg_clkungate</tt><br><tt>- I i_hqm_master_hqm_inp_clkgate/cfg_clkungate</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_freerun_clk_enable_and2/clko[0]</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_freerun_clk_enable_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_freerun_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master_clkfree/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_inp_clkgate/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/hqm_inp_gated_clk</tt><br><tt>- I i_hqm_sif/hqm_inp_gated_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_hqm_inp_gated_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master_hqm_inp_clkgate/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_prim_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master/prim_clk_enable</tt><br><tt>- I i_hqm_master_prim_clkgate/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_prim_clk_ungate_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_master_prim_clkgate/cfg_clkungate</tt><br><tt>- I i_hqm_sif_prim_clkgate/cfg_clkungate</tt><br><tt>- I i_hqm_sif_prim_clknonflr/cfg_clkungate</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_prim_clkgate/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/prim_gated_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_master_side_rst_sync_prim_n/rst_n_sync</tt></td>
<td nowrap><tt>- I i_hqm_master_prim_clk_enable_rptr/rst_n</tt><br><tt>- I i_hqm_master_prim_clk_ungate_rptr/rst_n</tt><br><tt>- I i_hqm_sif_nonflr_clk_enable_rptr/rst_n</tt><br><tt>- I i_hqm_sif_prim_clk_enable_rptr/rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_pwrgood_rst_b_buf/o</tt></td>
<td nowrap><tt>- O i_hqm_pwrgood_rst_b_buf_o</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/cdc_side_jta_clkgate_ovrd</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[1]</tt></td>
<td nowrap><tt>- I i_hqm_master/cdc_hqm_jta_clkgate_ovrd</tt><br><tt>- I i_hqm_sif/cdc_prim_jta_clkgate_ovrd</tt><br><tt>- I i_hqm_visa/cdc_hqm_jta_clkgate_ovrd</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[2]</tt></td>
<td nowrap><tt>- I i_hqm_master/cdc_hqm_jta_force_clkreq</tt><br><tt>- I i_hqm_sif/cdc_prim_jta_force_clkreq</tt><br><tt>- I i_hqm_sif/prim_jta_force_clkreq</tt><br><tt>- I i_hqm_visa/cdc_hqm_jta_force_clkreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[3]</tt></td>
<td nowrap><tt>- I i_hqm_sif/prim_jta_force_creditreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[4]</tt></td>
<td nowrap><tt>- I i_hqm_sif/prim_jta_force_notidle</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[5]</tt></td>
<td nowrap><tt>- I i_hqm_sif/prim_jta_force_idle</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[11]</tt></td>
<td nowrap><tt>- I i_hqm_sif/gpsb_jta_clkgate_ovrd</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[12]</tt></td>
<td nowrap><tt>- I i_hqm_sif/cdc_side_jta_force_clkreq</tt><br><tt>- I i_hqm_sif/gpsb_jta_force_clkreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[13]</tt></td>
<td nowrap><tt>- I i_hqm_sif/gpsb_jta_force_creditreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[14]</tt></td>
<td nowrap><tt>- I i_hqm_sif/gpsb_jta_force_notidle</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[15]</tt></td>
<td nowrap><tt>- I i_hqm_sif/gpsb_jta_force_idle</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_iosfsb_ism/func_po[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_rtdr_iosfsb_ism/func_pi[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_rtdr_iosfsb_ism/tdo</tt></td>
<td nowrap><tt>* O rtdr_iosfsb_ism_tdo</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[1]</tt></td>
<td nowrap><tt>- I i_hqm_master/fdfx_pgcb_bypass</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[2]</tt></td>
<td nowrap><tt>- I i_hqm_master/fdfx_pgcb_ovr</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[3]</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_fet_on</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[4]</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_fet_en_sel</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[10:5]</tt></td>
<td nowrap><tt>- I i_hqm_AW_viewpin_mux/mux_sel[5:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[11]</tt></td>
<td nowrap><tt>- I i_hqm_master/hw_reset_force_pwr_on</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_tapconfig/func_po[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_rtdr_tapconfig/func_pi[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_rtdr_tapconfig/tdo</tt></td>
<td nowrap><tt>* O rtdr_tapconfig_tdo</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_taptrigger/func_po[29:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_trigger_mask[29:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_taptrigger/func_po[30]</tt></td>
<td nowrap><tt>- I i_hqm_master/fscan_trigger_mask_v</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_rtdr_taptrigger/func_po[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_rtdr_taptrigger/func_pi[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_rtdr_taptrigger/tdo</tt></td>
<td nowrap><tt>* O rtdr_taptrigger_tdo</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/flr_triggered</tt></td>
<td nowrap><tt>- I i_hqm_master/flr_triggered</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/fuse_force_on</tt></td>
<td nowrap><tt>- I i_hqm_master/fuse_force_on</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/fuse_proc_disable</tt></td>
<td nowrap><tt>- I i_hqm_master/fuse_proc_disable</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_meom</tt></td>
<td nowrap><tt>* O gpsb_meom</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_mnpput</tt></td>
<td nowrap><tt>* O gpsb_mnpput</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_mparity</tt></td>
<td nowrap><tt>* O gpsb_mparity</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_mpayload[7:0]</tt></td>
<td nowrap><tt>* O gpsb_mpayload[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_mpcput</tt></td>
<td nowrap><tt>* O gpsb_mpcput</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_side_ism_agent[2:0]</tt></td>
<td nowrap><tt>* O gpsb_side_ism_agent[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_tnpcup</tt></td>
<td nowrap><tt>* O gpsb_tnpcup</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/gpsb_tpccup</tt></td>
<td nowrap><tt>* O gpsb_tpccup</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/hcw_enq_in_data[160:0]</tt></td>
<td nowrap><tt>- O hcw_enq_in_data[160:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/hcw_enq_in_v</tt></td>
<td nowrap><tt>- O hcw_enq_in_v</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/hqm_pm_adr_ack</tt></td>
<td nowrap><tt>- O hqm_pm_adr_ack</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/hqm_sif_visa[679:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_sif_visa[679:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/hqm_triggers[9:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/hqm_triggers_in[9:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/ip_ready</tt></td>
<td nowrap><tt>- O ip_ready</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/master_ctl[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/master_ctl[31:0]</tt><br><tt>- I i_hqm_visa/master_ctl[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/master_ctl_load</tt></td>
<td nowrap><tt>- I i_hqm_master/master_ctl_load</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/paddr[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/paddr[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pci_cfg_pmsixctl_fm</tt></td>
<td nowrap><tt>- O pci_cfg_pmsixctl_fm</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pci_cfg_pmsixctl_msie</tt></td>
<td nowrap><tt>- O pci_cfg_pmsixctl_msie</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pci_cfg_sciov_en</tt></td>
<td nowrap><tt>- O pci_cfg_sciov_en</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/penable</tt></td>
<td nowrap><tt>- I i_hqm_master/penable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pm_state[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/pm_state[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/prim_clk_enable</tt></td>
<td nowrap><tt>- I i_hqm_master_prim_clk_enable_rptr/data</tt><br><tt>- O prim_clk_enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/prim_clk_enable_cdc</tt></td>
<td nowrap><tt>- I i_hqm_sif_nonflr_clk_enable_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/prim_clk_enable_sys</tt></td>
<td nowrap><tt>- I i_hqm_sif_prim_clk_enable_rptr/data</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/prim_clk_ungate</tt></td>
<td nowrap><tt>- I i_hqm_master_prim_clk_ungate_rptr/data</tt><br><tt>- O prim_clk_ungate</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/prim_clkreq</tt></td>
<td nowrap><tt>* O prim_clkreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/prim_gated_rst_b</tt></td>
<td nowrap><tt>- I i_hqm_master/prim_gated_rst_b</tt><br><tt>- I i_hqm_visa/prim_gated_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/psel</tt></td>
<td nowrap><tt>- I i_hqm_master/psel</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/puser[19:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/puser[19:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pwdata[31:0]</tt></td>
<td nowrap><tt>- I i_hqm_master/pwdata[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/pwrite</tt></td>
<td nowrap><tt>- I i_hqm_master/pwrite</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/reset_prep_ack</tt></td>
<td nowrap><tt>- O reset_prep_ack</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_wdata[65:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_wdata[65:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_data_fifo_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_data_fifo_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_wdata[19:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_wdata[19:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ibcpl_hdr_fifo_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ibcpl_hdr_fifo_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_wdata[128:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_wdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data0_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data0_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_wdata[128:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_wdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data1_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data1_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_wdata[128:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_wdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data2_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data2_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_wdata[128:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_wdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_data3_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_data3_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_wdata[152:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_wdata[152:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hdr_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hdr_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_raddr[6:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_raddr[6:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_waddr[6:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_waddr[6:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_wdata[34:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_wdata[34:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_mstr_ll_hpa_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_mstr_ll_hpa_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_raddr[2:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_raddr[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_waddr[2:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_waddr[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_wdata[32:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_wdata[32:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_npdata_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_npdata_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_raddr[2:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_raddr[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_waddr[2:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_waddr[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_wdata[157:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_wdata[157:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_nphdr_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_nphdr_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_raddr[4:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_raddr[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_waddr[4:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_waddr[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_wdata[263:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_wdata[263:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_pdata_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_pdata_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_wdata[152:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_wdata[152:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_ri_tlq_fifo_phdr_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_ri_tlq_fifo_phdr_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_raddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_raddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_waddr[7:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_waddr[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_wdata[9:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_wdata[9:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_scrbd_mem_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_scrbd_mem_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data0_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data0_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data1_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data1_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data2_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data2_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data3_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data3_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data4_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data4_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data5_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data5_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data6_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data6_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_wdata[38:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_wdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_data7_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_data7_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag0_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag0_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag1_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag1_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag2_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag2_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag3_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag3_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag4_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag4_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag5_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag5_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag6_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag6_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_raddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_raddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_rclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_rclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_rclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_rclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_re</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_re</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_waddr[3:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_waddr[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_wclk</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_wclk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_wclk_rst_n</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_wclk_rst_n</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_wdata[84:0]</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_wdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/rf_tlb_tag7_4k_we</tt></td>
<td nowrap><tt>- O i_hqm_sif_rf_tlb_tag7_4k_we</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_data_block</tt></td>
<td nowrap><tt>* O sfi_rx_data_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_data_crd_rtn_fc_id[1:0]</tt></td>
<td nowrap><tt>* O sfi_rx_data_crd_rtn_fc_id[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_data_crd_rtn_valid</tt></td>
<td nowrap><tt>* O sfi_rx_data_crd_rtn_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_data_crd_rtn_value[3:0]</tt></td>
<td nowrap><tt>* O sfi_rx_data_crd_rtn_value[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_data_crd_rtn_vc_id[4:0]</tt></td>
<td nowrap><tt>* O sfi_rx_data_crd_rtn_vc_id[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_hdr_block</tt></td>
<td nowrap><tt>* O sfi_rx_hdr_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_hdr_crd_rtn_fc_id[1:0]</tt></td>
<td nowrap><tt>* O sfi_rx_hdr_crd_rtn_fc_id[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_hdr_crd_rtn_valid</tt></td>
<td nowrap><tt>* O sfi_rx_hdr_crd_rtn_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_hdr_crd_rtn_value[3:0]</tt></td>
<td nowrap><tt>* O sfi_rx_hdr_crd_rtn_value[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_hdr_crd_rtn_vc_id[4:0]</tt></td>
<td nowrap><tt>* O sfi_rx_hdr_crd_rtn_vc_id[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_rx_empty</tt></td>
<td nowrap><tt>* O sfi_rx_rx_empty</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_rxcon_ack</tt></td>
<td nowrap><tt>* O sfi_rx_rxcon_ack</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_rx_rxdiscon_nack</tt></td>
<td nowrap><tt>* O sfi_rx_rxdiscon_nack</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data[255:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data[255:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_aux_parity</tt></td>
<td nowrap><tt>* O sfi_tx_data_aux_parity</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_crd_rtn_block</tt></td>
<td nowrap><tt>* O sfi_tx_data_crd_rtn_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_early_valid</tt></td>
<td nowrap><tt>* O sfi_tx_data_early_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_edb[7:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_edb[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_end[7:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_end[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_info_byte[7:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_info_byte[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_parity[3:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_parity[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_poison[7:0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_poison[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_start[0]</tt></td>
<td nowrap><tt>* O sfi_tx_data_start</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_data_valid</tt></td>
<td nowrap><tt>* O sfi_tx_data_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_hdr_crd_rtn_block</tt></td>
<td nowrap><tt>* O sfi_tx_hdr_crd_rtn_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_hdr_early_valid</tt></td>
<td nowrap><tt>* O sfi_tx_hdr_early_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_hdr_info_bytes[15:0]</tt></td>
<td nowrap><tt>* O sfi_tx_hdr_info_bytes[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_hdr_valid</tt></td>
<td nowrap><tt>* O sfi_tx_hdr_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_header[255:0]</tt></td>
<td nowrap><tt>* O sfi_tx_header[255:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/sfi_tx_txcon_req</tt></td>
<td nowrap><tt>* O sfi_tx_txcon_req</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/side_clkreq</tt></td>
<td nowrap><tt>* O side_clkreq</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_sif/side_pok</tt></td>
<td nowrap><tt>* O side_pok</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/sif_alarm_data[24:0]</tt></td>
<td nowrap><tt>- O sif_alarm_data[24:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/sif_alarm_v</tt></td>
<td nowrap><tt>- O sif_alarm_v</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif/write_buffer_mstr_ready</tt></td>
<td nowrap><tt>- O write_buffer_mstr_ready</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif_nonflr_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_sif_prim_clknonflr/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif_prim_clk_enable_rptr/data_q</tt></td>
<td nowrap><tt>- I i_hqm_sif_prim_clkgate/enable</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif_prim_clkgate/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_sif/prim_gated_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_sif_prim_clknonflr/gated_clk</tt></td>
<td nowrap><tt>- I i_hqm_sif/prim_nonflr_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ibcpl_data_fifo_rdata[65:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ibcpl_data_fifo_rdata[65:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ibcpl_hdr_fifo_rdata[19:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ibcpl_hdr_fifo_rdata[19:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_data0_rdata[128:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_data0_rdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_data1_rdata[128:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_data1_rdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_data2_rdata[128:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_data2_rdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_data3_rdata[128:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_data3_rdata[128:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_hdr_rdata[152:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_hdr_rdata[152:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_mstr_ll_hpa_rdata[34:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_mstr_ll_hpa_rdata[34:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ri_tlq_fifo_npdata_rdata[32:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ri_tlq_fifo_npdata_rdata[32:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ri_tlq_fifo_nphdr_rdata[157:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ri_tlq_fifo_nphdr_rdata[157:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ri_tlq_fifo_pdata_rdata[263:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ri_tlq_fifo_pdata_rdata[263:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_ri_tlq_fifo_phdr_rdata[152:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_ri_tlq_fifo_phdr_rdata[152:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_scrbd_mem_rdata[9:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_scrbd_mem_rdata[9:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data0_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data0_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data1_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data1_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data2_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data2_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data3_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data3_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data4_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data4_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data5_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data5_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data6_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data6_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_data7_4k_rdata[38:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_data7_4k_rdata[38:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag0_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag0_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag1_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag1_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag2_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag2_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag3_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag3_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag4_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag4_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag5_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag5_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag6_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag6_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_sif_rf_tlb_tag7_4k_rdata[84:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/rf_tlb_tag7_4k_rdata[84:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/adtf_dnstream_data[63:0]</tt></td>
<td nowrap><tt>* O adtf_dnstream_data[63:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/adtf_dnstream_header[24:0]</tt></td>
<td nowrap><tt>* O adtf_dnstream_header[24:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/adtf_dnstream_valid</tt></td>
<td nowrap><tt>* O adtf_dnstream_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/atrig_fabric_in_ack[3:0]</tt></td>
<td nowrap><tt>* O atrig_fabric_in_ack[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/atrig_fabric_out[3:0]</tt></td>
<td nowrap><tt>* O atrig_fabric_out[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_visa/avisa_dbgbus0_vcfn[7:0]</tt></td>
<td nowrap><I>logic 'open'</I></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_visa/avisa_dbgbus1_vcfn[7:0]</tt></td>
<td nowrap><I>logic 'open'</I></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_visa/avisa_dbgbus2_vcfn[7:0]</tt></td>
<td nowrap><I>logic 'open'</I></td>
</tr>
<tr>
<td nowrap><tt>- O i_hqm_visa/avisa_dbgbus3_vcfn[7:0]</tt></td>
<td nowrap><I>logic 'open'</I></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/dvp_prdata[31:0]</tt></td>
<td nowrap><tt>* O dvp_prdata[31:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/dvp_pready</tt></td>
<td nowrap><tt>* O dvp_pready</tt></td>
</tr>
<tr>
<td nowrap><tt>* O i_hqm_visa/dvp_pslverr</tt></td>
<td nowrap><tt>* O dvp_pslverr</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_175_174[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[175:174]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_178_177[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[178:177]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_182_181[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[182:181]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_185_184[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[185:184]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_189_188[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[189:188]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_192_191[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[192:191]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_196_195[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[196:195]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_199_198[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[199:198]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_210_209[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[210:209]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_213_212[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[213:212]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_224_223[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[224:223]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_227_226[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[227:226]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_238_237[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[238:237]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_241_240[1:0]</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[241:240]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_252</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[252]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I i_hqm_visa_hqm_core_visa_str_253</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[253]</tt></td>
</tr>
<tr>
<td nowrap><tt>- O i_system_buf_hqm_clk_trunk/o</tt></td>
<td nowrap><tt>- O hqm_clk_trunk</tt><br><tt>- I i_hqm_master/hqm_fullrate_clk</tt><br><tt>- I i_hqm_master_clkfree/clk</tt><br><tt>- I i_hqm_master_hqm_cdc_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_master_hqm_cdc_clkgate/clk</tt><br><tt>- I i_hqm_master_hqm_clk_rptr_rst_sync_n/clk</tt><br><tt>- I i_hqm_master_hqm_clk_ungate_rptr/clk</tt><br><tt>- I i_hqm_master_hqm_freerun_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_master_hqm_inp_clkgate/clk</tt><br><tt>- I i_hqm_master_hqm_inp_gated_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_visa/clk</tt><br><tt>- I i_hqm_visa/hqm_fullrate_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- I interrupt_w_req_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[101]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I interrupt_w_req_valid</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[100]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I iosf_pgcb_clk</tt></td>
<td nowrap><tt>- I i_hqm_sif/pgcb_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_alarm_down_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[246]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_alarm_up_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[251]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[193]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[194]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[197]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_dp_sch_dir_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[137]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_dp_sch_dir_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[136]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_dp_sch_rorply_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[141]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_dp_sch_rorply_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[140]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_atq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[143]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_atq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[142]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_rorply_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[139]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_rorply_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[138]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_unoord_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[135]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_nalb_sch_unoord_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[134]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[2]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[66]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[2]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[84]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I lsp_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[2]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[93]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_lsp_enq_lb_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[145]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_lsp_enq_lb_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[144]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_lsp_enq_rorply_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[147]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_lsp_enq_rorply_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[146]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[3]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[67]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[3]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[85]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I nalb_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[3]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[94]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I par_logic_pgcb_fet_en_ack_b</tt></td>
<td nowrap><tt>- I i_hqm_AW_fet_en_sequencer/par_logic_pgcb_fet_en_ack_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I pgcb_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/pgcb_clk</tt><br><tt>- I i_hqm_visa/pgcb_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>- I pgcb_tck</tt></td>
<td nowrap><tt>- I i_hqm_master/pgcb_tck</tt></td>
</tr>
<tr>
<td nowrap><tt>- I pm_hqm_adr_assert</tt></td>
<td nowrap><tt>- I i_hqm_sif/pm_hqm_adr_assert</tt></td>
</tr>
<tr>
<td nowrap><tt>* I pma_safemode</tt></td>
<td nowrap><tt>* I i_hqm_sif/pma_safemode</tt><br><tt>- I i_hqm_visa/pma_safemode</tt></td>
</tr>
<tr>
<td nowrap><tt>* I powergood_rst_b</tt></td>
<td nowrap><tt>* I i_hqm_sif/powergood_rst_b</tt><br><tt>- I i_hqm_visa/powergood_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I prim_clk</tt></td>
<td nowrap><tt>- I i_hqm_master/prim_freerun_clk</tt><br><tt>- I i_hqm_master_prim_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_master_prim_clk_ungate_rptr/clk</tt><br><tt>- I i_hqm_master_prim_clkgate/clk</tt><br><tt>- I i_hqm_master_side_rst_sync_prim_n/clk</tt><br><tt>- I i_hqm_sif/prim_freerun_clk</tt><br><tt>- I i_hqm_sif_nonflr_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_sif_prim_clk_enable_rptr/clk</tt><br><tt>- I i_hqm_sif_prim_clkgate/clk</tt><br><tt>- I i_hqm_sif_prim_clknonflr/clk</tt><br><tt>- I i_hqm_visa/prim_freerun_clk</tt><br><tt>- I i_system_buf_hqm_clk_trunk/a</tt></td>
</tr>
<tr>
<td nowrap><tt>* I prim_clkack</tt></td>
<td nowrap><tt>* I i_hqm_sif/prim_clkack</tt></td>
</tr>
<tr>
<td nowrap><tt>* I prim_pwrgate_pmc_wake</tt></td>
<td nowrap><tt>* I i_hqm_sif/prim_pwrgate_pmc_wake</tt></td>
</tr>
<tr>
<td nowrap><tt>* I prim_rst_b</tt></td>
<td nowrap><tt>* I i_hqm_sif/prim_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I prochot</tt></td>
<td nowrap><tt>- I i_hqm_master/prochot</tt><br><tt>- I i_hqm_visa/prochot</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_alarm_down_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[248]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_alarm_up_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[247]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_aqed_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[161]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_aqed_enq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[160]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[221]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[222]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[225]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_chp_sch_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[159]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_chp_sch_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[158]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[6]</tt><br><tt>- I i_hqm_master/mstr_hqm_reset_done[7]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[70]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[6]</tt><br><tt>- I i_hqm_master/mstr_unit_idle[7]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[88]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I qed_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[6]</tt><br><tt>- I i_hqm_master/mstr_unit_pipeidle[7]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[97]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_alarm_down_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[244]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_alarm_up_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[249]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[186]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[187]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[190]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_dp_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[128]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_dp_enq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[127]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_dqed_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[133]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_lsp_reordercmp_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[171]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_lsp_reordercmp_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[170]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_nalb_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[130]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_nalb_enq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[129]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_qed_dqed_enq_v</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[131]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_qed_enq_ready</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[132]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_qed_force_clockon</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[43]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[1]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[65]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_unit_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[1]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[83]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I rop_unit_pipeidle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_pipeidle[1]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[92]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_capturedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/capturedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_irdec</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/irdec</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_shiftdr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/shiftdr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_tck</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/tck</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_tdi</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/tdi</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_trst_b</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/trstb</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_iosfsb_ism_updatedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_iosfsb_ism/updatedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_capturedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/capturedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_irdec</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/irdec</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_shiftdr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/shiftdr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_tck</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/tck</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_tdi</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/tdi</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_trst_b</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/trstb</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_tapconfig_updatedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_tapconfig/updatedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_capturedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/capturedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_irdec</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/irdec</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_shiftdr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/shiftdr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_tck</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/tck</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_tdi</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/tdi</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_trst_b</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/trstb</tt></td>
</tr>
<tr>
<td nowrap><tt>* I rtdr_taptrigger_updatedr</tt></td>
<td nowrap><tt>* I i_hqm_rtdr_taptrigger/updatedr</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data[255:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data[255:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_aux_parity</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_aux_parity</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_crd_rtn_block</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_crd_rtn_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_early_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_early_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_edb[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_edb[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_end[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_end[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_info_byte[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_info_byte[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_parity[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_parity[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_poison[7:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_poison[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_start</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_start[0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_data_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_data_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_hdr_crd_rtn_block</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_hdr_crd_rtn_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_hdr_early_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_hdr_early_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_hdr_info_bytes[15:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_hdr_info_bytes[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_hdr_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_hdr_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_header[255:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_header[255:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_rx_txcon_req</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_rx_txcon_req</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_data_block</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_data_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_data_crd_rtn_fc_id[1:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_data_crd_rtn_fc_id[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_data_crd_rtn_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_data_crd_rtn_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_data_crd_rtn_value[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_data_crd_rtn_value[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_data_crd_rtn_vc_id[4:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_data_crd_rtn_vc_id[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_hdr_block</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_hdr_block</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_hdr_crd_rtn_fc_id[1:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_hdr_crd_rtn_fc_id[1:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_hdr_crd_rtn_valid</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_hdr_crd_rtn_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_hdr_crd_rtn_value[3:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_hdr_crd_rtn_value[3:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_hdr_crd_rtn_vc_id[4:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_hdr_crd_rtn_vc_id[4:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_rx_empty</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_rx_empty</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_rxcon_ack</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_rxcon_ack</tt></td>
</tr>
<tr>
<td nowrap><tt>* I sfi_tx_rxdiscon_nack</tt></td>
<td nowrap><tt>* I i_hqm_sif/sfi_tx_rxdiscon_nack</tt></td>
</tr>
<tr>
<td nowrap><tt>* I side_clk</tt></td>
<td nowrap><tt>* I i_hqm_sif/side_clk</tt><br><tt>- I i_hqm_visa/side_clk</tt></td>
</tr>
<tr>
<td nowrap><tt>* I side_clkack</tt></td>
<td nowrap><tt>* I i_hqm_sif/side_clkack</tt></td>
</tr>
<tr>
<td nowrap><tt>* I side_pwrgate_pmc_wake</tt></td>
<td nowrap><tt>* I i_hqm_sif/side_pwrgate_pmc_wake</tt></td>
</tr>
<tr>
<td nowrap><tt>* I side_rst_b</tt></td>
<td nowrap><tt>- I i_hqm_master/side_rst_b</tt><br><tt>- I i_hqm_master_side_rst_sync_prim_n/rst_n</tt><br><tt>* I i_hqm_sif/side_rst_b</tt><br><tt>- I i_hqm_visa/side_rst_b</tt></td>
</tr>
<tr>
<td nowrap><tt>- I sif_alarm_ready</tt></td>
<td nowrap><tt>- I i_hqm_sif/sif_alarm_ready</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_16b_portids</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_16b_portids</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_cmpl_sai[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_cmpl_sai[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_csr_cp[63:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_csr_cp[63:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_csr_rac[63:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_csr_rac[63:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_csr_wac[63:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_csr_wac[63:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_device_id[15:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_device_id[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I strap_hqm_do_serr_dstid[15:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/strap_hqm_do_serr_dstid[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_do_serr_rs</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_do_serr_rs[0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_do_serr_sai[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_do_serr_sai[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_do_serr_sairs_valid</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_do_serr_sairs_valid</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_do_serr_tag[2:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_do_serr_tag[2:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I strap_hqm_err_sb_dstid[15:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/strap_hqm_err_sb_dstid[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_err_sb_sai[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_err_sb_sai[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_force_pok_sai_0[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_force_pok_sai_0[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_force_pok_sai_1[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_force_pok_sai_1[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>* I strap_hqm_gpsb_srcid[15:0]</tt></td>
<td nowrap><tt>* I i_hqm_sif/strap_hqm_gpsb_srcid[15:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_resetprep_ack_sai[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_resetprep_ack_sai[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_resetprep_sai_0[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_resetprep_sai_0[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_resetprep_sai_1[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_resetprep_sai_1[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_hqm_tx_sai[7:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_hqm_tx_sai[7:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I strap_no_mgmt_acks</tt></td>
<td nowrap><tt>- I i_hqm_sif/strap_no_mgmt_acks</tt></td>
</tr>
<tr>
<td nowrap><tt>- I system_cfg_req_down_read</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[172]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I system_cfg_req_down_write</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[173]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I system_cfg_rsp_down_ack</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[176]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I system_idle</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_unit_idle[9]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[90]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I system_reset_done</tt></td>
<td nowrap><tt>- I i_hqm_master/mstr_hqm_reset_done[9]</tt><br><tt>- I i_hqm_visa/hqm_core_visa_str[72]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I visa_str_chp_lsp_cmp_data</tt></td>
<td nowrap><tt>- I i_hqm_visa/hqm_core_visa_str[124]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I wd_clkreq</tt></td>
<td nowrap><tt>- I i_hqm_master/wd_clkreq</tt><br><tt>- I i_hqm_visa/wd_clkreq</tt></td>
</tr>
<tr>
<td nowrap><tt>- I write_buffer_mstr[638:0]</tt></td>
<td nowrap><tt>- I i_hqm_sif/write_buffer_mstr[638:0]</tt></td>
</tr>
<tr>
<td nowrap><tt>- I write_buffer_mstr_v</tt></td>
<td nowrap><tt>- I i_hqm_sif/write_buffer_mstr_v</tt></td>
</tr>
</table>
<div align=right><a href="#TOP">Top of report.</a></div>

<HR WIDTH="100%">
<table COLS=2 WIDTH="100%" >
  <tr>
   <td><IMG SRC="./synopsys_logo.gif" ALT="Synopsys"></td>
   <td><div align=right>coreAssembler</div></td>
  </tr>
</table>
</BODY></HTML>

