Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/clkSub.vhd" in Library work.
Architecture behavioral of Entity clksub is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/valsplit.vhd" in Library work.
Architecture behavioral of Entity valsplit is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/posXadd.vhd" in Library work.
Architecture behavioral of Entity posxadd is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/digit.vhd" in Library work.
Architecture behavioral of Entity digit is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/mover.vhd" in Library work.
Architecture behavioral of Entity mover is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/clkDiv.vhd" in Library work.
Architecture behavioral of Entity clkdiv is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/rectangle.vhd" in Library work.
Architecture behavioral of Entity rectangle is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/CellCount.vhd" in Library work.
Architecture behavioral of Entity cellcount is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/grid.vhd" in Library work.
Entity <grid> compiled.
Entity <grid> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/shapes.vhd" in Library work.
Architecture behavioral of Entity shapes is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/move.vhd" in Library work.
Architecture behavioral of Entity move is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/valInc.vhd" in Library work.
Architecture behavioral of Entity valinc is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/Hex32.vhd" in Library work.
Architecture behavioral of Entity hex32 is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/controlVGA.vhd" in Library work.
Architecture rtl of Entity controlvga is up to date.
Compiling vhdl file "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <grid> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shapes> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <move> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <valInc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Hex32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlVGA> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CellCount> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkDiv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rectangle> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mover> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <valsplit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <posXadd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <digit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkSub> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <grid> in library <work> (Architecture <behavioral>).
Entity <grid> analyzed. Unit <grid> generated.

Analyzing Entity <CellCount> in library <work> (Architecture <behavioral>).
Entity <CellCount> analyzed. Unit <CellCount> generated.

Analyzing Entity <shapes> in library <work> (Architecture <behavioral>).
Entity <shapes> analyzed. Unit <shapes> generated.

Analyzing Entity <clkDiv> in library <work> (Architecture <behavioral>).
Entity <clkDiv> analyzed. Unit <clkDiv> generated.

Analyzing Entity <rectangle> in library <work> (Architecture <behavioral>).
Entity <rectangle> analyzed. Unit <rectangle> generated.

Analyzing Entity <move> in library <work> (Architecture <behavioral>).
Entity <move> analyzed. Unit <move> generated.

Analyzing Entity <mover> in library <work> (Architecture <behavioral>).
Entity <mover> analyzed. Unit <mover> generated.

Analyzing Entity <clkSub> in library <work> (Architecture <behavioral>).
Entity <clkSub> analyzed. Unit <clkSub> generated.

Analyzing Entity <valInc> in library <work> (Architecture <behavioral>).
Entity <valInc> analyzed. Unit <valInc> generated.

Analyzing Entity <Hex32> in library <work> (Architecture <behavioral>).
Entity <Hex32> analyzed. Unit <Hex32> generated.

Analyzing Entity <valsplit> in library <work> (Architecture <behavioral>).
Entity <valsplit> analyzed. Unit <valsplit> generated.

Analyzing Entity <posXadd> in library <work> (Architecture <behavioral>).
Entity <posXadd> analyzed. Unit <posXadd> generated.

Analyzing Entity <digit> in library <work> (Architecture <behavioral>).
Entity <digit> analyzed. Unit <digit> generated.

Analyzing Entity <controlVGA> in library <work> (Architecture <rtl>).
Entity <controlVGA> analyzed. Unit <controlVGA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <valInc>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/valInc.vhd".
    Found 32-bit up counter for signal <val>.
    Found 32-bit comparator greatequal for signal <cpthsup50M$cmp_ge0000> created at line 48.
    Found 32-bit register for signal <valNext>.
    Found 32-bit adder for signal <valNextNext$addsub0000> created at line 50.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <valInc> synthesized.


Synthesizing Unit <controlVGA>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/controlVGA.vhd".
    Found 1-bit register for signal <beamValid>.
    Found 10-bit register for signal <beamX>.
    Found 10-bit register for signal <beamY>.
    Found 1-bit register for signal <bOut>.
    Found 1-bit register for signal <gOut>.
    Found 1-bit register for signal <rOut>.
    Found 10-bit subtractor for signal <beamX$sub0000> created at line 126.
    Found 10-bit subtractor for signal <beamY$sub0000> created at line 127.
    Found 1-bit register for signal <ckdiv2>.
    Found 10-bit register for signal <cpth>.
    Found 10-bit adder for signal <cpthmux$addsub0000> created at line 92.
    Found 10-bit comparator greatequal for signal <cpthsup138$cmp_ge0000> created at line 99.
    Found 10-bit comparator greatequal for signal <cpthsup778$cmp_ge0000> created at line 100.
    Found 10-bit comparator greatequal for signal <cpthsup794$cmp_ge0000> created at line 101.
    Found 10-bit comparator greatequal for signal <cpthsup95$cmp_ge0000> created at line 98.
    Found 10-bit up counter for signal <cptv>.
    Found 10-bit comparator greatequal for signal <cptvsup2$cmp_ge0000> created at line 113.
    Found 10-bit comparator greatequal for signal <cptvsup36$cmp_ge0000> created at line 114.
    Found 10-bit comparator greatequal for signal <cptvsup516$cmp_ge0000> created at line 115.
    Found 10-bit comparator greatequal for signal <cptvsup525$cmp_ge0000> created at line 116.
    Summary:
	inferred   1 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <controlVGA> synthesized.


Synthesizing Unit <CellCount>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/CellCount.vhd".
Unit <CellCount> synthesized.


Synthesizing Unit <clkDiv>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/clkDiv.vhd".
    Found 1-bit register for signal <clkd>.
    Found 32-bit comparator greater for signal <overflow$cmp_gt0000> created at line 54.
    Found 32-bit register for signal <val>.
    Found 32-bit adder for signal <valMux$addsub0000> created at line 51.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <clkDiv> synthesized.


Synthesizing Unit <rectangle>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/rectangle.vhd".
    Found 10-bit comparator greater for signal <sig$cmp_gt0000> created at line 55.
    Found 10-bit comparator greater for signal <sig$cmp_gt0001> created at line 55.
    Found 10-bit comparator less for signal <sig$cmp_lt0000> created at line 55.
    Found 10-bit comparator less for signal <sig$cmp_lt0001> created at line 55.
    Summary:
	inferred   4 Comparator(s).
Unit <rectangle> synthesized.


Synthesizing Unit <clkSub>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/clkSub.vhd".
    Found 1-bit register for signal <clks>.
    Found 26-bit comparator equal for signal <flag$cmp_eq0000> created at line 51.
    Found 26-bit register for signal <val>.
    Found 26-bit adder for signal <valMux$addsub0000> created at line 53.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <clkSub> synthesized.


Synthesizing Unit <valsplit>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/valsplit.vhd".
Unit <valsplit> synthesized.


Synthesizing Unit <posXadd>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/posXadd.vhd".
    Found 10-bit adder for signal <posX2>.
    Found 10-bit adder for signal <posX3>.
    Found 10-bit adder for signal <posX4>.
    Found 10-bit adder for signal <posX5>.
    Found 10-bit adder for signal <posX6>.
    Found 10-bit adder for signal <posX7>.
    Found 10-bit adder for signal <posX8>.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <posXadd> synthesized.


Synthesizing Unit <digit>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/digit.vhd".
    Found 8x128-bit ROM for signal <romSig$rom0000>.
    Found 11-bit subtractor for signal <newPosX>.
    Found 11-bit subtractor for signal <newPosY>.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0000> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0001> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0002> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0003> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0004> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0005> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0006> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0007> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0008> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0009> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0010> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0011> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0012> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0013> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0014> created at line 221.
    Found 1-bit 8-to-1 multiplexer for signal <romSig$mux0015> created at line 221.
    Found 11-bit comparator greatequal for signal <sigValid$cmp_ge0000> created at line 220.
    Found 11-bit comparator greatequal for signal <sigValid$cmp_ge0001> created at line 220.
    Found 11-bit comparator less for signal <sigValid$cmp_lt0000> created at line 220.
    Found 11-bit comparator less for signal <sigValid$cmp_lt0001> created at line 220.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <digit> synthesized.


Synthesizing Unit <grid>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/grid.vhd".
WARNING:Xst:647 - Input <beamX<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <beamY<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <beamY<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <posX<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <posY<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <posY<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 120.
    Found 16-bit 8-to-1 multiplexer for signal <sig$varindex0000> created at line 120.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <grid> synthesized.


Synthesizing Unit <shapes>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/shapes.vhd".
    Found 10-bit adder for signal <maxX1>.
    Found 10-bit adder for signal <maxY1>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <shapes> synthesized.


Synthesizing Unit <Hex32>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/Hex32.vhd".
Unit <Hex32> synthesized.


Synthesizing Unit <mover>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/mover.vhd".
    Found 10-bit register for signal <pos>.
    Found 10-bit adder for signal <$add0000> created at line 73.
    Found 10-bit subtractor for signal <$sub0000> created at line 73.
    Found 10-bit comparator equal for signal <max$cmp_eq0000> created at line 83.
    Found 10-bit comparator equal for signal <min$cmp_eq0000> created at line 84.
    Found 1-bit register for signal <sens>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mover> synthesized.


Synthesizing Unit <move>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/move.vhd".
Unit <move> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/FONTEILLE/Desktop/ISE/Project1.2/TOP.vhd".
    Found 1-bit register for signal <refreshLife>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 8x128-bit ROM                                         : 8
# Adders/Subtractors                                   : 42
 10-bit adder                                          : 14
 10-bit subtractor                                     : 6
 11-bit subtractor                                     : 16
 26-bit adder                                          : 4
 32-bit adder                                          : 2
# Counters                                             : 2
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 193
 1-bit register                                        : 184
 10-bit register                                       : 3
 26-bit register                                       : 4
 32-bit register                                       : 2
# Comparators                                          : 58
 10-bit comparator equal                               : 8
 10-bit comparator greatequal                          : 8
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 26-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 130
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 128
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 8x128-bit ROM                                         : 8
# Adders/Subtractors                                   : 42
 10-bit adder                                          : 14
 10-bit subtractor                                     : 6
 11-bit subtractor                                     : 16
 26-bit adder                                          : 4
 32-bit adder                                          : 2
# Counters                                             : 2
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 382
 Flip-Flops                                            : 382
# Comparators                                          : 58
 10-bit comparator equal                               : 8
 10-bit comparator greatequal                          : 8
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 26-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 145
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <grid> on signal <grid1<1><1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <GRID1/grid1<1>_1_ren>
   Output signal of FDC instance <GRID1/grid1<1>_1>


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.17 secs
 
--> 

Total memory usage is 281460 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

