Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : timing
        -path full
        -delay max
        -group i2f
        -max_paths 20
        -transition_time
        -capacitance
Design : mkTest
Version: O-2018.06-SP5-4
Date   : Fri May 24 05:06:40 2024
****************************************

Operating Conditions: tsl18fs120_scl_ss   Library: tsl18fs120_scl_ss
Wire Load Model Mode: top

  Startpoint: start__b (input port clocked by CLK)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by CLK)
  Path Group: i2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  input external delay                              2.500      2.500 f
  start__b (in)                 0.020     0.000     0.000      2.500 f
  U13/CO (ad01d1)               0.006     0.168     0.492      2.992 f
  U11/Z (an02d1)                0.005     0.092     0.236      3.228 f
  cout_reg/D (denrq1)                     0.092     0.000      3.228 f
  data arrival time                                            3.228

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  cout_reg/CP (denrq1)                              0.000      9.800 r
  library setup time                               -0.511      9.289
  data required time                                           9.289
  ---------------------------------------------------------------------
  data required time                                           9.289
  data arrival time                                           -3.228
  ---------------------------------------------------------------------
  slack (MET)                                                  6.061


  Startpoint: start__c (input port clocked by CLK)
  Endpoint: s_reg (rising edge-triggered flip-flop clocked by CLK)
  Path Group: i2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  input external delay                              2.500      2.500 f
  start__c (in)                 0.020     0.000     0.000      2.500 f
  U13/S (ad01d1)                0.006     0.161     0.489      2.989 f
  U12/Z (an02d1)                0.005     0.092     0.234      3.222 f
  s_reg/D (denrq1)                        0.092     0.000      3.222 f
  data arrival time                                            3.222

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  s_reg/CP (denrq1)                                 0.000      9.800 r
  library setup time                               -0.511      9.289
  data required time                                           9.289
  ---------------------------------------------------------------------
  data required time                                           9.289
  data arrival time                                           -3.222
  ---------------------------------------------------------------------
  slack (MET)                                                  6.066


  Startpoint: RST_N (input port clocked by CLK)
  Endpoint: s_reg (rising edge-triggered flip-flop clocked by CLK)
  Path Group: i2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  input external delay                              2.500      2.500 f
  RST_N (in)                    0.017     0.000     0.000      2.500 f
  U9/ZN (inv0d0)                0.007     0.430     0.215      2.715 r
  U10/ZN (nr02d1)               0.010     0.157     0.124      2.839 f
  s_reg/ENN (denrq1)                      0.157     0.000      2.839 f
  data arrival time                                            2.839

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  s_reg/CP (denrq1)                                 0.000      9.800 r
  library setup time                               -0.586      9.214
  data required time                                           9.214
  ---------------------------------------------------------------------
  data required time                                           9.214
  data arrival time                                           -2.839
  ---------------------------------------------------------------------
  slack (MET)                                                  6.374


  Startpoint: RST_N (input port clocked by CLK)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by CLK)
  Path Group: i2f
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mkTest             4000                  tsl18fs120_scl_ss

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                             0.000      0.000
  clock network delay (ideal)                       0.000      0.000
  input external delay                              2.500      2.500 f
  RST_N (in)                    0.017     0.000     0.000      2.500 f
  U9/ZN (inv0d0)                0.007     0.430     0.215      2.715 r
  U10/ZN (nr02d1)               0.010     0.157     0.124      2.839 f
  cout_reg/ENN (denrq1)                   0.157     0.000      2.839 f
  data arrival time                                            2.839

  clock CLK (rise edge)                            10.000     10.000
  clock network delay (ideal)                       0.000     10.000
  clock uncertainty                                -0.200      9.800
  cout_reg/CP (denrq1)                              0.000      9.800 r
  library setup time                               -0.586      9.214
  data required time                                           9.214
  ---------------------------------------------------------------------
  data required time                                           9.214
  data arrival time                                           -2.839
  ---------------------------------------------------------------------
  slack (MET)                                                  6.374


1
