// Copyright (C) 2023 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
//

#include "snippets/lowered/pass/init_loops.hpp"

#include "snippets/lowered/linear_ir.hpp"
#include "snippets/lowered/loop_manager.hpp"
#include "snippets/snippets_isa.hpp"
#include "snippets/itt.hpp"

namespace ov {
namespace snippets {
namespace lowered {
namespace pass {

using LoopPort = LinearIR::LoopManager::LoopPort;

namespace {
void filter_ports(std::vector<LoopPort>& loop_entries, std::vector<LoopPort>& loop_exits) {
    std::vector<LoopPort> new_loop_entries;
    std::vector<LoopPort> new_loop_exits;
    new_loop_entries.reserve(loop_entries.size());
    new_loop_exits.reserve(loop_exits.size());

    for (const auto& loop_entry_point : loop_entries) {
        const auto& expr = loop_entry_point.expr_port->get_expr();
        const auto ma = ov::as_type_ptr<op::MemoryAccess>(expr->get_node());
        if (ma && ma->is_memory_access_input_port(loop_entry_point.expr_port->get_index())) {
            new_loop_entries.push_back(loop_entry_point);
        }
    }

    for (const auto& loop_exit_point : loop_exits) {
        const auto& expr = loop_exit_point.expr_port->get_expr();
        const auto ma = ov::as_type_ptr<op::MemoryAccess>(expr->get_node());
        if (ma && ma->is_memory_access_output_port(loop_exit_point.expr_port->get_index())) {
            new_loop_exits.push_back(loop_exit_point);
        }
    }

    loop_entries = new_loop_entries;
    loop_exits = new_loop_exits;
}

int64_t get_dim_stride(const LinearIR::LoopManagerPtr& loop_manager, const std::vector<size_t>& loop_ids,
                       size_t loop_id, size_t dim, size_t dim_idx,
                       const std::vector<size_t>& layout, const std::vector<size_t>& shape) {
    // Example, shape = [3, 384, 64], loop_ids = [2, 1, 0], layout = [0, 1, 2]
    // Loop Info:                            | Pointer increments:
    // - 2: work_amount = 12, dim_idx = 1    | 1 x 64 x 32 - (1 * shape[layout[2]] * 32) where 32 is work_amount of inner splitted Loop
    // - 1: work_amount = 32, dim_idx = 1    | 1 x 64 - (1 * shape[layout[2]])
    // - 0: work_amount = 64, dim_idx = 0    | 1
    // Note that dim_idx enumerates dimensions from the end: 64, 384, 3
    // Firstly, we find all Loop IDs with the same dimension index.
    // The Loop Info's with the same dimension index mean that these Loops split this dimension together.
    // It's possible in Brgemm Blocking by M, for example
    std::vector<size_t> splitted_loops;
    // Inner -> Outer
    for (auto it = loop_ids.rbegin(); it != loop_ids.rend(); ++it) {
        const auto id = *it;
        if (loop_manager->get_loop_info(id)->dim_idx == dim_idx) {
            splitted_loops.push_back(id);
        }
    }

    int64_t stride = 1;
    for (int i = static_cast<int>(layout.size()) - 1; i >= 0; i--) {
        if (layout[i] == dim) {
            // We added work amount of inner splitted Loops
            for (auto id : splitted_loops) {
                if (id == loop_id)
                    break;
                stride *= loop_manager->get_loop_info(id)->work_amount;
            }
            break;
        }
        stride *= static_cast<int64_t>(shape[layout[i]]);
    }
    return stride;
}
}  // namespace

InitLoops::InitLoops() : Pass() {}
std::vector<int64_t> InitLoops::init_ptr_increments(std::vector<LoopPort>& loop_inputs,
                                                    std::vector<LoopPort>& loop_outputs,
                                                    const LinearIR::LoopManagerPtr& loop_manager,
                                                    size_t loop_id, size_t work_amount, size_t dim_idx) {
    std::vector<int64_t> ptr_increments;
    ptr_increments.reserve(loop_inputs.size() + loop_outputs.size());

    for (auto& loop_input : loop_inputs) {
        const auto& port = loop_input.expr_port;
        // For strides we have to use layout from source since source writes data by special rules
        const auto source = *port->get_connected_ports().begin();
        const auto loop_ids = port->get_expr()->get_loop_ids();
        const auto& layout = port->get_descriptor_ptr()->get_layout();
        const auto& shape = port->get_descriptor_ptr()->get_shape();
        const auto& dim = *(layout.rbegin() + dim_idx);
        int64_t ptr_increment = 0;
        // If relevant dim is not broadcasted, then ptr_increment is the dim stride in the new layout
        if (loop_input.is_incremented && !(shape[dim] == 1 && work_amount != 1)) {
            ptr_increment = get_dim_stride(loop_manager, loop_ids, loop_id, dim, dim_idx, source.get_descriptor_ptr()->get_layout(), shape);
        }
        ptr_increments.push_back(ptr_increment);
    }

    for (auto& loop_output : loop_outputs) {
        const auto& port = loop_output.expr_port;
        const auto loop_ids = port->get_expr()->get_loop_ids();
        const auto& layout = port->get_descriptor_ptr()->get_layout();
        const auto& shape = port->get_descriptor_ptr()->get_shape();
        const auto& dim = *(layout.rbegin() + dim_idx);
        int64_t ptr_increment = 0;
        // If relevant dim is not broadcasted, then ptr_increment is the dim stride in the new layout
        if (loop_output.is_incremented && !(shape[dim] == 1 && work_amount != 1)) {
            ptr_increment = get_dim_stride(loop_manager, loop_ids, loop_id, dim, dim_idx, layout, shape);
        }
        ptr_increments.push_back(ptr_increment);
    }
    return ptr_increments;
}

std::vector<int64_t> InitLoops::init_finalization_offsets(const std::vector<int64_t>& ptr_increments, size_t work_amount) {
    std::vector<int64_t> finalization_offsets;
    finalization_offsets.resize(ptr_increments.size());
    for (size_t i = 0; i < ptr_increments.size(); ++i) {
        finalization_offsets[i] = -1 * ptr_increments[i] * work_amount;
    }
    return finalization_offsets;
}

std::vector<int64_t> InitLoops::init_element_type_sizes(const std::vector<LoopPort>& loop_inputs,
                                                        const std::vector<LoopPort>& loop_outputs) {
    std::vector<int64_t> element_types;
    element_types.reserve(loop_inputs.size() + loop_outputs.size());
    for (const auto& in : loop_inputs) {
        const auto& port = in.expr_port;
        element_types.push_back(port->get_expr()->get_node()->get_input_element_type(port->get_index()).size());
    }
    for (const auto& out : loop_outputs) {
        const auto& port = out.expr_port;
        element_types.push_back(port->get_expr()->get_node()->get_output_element_type(port->get_index()).size());
    }
    return element_types;
}

void InitLoops::insertion(LinearIR& linear_ir, const LinearIR::LoopManagerPtr& loop_manager, size_t loop_id, bool has_outer_loop) {
    const auto loop_info = loop_manager->get_loop_info(loop_id);
    auto loop_entries = loop_info->entry_points;
    auto loop_exits = loop_info->exit_points;
    const auto work_amount = loop_info->work_amount;
    const auto work_amount_increment = loop_info->increment;
    const auto dim_idx = loop_info->dim_idx;

    LinearIR::constExprIt loop_begin_pos, loop_end_pos;
    loop_manager->get_loop_bounds(linear_ir, loop_id, loop_begin_pos, loop_end_pos);

    // Remove non MemoryAccess ports since Loop can have only GPR inputs
    filter_ports(loop_entries, loop_exits);

    const auto ptr_increments = init_ptr_increments(loop_entries, loop_exits, loop_manager, loop_id, work_amount, dim_idx);
    const auto finalization_offsets = init_finalization_offsets(ptr_increments, work_amount);
    const auto io_data_sizes = init_element_type_sizes(loop_entries, loop_exits);

    const auto& loop_begin = std::make_shared<op::LoopBegin>();
    const auto& loop_begin_expr = linear_ir.create_expression(loop_begin, std::vector<PortConnectorPtr>{});
    linear_ir.insert(loop_begin_pos, loop_begin_expr);

    const auto& loop_end = std::make_shared<op::LoopEnd>(
            loop_begin->output(0), work_amount, work_amount_increment, ptr_increments, finalization_offsets,
            io_data_sizes, loop_entries.size(), loop_exits.size());
    loop_end->has_outer_loop = has_outer_loop;

    std::vector<PortConnectorPtr> loop_end_inputs;
    for (const auto& expr_point : loop_entries)
        loop_end_inputs.push_back(expr_point.expr_port->get_port_connector_ptr());
    for (const auto& expr_port : loop_exits)
        loop_end_inputs.push_back(expr_port.expr_port->get_port_connector_ptr());
    loop_end_inputs.push_back(loop_begin_expr->get_output_port_connector(0));

    const auto& loop_end_expr = linear_ir.create_expression(loop_end, loop_end_inputs);
    linear_ir.insert(loop_end_pos, loop_end_expr);
}

bool InitLoops::run(LinearIR& linear_ir) {
    OV_ITT_SCOPED_TASK(ov::pass::itt::domains::SnippetsTransform, "Snippets::InitLoops")
    if (linear_ir.empty())
        return false;

    const auto& loop_manager = linear_ir.get_loop_manager();

    std::set<size_t> inserted_loops;
    for (auto expr_it = linear_ir.begin(); expr_it != linear_ir.end(); expr_it++) {
        const auto expr = *expr_it;
        const auto& node = expr->get_node();
        if (ov::is_type<op::LoopBase>(node) ||
            ov::is_type<op::Buffer>(node) ||     // Need to cover Buffer
            ov::is_type<ov::op::v0::Parameter>(node) ||
            ov::is_type<ov::op::v0::Result>(node))
            continue;

        // Outer Loop ----> Inner Loop
        const auto expr_loops = expr->get_loop_ids();
        const auto loop_depth = expr_loops.size();
        for (size_t i = 0; i < loop_depth; ++i) {
            const auto loop_id = expr_loops[i];
            if (inserted_loops.count(loop_id) == 0) {
                const bool has_outer_loop = i > 0 && inserted_loops.find(expr_loops[i - 1]) != inserted_loops.end();
                insertion(linear_ir, loop_manager, loop_id, has_outer_loop);
                inserted_loops.insert(loop_id);  // save Loop ID
            }
        }
    }

    return true;
}

} // namespace pass
} // namespace lowered
} // namespace snippets
} // namespace ov
