// Seed: 1594602377
module module_0 (
    input wire id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  assign id_2 = id_3 == 1;
  wire id_6;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri   id_4,
    output wand  id_5
    , id_10,
    input  wire  id_6,
    input  wor   id_7,
    output tri   id_8
);
  generate
    if (1'b0) begin : id_11
      assign id_11 = id_11;
    end else if (1) begin
      uwire id_12 = id_0;
    end
  endgenerate
  module_0(
      id_6, id_5, id_1, id_6, id_8
  );
endmodule
