read -sv run_verilog_mid/adder_32b_11_71_b93789b4240a23cbdf333d4d6bdff506.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_71_b93789b4240a23cbdf333d4d6bdff506_yosys.v
