Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 22 23:16:08 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab06_control_sets_placed.rpt
| Design       : lab06
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           19 |
| No           | No                    | Yes                    |             102 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             559 |          153 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal          |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  Bus_state_next_reg[3]_i_2_n_0 |                                                   |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                1 |              4 |         4.00 |
|  DISPLAY_reg[6]_i_2_n_0        |                                                   |                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_light_control/Q[0]        |                                                   |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                 | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                 | key_de/key                                        | rst_IBUF         |                4 |             16 |         4.00 |
|  clk_bus_BUFG                  |                                                   | rst_IBUF         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                 |                                                   |                  |               11 |             38 |         3.45 |
|  clk_IBUF_BUFG                 |                                                   | rst_IBUF         |               24 |             70 |         2.92 |
|  clk_IBUF_BUFG                 | key_de/op/E[0]                                    | rst_IBUF         |              142 |            512 |         3.61 |
+--------------------------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


