##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for C8M
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyCLK_6M4HZ
		4.4::Critical Path Report for SPIM_2_IntClock
		4.5::Critical Path Report for SPIM_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyCLK_6M4HZ:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. SPIM_Clk:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. C8M:R)
		5.5::Critical Path Report for (CyCLK_6M4HZ:R vs. CyCLK_6M4HZ:R)
		5.6::Critical Path Report for (SPIM_Clk:R vs. SPIM_Clk:R)
		5.7::Critical Path Report for (C8M:R vs. C8M:R)
		5.8::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 25
Clock: ADC_CLK                               | N/A                   | Target: 13.33 MHz   | 
Clock: ADC_CLK(routed)                       | N/A                   | Target: 13.33 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 80.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 80.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                   | Target: 1.00 MHz    | 
Clock: ADC_SAR_1_theACLK(fixed-function)     | N/A                   | Target: 1.00 MHz    | 
Clock: C8M                                   | Frequency: 53.11 MHz  | Target: 16.00 MHz   | 
Clock: CyADCCLK                              | N/A                   | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 40.29 MHz  | Target: 80.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)             | N/A                   | Target: 80.00 MHz   | 
Clock: CyCLK_6M4HZ                           | Frequency: 35.75 MHz  | Target: 6.15 MHz    | 
Clock: CyCLK_6M4HZ(fixed-function)           | N/A                   | Target: 6.15 MHz    | 
Clock: CyHBUS_40MHZ                          | N/A                   | Target: 40.00 MHz   | 
Clock: CyHBUS_40MHZ(fixed-function)          | N/A                   | Target: 40.00 MHz   | 
Clock: CyHBUS_40MHZ(routed)                  | N/A                   | Target: 40.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 80.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 80.00 MHz   | 
Clock: CyXTAL                                | N/A                   | Target: 12.00 MHz   | 
Clock: SPIM_2_IntClock                       | Frequency: 43.64 MHz  | Target: 2.00 MHz    | 
Clock: SPIM_Clk                              | Frequency: 57.98 MHz  | Target: 5.00 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
C8M              C8M              62500            43670       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        C8M              12500            -609        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        12500            -12322      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyCLK_6M4HZ      12500            2718        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        SPIM_Clk         12500            1765        N/A              N/A         N/A              N/A         N/A              N/A         
CyCLK_6M4HZ      CyCLK_6M4HZ      162500           134525      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_2_IntClock  SPIM_2_IntClock  500000           477085      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_Clk         SPIM_Clk         200000           182753      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
SPI_MISO(0)_PAD  18328         SPIM_2_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase               
----------------  ------------  -----------------------------  
DI(0)_PAD         30002         C8M:R                          
EX7(0)_PAD        22696         SPIM_Clk:R                     
EX8(0)_PAD        23908         SPIM_Clk:R                     
EX9(0)_PAD        25803         SPIM_Clk:R                     
PWMH1(0)_PAD      23214         CyBUS_CLK:R                    
PWMH2(0)_PAD      25146         CyBUS_CLK:R                    
PWMH3(0)_PAD      25433         CyBUS_CLK:R                    
PWML1(0)_PAD      22860         CyBUS_CLK:R                    
PWML2(0)_PAD      25719         CyBUS_CLK:R                    
PWML3(0)_PAD      24320         CyBUS_CLK:R                    
PWR(0)_PAD        24996         CyCLK_6M4HZ(fixed-function):R  
SCL_0(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R    
SCL_1(0)_PAD:out  23925         CyCLK_6M4HZ:R                  
SDA_0(0)_PAD:out  20659         CyBUS_CLK(fixed-function):R    
SDA_1(0)_PAD:out  25109         CyCLK_6M4HZ:R                  
SPI_CLK(0)_PAD    24687         SPIM_2_IntClock:R              
SPI_CS(0)_PAD     24228         SPIM_2_IntClock:R              
SPI_MOSI(0)_PAD   25349         SPIM_2_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for C8M
*********************************
Clock: C8M
Frequency: 53.11 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43670p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell121     1250   1250  43670  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell29      5723   6973  43670  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell29      3350  10323  43670  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  12640  43670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 40.29 MHz | Target: 80.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_0/clk_en
Capture Clock  : currmux_0/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
currmux_0/clk_en                       macrocell70    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyCLK_6M4HZ
*****************************************
Clock: CyCLK_6M4HZ
Frequency: 35.75 MHz | Target: 6.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 134525p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -6010
----------------------------------------------------   ------ 
End-of-path required time (ps)                         156490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21965
-------------------------------------   ----- 
End-of-path arrival time (ps)           21965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell79     1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell17     8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell17     3350  13212  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell21     2537  15749  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell21     3350  19099  134525  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2866  21965  134525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_2_IntClock
*********************************************
Clock: SPIM_2_IntClock
Frequency: 43.64 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 477085p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22415
-------------------------------------   ----- 
End-of-path arrival time (ps)           22415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell36    3646   5586  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell36    3350   8936  477085  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell9  13479  22415  477085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell9        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_Clk
**************************************
Clock: SPIM_Clk
Frequency: 57.98 MHz | Target: 5.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 182753p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -2850
----------------------------------------------   ------ 
End-of-path required time (ps)                   197150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell      1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell24     4319   6259  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell24     3350   9609  182753  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   4788  14397  182753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_0/clk_en
Capture Clock  : currmux_0/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
currmux_0/clk_en                       macrocell70    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyCLK_6M4HZ:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 2718p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#13 vs. CyCLK_6M4HZ:R#2)   12500
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                         8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1020   1020   2718  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8  macrocell85   5252   6272   2718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. SPIM_Clk:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EX6(0)_SYNC/out
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 1765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#16 vs. SPIM_Clk:R#2)   12500
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                      6530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EX6(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
EX6(0)_SYNC/out                     synccell        1020   1020   1765  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/route_si  datapathcell8   3745   4765   1765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. C8M:R)
*****************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : -609p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3470
------------------------------------------   ----- 
End-of-path required time (ps)                9030

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                            synccell         1020   1020   -609  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell33      2965   3985   -609  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell33      3350   7335   -609  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2304   9639   -609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (CyCLK_6M4HZ:R vs. CyCLK_6M4HZ:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 134525p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -6010
----------------------------------------------------   ------ 
End-of-path required time (ps)                         156490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21965
-------------------------------------   ----- 
End-of-path arrival time (ps)           21965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell79     1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell17     8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell17     3350  13212  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell21     2537  15749  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell21     3350  19099  134525  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2866  21965  134525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (SPIM_Clk:R vs. SPIM_Clk:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 182753p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -2850
----------------------------------------------   ------ 
End-of-path required time (ps)                   197150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell      1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell24     4319   6259  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell24     3350   9609  182753  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   4788  14397  182753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1


5.7::Critical Path Report for (C8M:R vs. C8M:R)
***********************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43670p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell121     1250   1250  43670  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell29      5723   6973  43670  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell29      3350  10323  43670  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  12640  43670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 477085p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22415
-------------------------------------   ----- 
End-of-path arrival time (ps)           22415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell36    3646   5586  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell36    3350   8936  477085  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell9  13479  22415  477085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell9        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_0/clk_en
Capture Clock  : currmux_0/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
currmux_0/clk_en                       macrocell70    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_949/clk_en
Capture Clock  : Net_949/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_949/clk_en                         macrocell72    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                             macrocell72         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_948/clk_en
Capture Clock  : Net_948/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_948/clk_en                         macrocell73    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_948/clock_0                                             macrocell73         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_947/clk_en
Capture Clock  : Net_947/clock_0
Path slack     : -12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22722
-------------------------------------   ----- 
End-of-path arrival time (ps)           22722
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_947/clk_en                         macrocell74    7226  22722  -12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_1/clk_en
Capture Clock  : currmux_1/clock_0
Path slack     : -11394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21794
-------------------------------------   ----- 
End-of-path arrival time (ps)           21794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
currmux_1/clk_en                       macrocell69    6299  21794  -11394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_950/clk_en
Capture Clock  : Net_950/clock_0
Path slack     : -11394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21794
-------------------------------------   ----- 
End-of-path arrival time (ps)           21794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_950/clk_en                         macrocell71    6299  21794  -11394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_946/clk_en
Capture Clock  : Net_946/clock_0
Path slack     : -11394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21794
-------------------------------------   ----- 
End-of-path arrival time (ps)           21794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_946/clk_en                         macrocell75    6299  21794  -11394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_946/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_951/clk_en
Capture Clock  : Net_951/clock_0
Path slack     : -11394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10400

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21794
-------------------------------------   ----- 
End-of-path arrival time (ps)           21794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_1290/main_3                        macrocell13    4447  12145  -12322  RISE       1
Net_1290/q                             macrocell13    3350  15495  -12322  RISE       1
Net_951/clk_en                         macrocell76    6299  21794  -11394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_951/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -11016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      8270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19286
-------------------------------------   ----- 
End-of-path arrival time (ps)           19286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3629   7129  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10479  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3677  14156  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19286  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19286  -11016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3629   7129  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10479  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4223  14701   -8261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -7716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14156
-------------------------------------   ----- 
End-of-path arrival time (ps)           14156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell2      3629   7129  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10479  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   3677  14156   -7716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -7662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19662
-------------------------------------   ----- 
End-of-path arrival time (ps)           19662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell3      6547  10177  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  13527  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6135  19662  -7662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : -7503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16493
-------------------------------------   ----- 
End-of-path arrival time (ps)           16493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q             macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:Net_1251_split\/main_1  macrocell52   8977  10227   -7503  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell52   3350  13577   -7503  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell47   2917  16493   -7503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : -6472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12912
-------------------------------------   ----- 
End-of-path arrival time (ps)           12912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0                      datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i                     datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb                 datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:db_csaddr_0\/main_5                     macrocell22     3520   7270  -6472  RISE       1
\PWM_1:PWMUDB:db_csaddr_0\/q                          macrocell22     3350  10620  -6472  RISE       1
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2292  12912  -6472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_1/main_3
Capture Clock  : currmux_1/clock_0
Path slack     : -6069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15059
-------------------------------------   ----- 
End-of-path arrival time (ps)           15059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
currmux_1/main_3                       macrocell69    7361  15059   -6069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_950/main_3
Capture Clock  : Net_950/clock_0
Path slack     : -6069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15059
-------------------------------------   ----- 
End-of-path arrival time (ps)           15059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_950/main_3                         macrocell71    7361  15059   -6069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_946/main_3
Capture Clock  : Net_946/clock_0
Path slack     : -6069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15059
-------------------------------------   ----- 
End-of-path arrival time (ps)           15059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_946/main_3                         macrocell75    7361  15059   -6069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_946/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_951/main_3
Capture Clock  : Net_951/clock_0
Path slack     : -6069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15059
-------------------------------------   ----- 
End-of-path arrival time (ps)           15059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_951/main_3                         macrocell76    7361  15059   -6069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_951/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : -5904p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14894
-------------------------------------   ----- 
End-of-path arrival time (ps)           14894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:Net_1203_split\/main_5  macrocell1    8010   9260  -5904  RISE       1
\QuadDec_1:Net_1203_split\/q       macrocell1    3350  12610  -5904  RISE       1
\QuadDec_1:Net_1203\/main_5        macrocell54   2284  14894  -5904  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : currmux_0/main_3
Capture Clock  : currmux_0/clock_0
Path slack     : -5315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
currmux_0/main_3                       macrocell70    6607  14305   -5315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_949/main_3
Capture Clock  : Net_949/clock_0
Path slack     : -5315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_949/main_3                         macrocell72    6607  14305   -5315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                             macrocell72         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_948/main_3
Capture Clock  : Net_948/clock_0
Path slack     : -5315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_948/main_3                         macrocell73    6607  14305   -5315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_948/clock_0                                             macrocell73         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : Net_947/main_3
Capture Clock  : Net_947/clock_0
Path slack     : -5315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
Net_1289/main_1                        macrocell14    2298   4348  -12322  RISE       1
Net_1289/q                             macrocell14    3350   7698  -12322  RISE       1
Net_947/main_3                         macrocell74    6607  14305   -5315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell54     1250   1250  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2593   3843  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7193  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3239  10432  -3992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell54     1250   1250  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2593   3843  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7193  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3231  10424  -3984  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_949/main_1
Capture Clock  : Net_949/clock_0
Path slack     : -3492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12482
-------------------------------------   ----- 
End-of-path arrival time (ps)           12482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_971/main_2                      macrocell12    3095   5145  -3492  RISE       1
Net_971/q                           macrocell12    3350   8495  -3492  RISE       1
Net_949/main_1                      macrocell72    3988  12482  -3492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                             macrocell72         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : currmux_0/main_1
Capture Clock  : currmux_0/clock_0
Path slack     : -3489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12479
-------------------------------------   ----- 
End-of-path arrival time (ps)           12479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_693/main_2                      macrocell11    3095   5145  -3489  RISE       1
Net_693/q                           macrocell11    3350   8495  -3489  RISE       1
currmux_0/main_1                    macrocell70    3985  12479  -3489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_948/main_1
Capture Clock  : Net_948/clock_0
Path slack     : -3489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12479
-------------------------------------   ----- 
End-of-path arrival time (ps)           12479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_693/main_2                      macrocell11    3095   5145  -3489  RISE       1
Net_693/q                           macrocell11    3350   8495  -3489  RISE       1
Net_948/main_1                      macrocell73    3985  12479  -3489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_948/clock_0                                             macrocell73         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_947/main_1
Capture Clock  : Net_947/clock_0
Path slack     : -3489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12479
-------------------------------------   ----- 
End-of-path arrival time (ps)           12479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_693/main_2                      macrocell11    3095   5145  -3489  RISE       1
Net_693/q                           macrocell11    3350   8495  -3489  RISE       1
Net_947/main_1                      macrocell74    3985  12479  -3489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -3453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      8270

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3093   6593  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11723  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11723  -3453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : currmux_0/main_0
Capture Clock  : currmux_0/clock_0
Path slack     : -3172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
currmux_0/main_0                    macrocell70    3654  12162  -3172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_949/main_0
Capture Clock  : Net_949/clock_0
Path slack     : -3172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
Net_949/main_0                      macrocell72    3654  12162  -3172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                             macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_948/main_0
Capture Clock  : Net_948/clock_0
Path slack     : -3172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
Net_948/main_0                      macrocell73    3654  12162  -3172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_948/clock_0                                             macrocell73         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_947/main_0
Capture Clock  : Net_947/clock_0
Path slack     : -3172p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12162
-------------------------------------   ----- 
End-of-path arrival time (ps)           12162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
Net_947/main_0                      macrocell74    3654  12162  -3172  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : currmux_1/main_1
Capture Clock  : currmux_1/clock_0
Path slack     : -2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_971/main_2                      macrocell12    3095   5145  -3492  RISE       1
Net_971/q                           macrocell12    3350   8495  -3492  RISE       1
currmux_1/main_1                    macrocell69    3235  11729  -2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_950/main_1
Capture Clock  : Net_950/clock_0
Path slack     : -2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_971/main_2                      macrocell12    3095   5145  -3492  RISE       1
Net_971/q                           macrocell12    3350   8495  -3492  RISE       1
Net_950/main_1                      macrocell71    3235  11729  -2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_946/main_1
Capture Clock  : Net_946/clock_0
Path slack     : -2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_971/main_2                      macrocell12    3095   5145  -3492  RISE       1
Net_971/q                           macrocell12    3350   8495  -3492  RISE       1
Net_946/main_1                      macrocell75    3235  11729  -2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_946/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_951/main_1
Capture Clock  : Net_951/clock_0
Path slack     : -2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_971/main_2                      macrocell12    3095   5145  -3492  RISE       1
Net_971/q                           macrocell12    3350   8495  -3492  RISE       1
Net_951/main_1                      macrocell76    3235  11729  -2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_951/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_946/main_0
Capture Clock  : Net_946/clock_0
Path slack     : -2727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_693/main_2                      macrocell11    3095   5145  -3489  RISE       1
Net_693/q                           macrocell11    3350   8495  -3489  RISE       1
Net_946/main_0                      macrocell75    3222  11717  -2727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_946/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_951/main_0
Capture Clock  : Net_951/clock_0
Path slack     : -2727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_693/main_2                      macrocell11    3095   5145  -3489  RISE       1
Net_693/q                           macrocell11    3350   8495  -3489  RISE       1
Net_951/main_0                      macrocell76    3222  11717  -2727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_951/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : currmux_1/main_0
Capture Clock  : currmux_1/clock_0
Path slack     : -2421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
currmux_1/main_0                    macrocell69    2904  11411  -2421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Use_Hall:Sync:ctrl_reg\/control_0
Path End       : Net_950/main_0
Capture Clock  : Net_950/clock_0
Path slack     : -2421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Use_Hall:Sync:ctrl_reg\/busclk                             controlcell9        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\Use_Hall:Sync:ctrl_reg\/control_0  controlcell9   2050   2050  -3492  RISE       1
Net_694/main_2                      macrocell10    3108   5158  -3172  RISE       1
Net_694/q                           macrocell10    3350   8508  -3172  RISE       1
Net_950/main_0                      macrocell71    2904  11411  -2421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : -2121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14121
-------------------------------------   ----- 
End-of-path arrival time (ps)           14121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell47    1250   1250  -5314  RISE       1
\QuadDec_1:Net_530\/main_1            macrocell7     7191   8441  -2121  RISE       1
\QuadDec_1:Net_530\/q                 macrocell7     3350  11791  -2121  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell2   2330  14121  -2121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell2        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : -2120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell47    1250   1250  -5314  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell8     7191   8441  -2120  RISE       1
\QuadDec_1:Net_611\/q                 macrocell8     3350  11791  -2120  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell2   2329  14120  -2120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -2018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell47     1250   1250  -5314  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   7208   8458  -2018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -2014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell47     1250   1250  -5314  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   7204   8454  -2014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : -1207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  -7662  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell51     6567  10197  -1207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell51         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : -881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12881
-------------------------------------   ----- 
End-of-path arrival time (ps)           12881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  -3453  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell23     3097   6597   -881  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell23     3350   9947   -881  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2933  12881   -881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3620   7120    -794  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10470    -794  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2324  12794    -794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : -609p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3470
------------------------------------------   ----- 
End-of-path required time (ps)                9030

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                            synccell         1020   1020   -609  RISE       1
\UART_2:BUART:rx_postpoll\/main_2         macrocell33      2965   3985   -609  RISE       1
\UART_2:BUART:rx_postpoll\/q              macrocell33      3350   7335   -609  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2304   9639   -609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : -485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell60   8225   9475   -485  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : -375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9365
-------------------------------------   ---- 
End-of-path arrival time (ps)           9365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell47   8115   9365    -375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : -375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9365
-------------------------------------   ---- 
End-of-path arrival time (ps)           9365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell59   8115   9365    -375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : -329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell47   8069   9319   -329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : -329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell59   8069   9319   -329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : -250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:Net_1203\/main_3     macrocell54   7990   9240   -250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : -250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell58   7990   9240   -250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : -244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell47   7984   9234   -244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : -244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9234
-------------------------------------   ---- 
End-of-path arrival time (ps)           9234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell59   7984   9234   -244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : -153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3093   6593   -153  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : currmux_0/main_2
Capture Clock  : currmux_0/clock_0
Path slack     : -28p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_836/q         macrocell102   1250   1250  -4926  RISE       1
currmux_0/main_2  macrocell70    7768   9018    -28  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_949/main_2
Capture Clock  : Net_949/clock_0
Path slack     : -28p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_949/main_2  macrocell72    7768   9018    -28  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_949/clock_0                                             macrocell72         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_948/main_2
Capture Clock  : Net_948/clock_0
Path slack     : -28p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_948/main_2  macrocell73    7768   9018    -28  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_948/clock_0                                             macrocell73         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_947/main_2
Capture Clock  : Net_947/clock_0
Path slack     : -28p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_947/main_2  macrocell74    7768   9018    -28  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_947/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -7p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  -3453  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2947   6447     -7  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell60   7630   8880    110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:Net_1203\/main_0         macrocell54   7300   8550    440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell58   7300   8550    440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11386
-------------------------------------   ----- 
End-of-path arrival time (ps)           11386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2326   5716    614  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9066    614  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2320  11386    614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell47   7027   8277    713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell59   7027   8277    713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell57   6990   8240    750  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell60   6990   8240    750  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 876p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell100    1250   1250  -3681  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4314   5564    876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell7       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 896p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:Net_1203\/main_1         macrocell54   6844   8094    896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 896p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell58   6844   8094    896  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      6440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell100    1250   1250  -3681  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4149   5399   1041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : currmux_1/main_2
Capture Clock  : currmux_1/clock_0
Path slack     : 1365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Net_836/q         macrocell102   1250   1250  -4926  RISE       1
currmux_1/main_2  macrocell69    6375   7625   1365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_950/main_2
Capture Clock  : Net_950/clock_0
Path slack     : 1365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_950/main_2  macrocell71    6375   7625   1365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                             macrocell71         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_946/main_2
Capture Clock  : Net_946/clock_0
Path slack     : 1365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_946/main_2  macrocell75    6375   7625   1365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_946/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : Net_951/main_2
Capture Clock  : Net_951/clock_0
Path slack     : 1365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name        model name    delay     AT  slack  edge  Fanout
--------------  ------------  -----  -----  -----  ----  ------
Net_836/q       macrocell102   1250   1250  -4926  RISE       1
Net_951/main_2  macrocell76    6375   7625   1365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_951/clock_0                                             macrocell76         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:Net_1203\/main_4     macrocell54   6117   7367   1623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 1623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell58   6117   7367   1623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_836/main_3
Capture Clock  : Net_836/clock_0
Path slack     : 1720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
Net_836/main_3                         macrocell102    3520   7270   1720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1115/main_3
Capture Clock  : Net_1115/clock_0
Path slack     : 1720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
Net_1115/main_3                        macrocell103    3520   7270   1720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1115/clock_0                                            macrocell103        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EX6(0)_SYNC/out
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 1765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#16 vs. SPIM_Clk:R#2)   12500
- Setup time                                       -5970
------------------------------------------------   ----- 
End-of-path required time (ps)                      6530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EX6(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
EX6(0)_SYNC/out                     synccell        1020   1020   1765  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/route_si  datapathcell8   3745   4765   1765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 1808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q             macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell58   5932   7182    1808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1275\/main_0
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 1861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Net_1275\/main_0                             macrocell50     3629   7129    1861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell49     3620   7120    1870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_674/main_1
Capture Clock  : Net_674/clock_0
Path slack     : 2056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870   2056  RISE       1
Net_674/main_1                         macrocell111    3064   6934   2056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                             macrocell111        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare2\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870   2056  RISE       1
\PWM_1:PWMUDB:prevCompare2\/main_0     macrocell107    3051   6921   2069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                         macrocell107        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_1:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 2069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   1600   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   1600   2056  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   2270   3870   2056  RISE       1
\PWM_1:PWMUDB:status_1\/main_1         macrocell109    3051   6921   2069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                             macrocell109        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell47   5643   6893   2097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell59   5643   6893   2097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 2189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  -4658  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/main_3               macrocell104    4511   6801   2189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 2189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  -4658  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/main_2               macrocell105    4511   6801   2189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 2265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell57   5475   6725   2265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 2265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell60   5475   6725   2265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 2273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell57   5467   6717    2273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 2273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell57   1250   1250  -10437  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell60   5467   6717    2273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 2601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/main_4  macrocell104    2639   6389   2601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 2601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/main_4  macrocell105    2639   6389   2601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 2614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/main_1       macrocell101    2626   6376   2614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 2614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell106    2626   6376   2614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 2614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  -6472  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  -6472  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell108    2626   6376   2614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell108        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 2718p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#13 vs. CyCLK_6M4HZ:R#2)   12500
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                         8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1020   1020   2718  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8  macrocell85   5252   6272   2718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 3274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell48     2326   5716   3274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell48         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1275\/main_1
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 3274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  -9604  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  -9604  RISE       1
\QuadDec_1:Net_1275\/main_1                             macrocell50     2326   5716   3274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 3422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q   macrocell100   1250   1250  -3681  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/main_0  macrocell101   4318   5568   3422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 3573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell100   1250   1250  -3681  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/main_0  macrocell104   4167   5417   3573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 3573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell100   1250   1250  -3681  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/main_0  macrocell105   4167   5417   3573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  -11016  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4865   8365    3635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 3947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell56   1250   1250  -5665  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell56   3793   5043   3947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 3985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell55   1250   1250  -5182  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell55   3755   5005   3985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 4142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:Net_1203\/main_2   macrocell54   3598   4848   4142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 4142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell58   1250   1250  -5613  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell58   3598   4848   4142  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 4155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell47   3585   4835   4155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 4155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell59   1250   1250  -5904  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell59   3585   4835   4155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_836/q
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 4240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Net_836/q                   macrocell102   1250   1250  -4926  RISE       1
\EdgeDetect_1:last\/main_0  macrocell66    3500   4750   4240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell66         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 4259p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                     synccell       1020   1020   -609  RISE       1
\UART_2:BUART:rx_status_3\/main_7  macrocell135   3711   4731   4259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 4282p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                     synccell       1020   1020   -609  RISE       1
\UART_2:BUART:rx_state_0\/main_10  macrocell126   3688   4708   4282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 4282p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                    synccell       1020   1020   -609  RISE       1
\UART_2:BUART:rx_state_2\/main_9  macrocell129   3688   4708   4282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_1115/main_2
Capture Clock  : Net_1115/clock_0
Path slack     : 4321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:db_ph2_run_temp\/q  macrocell105   1250   1250  -3871  RISE       1
Net_1115/main_2                   macrocell103   3419   4669   4321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1115/clock_0                                            macrocell103        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_836/main_2
Capture Clock  : Net_836/clock_0
Path slack     : 4348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:db_ph1_run_temp\/q  macrocell104   1250   1250  -3844  RISE       1
Net_836/main_2                    macrocell102   3392   4642   4348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 4470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell57   3270   4520   4470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 4470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell60   1250   1250  -6280  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell60   3270   4520   4470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 4480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q       macrocell47   1250   1250  -5314  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell47   3260   4510   4480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                                macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_836/main_0
Capture Clock  : Net_836/clock_0
Path slack     : 4510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell100   1250   1250  -3681  RISE       1
Net_836/main_0                   macrocell102   3230   4480   4510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1115/main_0
Capture Clock  : Net_1115/clock_0
Path slack     : 4510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell100   1250   1250  -3681  RISE       1
Net_1115/main_0                  macrocell103   3230   4480   4510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1115/clock_0                                            macrocell103        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_674/main_0
Capture Clock  : Net_674/clock_0
Path slack     : 4510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell100   1250   1250  -3681  RISE       1
Net_674/main_0                   macrocell111   3230   4480   4510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_674/clock_0                                             macrocell111        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:pwm_db_reg\/q
Path End       : Net_836/main_1
Capture Clock  : Net_836/clock_0
Path slack     : 4520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:pwm_db_reg\/q  macrocell101   1250   1250  -3672  RISE       1
Net_836/main_1               macrocell102   3220   4470   4520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_836/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:pwm_db_reg\/q
Path End       : Net_1115/main_1
Capture Clock  : Net_1115/clock_0
Path slack     : 4520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:pwm_db_reg\/q  macrocell101   1250   1250  -3672  RISE       1
Net_1115/main_1              macrocell103   3220   4470   4520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1115/clock_0                                            macrocell103        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 4535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_0/q                        macrocell70   1250   1250   4535  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_3  macrocell63   3205   4455   4535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell63         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 4535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_0/q                        macrocell70   1250   1250   4535  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_3  macrocell64   3205   4455   4535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell64         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 4535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_0/q                        macrocell70   1250   1250   4535  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_3  macrocell65   3205   4455   4535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Coast_Brake:Sync:ctrl_reg\/control_0
Path End       : \EdgeDetect_2:last\/main_1
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 4642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Coast_Brake:Sync:ctrl_reg\/busclk                          controlcell4        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Coast_Brake:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  -12322  RISE       1
\EdgeDetect_2:last\/main_1             macrocell67    2298   4348    4642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                 macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 4702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell58    1250   1250  -5613  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell2   6048   7298   4702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 4708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                macrocell57    1250   1250  -10437  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell2   6042   7292    4708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                           statusicell2        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1115/q
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 4824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1115/clock_0                                            macrocell103        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
Net_1115/q                  macrocell103   1250   1250  -12140  RISE       1
\EdgeDetect_2:last\/main_0  macrocell67    2916   4166    4824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                 macrocell67         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 4830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell62   1250   1250   4830  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_2  macrocell63   2910   4160   4830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell63         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 4830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell62   1250   1250   4830  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_2  macrocell64   2910   4160   4830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell64         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 4830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_0/q        macrocell62   1250   1250   4830  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_2  macrocell65   2910   4160   4830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4854p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                        controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210   4854  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell100   2926   4136   4854  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:rx_last\/main_0
Capture Clock  : \UART_2:BUART:rx_last\/clock_0
Path slack     : 4997p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                 synccell       1020   1020   -609  RISE       1
\UART_2:BUART:rx_last\/main_0  macrocell136   2973   3993   4997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell136        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_1\/main_4
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 5005p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                     synccell       1020   1020   -609  RISE       1
\UART_2:BUART:pollcount_1\/main_4  macrocell132   2965   3985   5005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RO(0)_SYNC/out
Path End       : \UART_2:BUART:pollcount_0\/main_3
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 5005p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (CyBUS_CLK:R#5 vs. C8M:R#2)   12500
- Setup time                                 -3510
------------------------------------------   ----- 
End-of-path required time (ps)                8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RO(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
RO(0)_SYNC/out                     synccell       1020   1020   -609  RISE       1
\UART_2:BUART:pollcount_0\/main_3  macrocell133   2965   3985   5005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EX5(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 5053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EX5(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
EX5(0)_SYNC/out                               synccell      1020   1020   5053  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0  macrocell43   2917   3937   5053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0               macrocell43         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_1:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 5102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:db_ph2_run_temp\/q       macrocell105   1250   1250  -3871  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/main_3  macrocell105   2638   3888   5102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 5129p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#13 vs. CyCLK_6M4HZ:R#2)   12500
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                         8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                   synccell      1020   1020   2718  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell77   2841   3861   5129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_1:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 5133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:db_ph1_run_temp\/q       macrocell104   1250   1250  -3844  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/main_2  macrocell104   2607   3857   5133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 5147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell54   1250   1250  -7284  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell53   2593   3843   5147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 5426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250   5426  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell55   2314   3564   5426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_1:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:pwm_db_reg\/q            macrocell101   1250   1250  -3672  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/main_1  macrocell104   2308   3558   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph1_run_temp\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_1:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:pwm_db_reg\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:pwm_db_reg\/q            macrocell101   1250   1250  -3672  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/main_1  macrocell105   2308   3558   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:db_ph2_run_temp\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 5439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                         macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell107   1250   1250   5439  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell109   2301   3551   5439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                             macrocell109        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 5440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0               macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250   5440  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell56   2300   3550   5440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 5445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell106   1250   1250   5445  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell108   2295   3545   5445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell108        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 5446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250   5446  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   2294   3544   5446  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 5446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250   5446  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell55   2294   3544   5446  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 5449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250   5449  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2291   3541   5449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0               macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 5449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250   5449  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell56   2291   3541   5449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_0/q
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 5449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
currmux_0/q                       macrocell70   1250   1250   4535  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0  macrocell62   2291   3541   5449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 5450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250   5450  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   2290   3540   5450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 5450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250   5450  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell55   2290   3540   5450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_1/q
Path End       : AMuxHw_1_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_1/clock_0
Path slack     : 5451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
currmux_1/q                       macrocell69   1250   1250   5451  RISE       1
AMuxHw_1_Decoder_old_id_1/main_0  macrocell61   2289   3539   5451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 5451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_1/q                        macrocell69   1250   1250   5451  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1  macrocell63   2289   3539   5451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 5451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_1/q                        macrocell69   1250   1250   5451  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1  macrocell64   2289   3539   5451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell64         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : currmux_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 5451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
currmux_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
currmux_1/q                        macrocell69   1250   1250   5451  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_1  macrocell65   2289   3539   5451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 5453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250   5453  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   2287   3537   5453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0               macrocell44         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 5453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250   5453  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell56   2287   3537   5453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 5453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell61   1250   1250   5453  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell63   2287   3537   5453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell63         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 5453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell61   1250   1250   5453  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell64   2287   3537   5453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell64         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_1/q
Path End       : AMuxHw_1_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_2/clock_0
Path slack     : 5453p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_1/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_1_Decoder_old_id_1/q        macrocell61   1250   1250   5453  RISE       1
AMuxHw_1_Decoder_one_hot_2/main_0  macrocell65   2287   3537   5453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_2/clock_0                          macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : EX0(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 5665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           3325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
EX0(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
EX0(0)_SYNC/out                               synccell      1020   1020   5665  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell40   2305   3325   5665  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 5731p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#13 vs. CyCLK_6M4HZ:R#2)   12500
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                         8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3259
-------------------------------------   ---- 
End-of-path arrival time (ps)           3259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                   synccell      1020   1020   5731  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell87   2239   3259   5731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 5731p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#13 vs. CyCLK_6M4HZ:R#2)   12500
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                         8990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3259
-------------------------------------   ---- 
End-of-path arrival time (ps)           3259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                   synccell      1020   1020   5731  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_1  macrocell96   2239   3259   5731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     12500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                             macrocell57    1250   1250  -10437  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4537   5787    6713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 7813p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                             macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell108   1250   1250   7813  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2937   4187   7813  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 8437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12500
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                             macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell109   1250   1250   8437  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2313   3563   8437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43670p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6190
------------------------------------   ----- 
End-of-path required time (ps)         56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell121     1250   1250  43670  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell29      5723   6973  43670  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell29      3350  10323  43670  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  12640  43670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 44913p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -5360
------------------------------------   ----- 
End-of-path required time (ps)         57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q            macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_counter_load\/main_1  macrocell32    5298   6548  44913  RISE       1
\UART_2:BUART:rx_counter_load\/q       macrocell32    3350   9898  44913  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/load   count7cell     2329  12227  44913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 46595p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q                macrocell126     1250   1250  44913  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   8645   9895  46595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 48090p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  48090  RISE       1
\UART_2:BUART:tx_status_0\/main_3                 macrocell30      4083   7663  48090  RISE       1
\UART_2:BUART:tx_status_0\/q                      macrocell30      3350  11013  48090  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0                 statusicell7     2897  13910  48090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 49029p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_state_0\/main_1  macrocell126   8711   9961  49029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 49029p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_state_3\/main_1  macrocell128   8711   9961  49029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 49029p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9961
-------------------------------------   ---- 
End-of-path arrival time (ps)           9961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q       macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_state_2\/main_1  macrocell129   8711   9961  49029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 50394p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell122     1250   1250  46214  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4846   6096  50394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 50407p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell121     1250   1250  43670  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   4833   6083  50407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 50450p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  50450  RISE       1
\UART_2:BUART:rx_status_4\/main_1                 macrocell34      2294   5874  50450  RISE       1
\UART_2:BUART:rx_status_4\/q                      macrocell34      3350   9224  50450  RISE       1
\UART_2:BUART:sRX:RxSts\/status_4                 statusicell8     2326  11550  50450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 51327p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  48090  RISE       1
\UART_2:BUART:tx_state_0\/main_3                  macrocell122     4083   7663  51327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 51469p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell121   1250   1250  43670  RISE       1
\UART_2:BUART:txn\/main_1    macrocell120   6271   7521  51469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51592p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  47257  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4708   4898  51592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 52017p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell121   1250   1250  43670  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell122   5723   6973  52017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 52314p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  52314  RISE       1
\UART_2:BUART:txn\/main_3                macrocell120     2306   6676  52314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 52442p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q         macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_load_fifo\/main_1  macrocell127   5298   6548  52442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52442p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q               macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_1  macrocell131   5298   6548  52442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 52442p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_0\/q        macrocell126   1250   1250  44913  RISE       1
\UART_2:BUART:rx_status_3\/main_1  macrocell135   5298   6548  52442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52588p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q         macrocell125     1250   1250  46628  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   2652   3902  52588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 52876p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell122   1250   1250  46214  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell121   4864   6114  52876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 52876p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell122   1250   1250  46214  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell123   4864   6114  52876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 52876p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q      macrocell122   1250   1250  46214  RISE       1
\UART_2:BUART:tx_bitclk\/main_1  macrocell124   4864   6114  52876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 52882p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell122   1250   1250  46214  RISE       1
\UART_2:BUART:txn\/main_2    macrocell120   4858   6108  52882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52942p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -6010
------------------------------------   ----- 
End-of-path required time (ps)         56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q          macrocell130     1250   1250  52942  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2298   3548  52942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_load_fifo\/q
Path End       : \UART_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 53716p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3130
------------------------------------   ----- 
End-of-path required time (ps)         59370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_load_fifo\/q            macrocell127     1250   1250  51221  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4404   5654  53716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxShifter:u0\/clock                      datapathcell12      0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 53872p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell121   1250   1250  43670  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell121   3868   5118  53872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 53872p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell121   1250   1250  43670  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell123   3868   5118  53872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 53872p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_1\/q      macrocell121   1250   1250  43670  RISE       1
\UART_2:BUART:tx_bitclk\/main_0  macrocell124   3868   5118  53872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 53940p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  53940  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_0   macrocell130   3110   5050  53940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 53943p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  53943  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_1   macrocell130   3107   5047  53943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_1\/main_1
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 53954p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  53943  RISE       1
\UART_2:BUART:pollcount_1\/main_1        macrocell132   3096   5036  53954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_2:BUART:pollcount_0\/main_1
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 53954p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  53943  RISE       1
\UART_2:BUART:pollcount_0\/main_1        macrocell133   3096   5036  53954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_1\/main_0
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 53956p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  53940  RISE       1
\UART_2:BUART:pollcount_1\/main_0        macrocell132   3094   5034  53956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_2:BUART:pollcount_0\/main_0
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 53956p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  53940  RISE       1
\UART_2:BUART:pollcount_0\/main_0        macrocell133   3094   5034  53956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 54082p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  47257  RISE       1
\UART_2:BUART:tx_state_1\/main_2               macrocell121     4718   4908  54082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 54082p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  47257  RISE       1
\UART_2:BUART:tx_state_2\/main_2               macrocell123     4718   4908  54082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 54082p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  47257  RISE       1
\UART_2:BUART:tx_bitclk\/main_2                macrocell124     4718   4908  54082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  54111  RISE       1
\UART_2:BUART:rx_bitclk_enable\/main_2   macrocell130   2939   4879  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54158p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_load_fifo\/main_0  macrocell127   3582   4832  54158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54158p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q        macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_0  macrocell131   3582   4832  54158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54158p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_status_3\/main_0   macrocell135   3582   4832  54158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54174p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_state_0\/main_0    macrocell126   3566   4816  54174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54174p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_state_3\/main_0    macrocell128   3566   4816  54174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54174p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_ctrl_mark_last\/clock_0                   macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_ctrl_mark_last\/q  macrocell125   1250   1250  46628  RISE       1
\UART_2:BUART:rx_state_2\/main_0    macrocell129   3566   4816  54174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54223p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  54223  RISE       1
\UART_2:BUART:rx_state_0\/main_6         macrocell126   2827   4767  54223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54223p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  54223  RISE       1
\UART_2:BUART:rx_state_3\/main_6         macrocell128   2827   4767  54223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54223p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  54223  RISE       1
\UART_2:BUART:rx_state_2\/main_6         macrocell129   2827   4767  54223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54228p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  54228  RISE       1
\UART_2:BUART:rx_state_0\/main_5         macrocell126   2822   4762  54228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54228p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  54228  RISE       1
\UART_2:BUART:rx_state_3\/main_5         macrocell128   2822   4762  54228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54228p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  54228  RISE       1
\UART_2:BUART:rx_state_2\/main_5         macrocell129   2822   4762  54228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 54245p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell123   1250   1250  45898  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell122   3495   4745  54245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54247p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  54223  RISE       1
\UART_2:BUART:rx_load_fifo\/main_6       macrocell127   2803   4743  54247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 54247p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell124   1250   1250  54247  RISE       1
\UART_2:BUART:tx_state_0\/main_5  macrocell122   3493   4743  54247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  54248  RISE       1
\UART_2:BUART:rx_state_0\/main_7         macrocell126   2802   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  54248  RISE       1
\UART_2:BUART:rx_state_3\/main_7         macrocell128   2802   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54248p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  54248  RISE       1
\UART_2:BUART:rx_state_2\/main_7         macrocell129   2802   4742  54248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54250p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  54248  RISE       1
\UART_2:BUART:rx_load_fifo\/main_7       macrocell127   2800   4740  54250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54268p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  54228  RISE       1
\UART_2:BUART:rx_load_fifo\/main_5       macrocell127   2782   4722  54268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 54341p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  54341  RISE       1
\UART_2:BUART:txn\/main_5                      macrocell120     4459   4649  54341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54356p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell132   1250   1250  49822  RISE       1
\UART_2:BUART:rx_status_3\/main_5  macrocell135   3384   4634  54356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54357p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell133   1250   1250  49820  RISE       1
\UART_2:BUART:rx_status_3\/main_6  macrocell135   3383   4633  54357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54366p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q   macrocell130   1250   1250  52942  RISE       1
\UART_2:BUART:rx_load_fifo\/main_2  macrocell127   3374   4624  54366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54366p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  52942  RISE       1
\UART_2:BUART:rx_status_3\/main_2  macrocell135   3374   4624  54366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54369p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_1\/q      macrocell132   1250   1250  49822  RISE       1
\UART_2:BUART:rx_state_0\/main_8  macrocell126   3371   4621  54369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54373p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_0\/q      macrocell133   1250   1250  49820  RISE       1
\UART_2:BUART:rx_state_0\/main_9  macrocell126   3367   4617  54373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54388p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  52942  RISE       1
\UART_2:BUART:rx_state_0\/main_2   macrocell126   3352   4602  54388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54388p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  52942  RISE       1
\UART_2:BUART:rx_state_3\/main_2   macrocell128   3352   4602  54388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54388p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_bitclk_enable\/clock_0                    macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_bitclk_enable\/q  macrocell130   1250   1250  52942  RISE       1
\UART_2:BUART:rx_state_2\/main_2   macrocell129   3352   4602  54388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 54560p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell122   1250   1250  46214  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell122   3180   4430  54560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_last\/q
Path End       : \UART_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54836p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_last\/clock_0                             macrocell136        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_last\/q          macrocell136   1250   1250  54836  RISE       1
\UART_2:BUART:rx_state_2\/main_8  macrocell129   2904   4154  54836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 54907p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  54341  RISE       1
\UART_2:BUART:tx_state_1\/main_4               macrocell121     3893   4083  54907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 54907p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  54341  RISE       1
\UART_2:BUART:tx_state_2\/main_4               macrocell123     3893   4083  54907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54950p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_state_0\/main_3  macrocell126   2790   4040  54950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54950p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_state_3\/main_3  macrocell128   2790   4040  54950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54950p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q       macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_state_2\/main_3  macrocell129   2790   4040  54950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54953p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q         macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_load_fifo\/main_3  macrocell127   2787   4037  54953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54953p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q               macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_2  macrocell131   2787   4037  54953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_3\/q
Path End       : \UART_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54953p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_3\/q        macrocell128   1250   1250  47424  RISE       1
\UART_2:BUART:rx_status_3\/main_3  macrocell135   2787   4037  54953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_2:BUART:rx_load_fifo\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q         macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_load_fifo\/main_4  macrocell127   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_load_fifo\/clock_0                        macrocell127        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q               macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/main_3  macrocell131   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_stop1_reg\/clock_0                  macrocell131        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_2:BUART:rx_status_3\/clock_0
Path slack     : 54963p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q        macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_status_3\/main_4  macrocell135   2777   4027  54963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_2:BUART:rx_state_0\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_state_0\/main_4  macrocell126   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_2:BUART:rx_state_3\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_state_3\/main_4  macrocell128   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_3\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_state_2\/q
Path End       : \UART_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_2:BUART:rx_state_2\/clock_0
Path slack     : 54975p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_state_2\/q       macrocell129   1250   1250  47434  RISE       1
\UART_2:BUART:rx_state_2\/main_4  macrocell129   2765   4015  54975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_state_2\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 55141p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell123   1250   1250  45898  RISE       1
\UART_2:BUART:txn\/main_4    macrocell120   2599   3849  55141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_6
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 55142p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell124   1250   1250  54247  RISE       1
\UART_2:BUART:txn\/main_6   macrocell120   2598   3848  55142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 55145p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell123   1250   1250  45898  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell121   2595   3845  55145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 55145p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell123   1250   1250  45898  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell123   2595   3845  55145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 55145p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_state_2\/q      macrocell123   1250   1250  45898  RISE       1
\UART_2:BUART:tx_bitclk\/main_3  macrocell124   2595   3845  55145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 55148p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell124   1250   1250  54247  RISE       1
\UART_2:BUART:tx_state_1\/main_5  macrocell121   2592   3842  55148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell121        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 55148p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell124   1250   1250  54247  RISE       1
\UART_2:BUART:tx_state_2\/main_5  macrocell123   2592   3842  55148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_1\/main_3
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell133   1250   1250  49820  RISE       1
\UART_2:BUART:pollcount_1\/main_3  macrocell132   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_0\/q
Path End       : \UART_2:BUART:pollcount_0\/main_2
Capture Clock  : \UART_2:BUART:pollcount_0\/clock_0
Path slack     : 55435p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_0\/q       macrocell133   1250   1250  49820  RISE       1
\UART_2:BUART:pollcount_0\/main_2  macrocell133   2305   3555  55435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_0\/clock_0                         macrocell133        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:pollcount_1\/q
Path End       : \UART_2:BUART:pollcount_1\/main_2
Capture Clock  : \UART_2:BUART:pollcount_1\/clock_0
Path slack     : 55436p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:pollcount_1\/q       macrocell132   1250   1250  49822  RISE       1
\UART_2:BUART:pollcount_1\/main_2  macrocell132   2304   3554  55436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:pollcount_1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 55447p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:txn\/q       macrocell120   1250   1250  55447  RISE       1
\UART_2:BUART:txn\/main_0  macrocell120   2293   3543  55447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 55604p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3386
-------------------------------------   ---- 
End-of-path arrival time (ps)           3386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  47257  RISE       1
\UART_2:BUART:tx_state_0\/main_2               macrocell122     3196   3386  55604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell122        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:rx_status_3\/q
Path End       : \UART_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_2:BUART:sRX:RxSts\/clock
Path slack     : 57848p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (C8M:R#1 vs. C8M:R#2)   62500
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:rx_status_3\/clock_0                         macrocell135        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UART_2:BUART:rx_status_3\/q       macrocell135   1250   1250  57848  RISE       1
\UART_2:BUART:sRX:RxSts\/status_3  statusicell8   2902   4152  57848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 134525p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -6010
----------------------------------------------------   ------ 
End-of-path required time (ps)                         156490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21965
-------------------------------------   ----- 
End-of-path arrival time (ps)           21965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q               macrocell79     1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1          macrocell17     8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell17     3350  13212  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell21     2537  15749  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell21     3350  19099  134525  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2866  21965  134525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 137012p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -4130
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158370

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21358
-------------------------------------   ----- 
End-of-path arrival time (ps)           21358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q                 macrocell79     1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1            macrocell17     8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q                 macrocell17     3350  13212  134525  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell18     2537  15749  137012  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell18     3350  19099  137012  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell4   2259  21358  137012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 137429p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21561
-------------------------------------   ----- 
End-of-path arrival time (ps)           21561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q             macrocell79    1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/main_5  macrocell119  10834  12084  137429  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/q       macrocell119   3350  15434  137429  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_5        macrocell80    6128  21561  137429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139682p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19308
-------------------------------------   ----- 
End-of-path arrival time (ps)           19308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q             macrocell81    1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/main_7  macrocell110  11048  12298  139682  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/q       macrocell110   3350  15648  139682  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_8        macrocell82    3660  19308  139682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140087p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18903
-------------------------------------   ----- 
End-of-path arrival time (ps)           18903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q             macrocell79    1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/main_5  macrocell134  11389  12639  140087  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/q       macrocell134   3350  15989  140087  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_6        macrocell78    2914  18903  140087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 140559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -6010
----------------------------------------------------   ------ 
End-of-path required time (ps)                         156490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15931
-------------------------------------   ----- 
End-of-path arrival time (ps)           15931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell81     1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell20     8703   9953  140559  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell20     3350  13303  140559  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   2628  15931  140559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 142576p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -4130
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158370

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15794
-------------------------------------   ----- 
End-of-path arrival time (ps)           15794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q                 macrocell82     1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/main_5     macrocell19     8952  10202  142576  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell19     3350  13552  142576  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell4   2242  15794  142576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 143069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15921
-------------------------------------   ----- 
End-of-path arrival time (ps)           15921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell20   8703   9953  140559  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell20   3350  13303  140559  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_1           macrocell83   2619  15921  143069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 143069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15921
-------------------------------------   ----- 
End-of-path arrival time (ps)           15921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell20   8703   9953  140559  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell20   3350  13303  140559  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_1           macrocell86   2619  15921  143069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 143069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15921
-------------------------------------   ----- 
End-of-path arrival time (ps)           15921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell20   8703   9953  140559  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell20   3350  13303  140559  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_0       macrocell93   2619  15921  143069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 143241p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15749
-------------------------------------   ----- 
End-of-path arrival time (ps)           15749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q            macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1       macrocell17   8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q            macrocell17   3350  13212  134525  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell92   2537  15749  143241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_8
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 143242p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15748
-------------------------------------   ----- 
End-of-path arrival time (ps)           15748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_1  macrocell17   8612   9862  134525  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q       macrocell17   3350  13212  134525  RISE       1
\I2C_1:Net_643_3\/main_8           macrocell97   2536  15748  143242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 144615p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_4  macrocell82  13125  14375  144615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 144615p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14375
-------------------------------------   ----- 
End-of-path arrival time (ps)           14375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_4  macrocell85  13125  14375  144615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 146186p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12804
-------------------------------------   ----- 
End-of-path arrival time (ps)           12804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  137873  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_0             macrocell81     9224  12804  146186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 146468p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12522
-------------------------------------   ----- 
End-of-path arrival time (ps)           12522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_2  macrocell81  11272  12522  146468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 146528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12462
-------------------------------------   ----- 
End-of-path arrival time (ps)           12462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_4  macrocell78  11212  12462  146528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:sda_x_wire\/main_7
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 146528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12462
-------------------------------------   ----- 
End-of-path arrival time (ps)           12462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell82   1250   1250  135237  RISE       1
\I2C_1:sda_x_wire\/main_7     macrocell98  11212  12462  146528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 146941p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12049
-------------------------------------   ----- 
End-of-path arrival time (ps)           12049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_5  macrocell81  10799  12049  146941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 146952p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_4  macrocell84  10788  12038  146952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 147609p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_3  macrocell81  10131  11381  147609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 147632p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11358
-------------------------------------   ----- 
End-of-path arrival time (ps)           11358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_6  macrocell81  10108  11358  147632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 147770p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_5  macrocell95   9970  11220  147770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 147984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_1  macrocell82   9756  11006  147984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 147984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_1  macrocell85   9756  11006  147984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148048p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10942
-------------------------------------   ----- 
End-of-path arrival time (ps)           10942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_5  macrocell78   9692  10942  148048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:sda_x_wire\/main_8
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 148048p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10942
-------------------------------------   ----- 
End-of-path arrival time (ps)           10942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell99   1250   1250  139497  RISE       1
\I2C_1:sda_x_wire\/main_8   macrocell98   9692  10942  148048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 148290p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell92   9450  10700  148290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 148355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_5  macrocell83   9385  10635  148355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 148355p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10635
-------------------------------------   ----- 
End-of-path arrival time (ps)           10635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_5  macrocell86   9385  10635  148355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148492p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_2  macrocell78   9248  10498  148492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:sda_x_wire\/main_5
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 148492p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell80   1250   1250  136099  RISE       1
\I2C_1:sda_x_wire\/main_5     macrocell98   9248  10498  148492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:sda_x_wire\/main_4
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 148696p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell79   1250   1250  134525  RISE       1
\I2C_1:sda_x_wire\/main_4     macrocell98   9044  10294  148696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:Net_643_3\/main_6
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 148709p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10281
-------------------------------------   ----- 
End-of-path arrival time (ps)           10281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell99   1250   1250  139497  RISE       1
\I2C_1:Net_643_3\/main_6    macrocell97   9031  10281  148709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:Net_643_3\/main_5
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 148788p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell82   1250   1250  135237  RISE       1
\I2C_1:Net_643_3\/main_5      macrocell97   8952  10202  148788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 148965p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell94   8775  10025  148965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 149037p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_7  macrocell79   8703   9953  149037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 149532p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_6  macrocell82   8208   9458  149532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 149532p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell85   8208   9458  149532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_2
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 149599p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell79   1250   1250  134525  RISE       1
\I2C_1:Net_643_3\/main_2      macrocell97   8141   9391  149599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 149648p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_0  macrocell80   8092   9342  149648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 149648p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9342
-------------------------------------   ---- 
End-of-path arrival time (ps)           9342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_1  macrocell84   8092   9342  149648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_1
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 149707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9283
-------------------------------------   ---- 
End-of-path arrival time (ps)           9283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell78   1250   1250  135098  RISE       1
\I2C_1:Net_643_3\/main_1      macrocell97   8033   9283  149707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 149730p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  137873  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_0             macrocell82     5680   9260  149730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 149893p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell94   7847   9097  149893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_4
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 149992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell81   1250   1250  135382  RISE       1
\I2C_1:Net_643_3\/main_4      macrocell97   7748   8998  149992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 150042p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_7  macrocell81   7698   8948  150042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:Net_643_3\/main_3
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 150173p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8817
-------------------------------------   ---- 
End-of-path arrival time (ps)           8817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell80   1250   1250  136099  RISE       1
\I2C_1:Net_643_3\/main_3      macrocell97   7567   8817  150173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_1:sda_x_wire\/main_2
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 150229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell3   2520   2520  150229  RISE       1
\I2C_1:sda_x_wire\/main_2            macrocell98     6241   8761  150229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150249p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_9  macrocell79   7491   8741  150249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 150260p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_7  macrocell83   7480   8730  150260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 150260p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_6  macrocell86   7480   8730  150260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 150260p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_1  macrocell93   7480   8730  150260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 150289p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell6   1210   1210  141729  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_0           macrocell78    7491   8701  150289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:sda_x_wire\/main_1
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 150289p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell6   1210   1210  141729  RISE       1
\I2C_1:sda_x_wire\/main_1                   macrocell98    7491   8701  150289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_7  macrocell82   7410   8660  150330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 150330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_7   macrocell85   7410   8660  150330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_5  macrocell79   7262   8512  150478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_2  macrocell82   7137   8387  150603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 150603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_2  macrocell85   7137   8387  150603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 150730p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_2  macrocell83   7010   8260  150730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 150730p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_2  macrocell86   7010   8260  150730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_8  macrocell79   7008   8258  150732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150739p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_4  macrocell79   7001   8251  150739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 150741p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_6  macrocell83   6999   8249  150741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_9
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 150899p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q  macrocell93   1250   1250  139593  RISE       1
\I2C_1:sda_x_wire\/main_9        macrocell98   6841   8091  150899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 151016p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_4  macrocell80   6724   7974  151016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 151193p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_3  macrocell80   6547   7797  151193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 151193p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell99   1250   1250  139497  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_6  macrocell84   6547   7797  151193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 151229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_3  macrocell83   6511   7761  151229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 151229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_3  macrocell86   6511   7761  151229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151238p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_6  macrocell79   6502   7752  151238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 151248p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_4  macrocell83   6492   7742  151248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 151248p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_4  macrocell86   6492   7742  151248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151435p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell6   1210   1210  140265  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_1           macrocell79    6345   7555  151435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_1:bI2C_UDB:StsReg\/clock
Path slack     : 151525p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                             -500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         162000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q     macrocell87    1250   1250  140272  RISE       1
\I2C_1:bI2C_UDB:status_5\/main_0  macrocell15    2994   4244  151525  RISE       1
\I2C_1:bI2C_UDB:status_5\/q       macrocell15    3350   7594  151525  RISE       1
\I2C_1:bI2C_UDB:StsReg\/status_5  statusicell3   2881  10475  151525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:StsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 151719p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_3  macrocell82   6021   7271  151719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 151719p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_3  macrocell85   6021   7271  151719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 152151p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_3  macrocell78   5589   6839  152151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:sda_x_wire\/main_6
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 152151p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell81   1250   1250  135382  RISE       1
\I2C_1:sda_x_wire\/main_6     macrocell98   5589   6839  152151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152253p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_1  macrocell80   5487   6737  152253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 152253p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell79   1250   1250  134525  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_2  macrocell84   5487   6737  152253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 152753p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  137873  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_3             macrocell79     2657   6237  152753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 152803p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_5  macrocell84   4937   6187  152803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152878p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_1  macrocell81   4862   6112  152878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153366p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell6   1210   1210  140467  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_0           macrocell79    4414   5624  153366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153431p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_2  macrocell80   4309   5559  153431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 153431p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell80   1250   1250  136099  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_3  macrocell84   4309   5559  153431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153507p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell92   1250   1250  140401  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_10  macrocell79   4233   5483  153507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 153527p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         159000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q         macrocell77     1250   1250  153527  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/route_si  datapathcell3   4223   5473  153527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153590p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell6   1210   1210  145381  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_2           macrocell79    4190   5400  153590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153772p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q     macrocell93   1250   1250  139593  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_11  macrocell79   3968   5218  153772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 153818p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_3\/q       macrocell83   1250   1250  153818  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_0  macrocell83   3922   5172  153818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 154091p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q            macrocell77   1250   1250  153527  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell90   3649   4899  154091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q       macrocell93   1250   1250  139593  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_2  macrocell93   3413   4663  154327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell78   1250   1250  135098  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_1  macrocell78   3413   4663  154327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:sda_x_wire\/main_3
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell78   1250   1250  135098  RISE       1
\I2C_1:sda_x_wire\/main_3     macrocell98   3413   4663  154327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 154393p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:Net_643_3\/q                 macrocell97   1250   1250  139268  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_0  macrocell96   3347   4597  154393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 154436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell4   2290   2290  145720  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell92     2264   4554  154436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154548p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell81   1250   1250  135382  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_4  macrocell81   3192   4442  154548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell81         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 154745p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q            macrocell87   1250   1250  140272  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell88   2995   4245  154745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 154746p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q         macrocell87   1250   1250  140272  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_0  macrocell95   2994   4244  154746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_10
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 154816p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell94   1250   1250  154816  RISE       1
\I2C_1:sda_x_wire\/main_10         macrocell98   2924   4174  154816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 154852p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q        macrocell90   1250   1250  151631  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell91   2888   4138  154852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 154852p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q    macrocell90   1250   1250  151631  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_3  macrocell95   2888   4138  154852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 154947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_0\/q       macrocell86   1250   1250  154947  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_0  macrocell86   2793   4043  154947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:Net_643_3\/main_7
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 155206p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell92   1250   1250  140401  RISE       1
\I2C_1:Net_643_3\/main_7           macrocell97   2534   3784  155206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell97         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 155215p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q        macrocell88   1250   1250  140606  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell89   2525   3775  155215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 155215p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q    macrocell88   1250   1250  140606  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_1  macrocell95   2525   3775  155215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155429p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_5  macrocell82   2311   3561  155429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 155429p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell82   1250   1250  135237  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_5  macrocell85   2311   3561  155429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 155432p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_1\/q       macrocell85   1250   1250  155432  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_0  macrocell85   2308   3558  155432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:sda_x_wire\/q
Path End       : \I2C_1:sda_x_wire\/main_0
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 155447p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:sda_x_wire\/q       macrocell98   1250   1250  155447  RISE       1
\I2C_1:sda_x_wire\/main_0  macrocell98   2293   3543  155447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell98         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 155449p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_2\/q       macrocell84   1250   1250  155449  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_0  macrocell84   2291   3541  155449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_reset\/clock_0
Path slack     : 155452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell6        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell6   1210   1210  155452  RISE       1
\I2C_1:bI2C_UDB:m_reset\/main_0             macrocell99    2328   3538  155452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell99         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 155491p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:bus_busy_reg\/q       macrocell95   1250   1250  155491  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_6  macrocell95   2249   3499  155491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 155497p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last2_reg\/q   macrocell91   1250   1250  152276  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_4  macrocell95   2243   3493  155497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 155505p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyCLK_6M4HZ:R#1 vs. CyCLK_6M4HZ:R#2)   162500
- Setup time                                            -3510
----------------------------------------------------   ------ 
End-of-path required time (ps)                         158990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last2_reg\/q   macrocell89   1250   1250  152284  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_2  macrocell95   2235   3485  155505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 182753p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -2850
----------------------------------------------   ------ 
End-of-path required time (ps)                   197150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell      1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell24     4319   6259  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell24     3350   9609  182753  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   4788  14397  182753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 182934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                       -500
----------------------------------------------   ------ 
End-of-path required time (ps)                   199500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16566
-------------------------------------   ----- 
End-of-path arrival time (ps)           16566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell24    4319   6259  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell24    3350   9609  182753  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell5   6958  16566  182934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 183781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -2850
----------------------------------------------   ------ 
End-of-path required time (ps)                   197150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13369
-------------------------------------   ----- 
End-of-path arrival time (ps)           13369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4   count7cell      1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_0  macrocell24     4319   6259  182753  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell24     3350   9609  182753  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/f1_load   datapathcell8   3760  13369  183781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 184301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                       -500
----------------------------------------------   ------ 
End-of-path required time (ps)                   199500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15199
-------------------------------------   ----- 
End-of-path arrival time (ps)           15199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell25    4884   6134  184301  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell25    3350   9484  184301  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell5   5715  15199  184301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 184793p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                       -500
----------------------------------------------   ------ 
End-of-path required time (ps)                   199500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14707
-------------------------------------   ----- 
End-of-path arrival time (ps)           14707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell9   3580   3580  184793  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_5           macrocell27     4924   8504  184793  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q                macrocell27     3350  11854  184793  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6            statusicell6    2853  14707  184793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 184850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell113    1250   1250  184301  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell9   5420   6670  184850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 185388p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell113    1250   1250  184301  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell8   4882   6132  185388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 185906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell114    1250   1250  184424  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell9   4364   5614  185906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 185906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell114    1250   1250  184424  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell8   4364   5614  185906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 186800p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell115    1250   1250  185852  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell9   3470   4720  186800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 186929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -8480
----------------------------------------------   ------ 
End-of-path required time (ps)                   191520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell115    1250   1250  185852  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell8   3341   4591  186929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 187080p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9410
-------------------------------------   ---- 
End-of-path arrival time (ps)           9410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  187080  RISE       1
\SPIM_1:BSPIM:state_2\/main_8               macrocell113    5830   9410  187080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 187080p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9410
-------------------------------------   ---- 
End-of-path arrival time (ps)           9410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  187080  RISE       1
\SPIM_1:BSPIM:state_1\/main_8               macrocell114    5830   9410  187080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_1604/main_4
Capture Clock  : Net_1604/clock_0
Path slack     : 188890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb  datapathcell9   5360   5360  188890  RISE       1
Net_1604/main_4                    macrocell112    2240   7600  188890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 189826p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell117   5414   6664  189826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_1607/main_0
Capture Clock  : Net_1607/clock_0
Path slack     : 189826p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell113   1250   1250  184301  RISE       1
Net_1607/main_0           macrocell118   5414   6664  189826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1607/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 189940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell114   1250   1250  184424  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell115   5300   6550  189940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 189940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell114   1250   1250  184424  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell116   5300   6550  189940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1608/q
Path End       : Net_1608/main_0
Capture Clock  : Net_1608/clock_0
Path slack     : 189997p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1608/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1608/q       macrocell68   1250   1250  189997  RISE       1
Net_1608/main_0  macrocell68   5243   6493  189997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1608/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 190231p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3   macrocell117   4319   6259  190231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 190286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell113   4264   6204  190286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 190286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell114   4264   6204  190286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_1608/main_1
Capture Clock  : Net_1608/clock_0
Path slack     : 190356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell113   1250   1250  184301  RISE       1
Net_1608/main_1           macrocell68    4884   6134  190356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1608/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_1604/main_1
Capture Clock  : Net_1604/clock_0
Path slack     : 190356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell113   1250   1250  184301  RISE       1
Net_1604/main_1           macrocell112   4884   6134  190356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_1608/main_2
Capture Clock  : Net_1608/clock_0
Path slack     : 190480p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell114   1250   1250  184424  RISE       1
Net_1608/main_2           macrocell68    4760   6010  190480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1608/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_1604/main_2
Capture Clock  : Net_1604/clock_0
Path slack     : 190480p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell114   1250   1250  184424  RISE       1
Net_1604/main_2           macrocell112   4760   6010  190480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 190653p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  187080  RISE       1
\SPIM_1:BSPIM:state_0\/main_8               macrocell115    2257   5837  190653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 190718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell115   4522   5772  190718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 190718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell116   4522   5772  190718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 190815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell     1940   1940  184080  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell113   3735   5675  190815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 190815p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell     1940   1940  184080  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell114   3735   5675  190815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 190851p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell114   1250   1250  184424  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell117   4389   5639  190851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_1607/main_1
Capture Clock  : Net_1607/clock_0
Path slack     : 190851p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell114   1250   1250  184424  RISE       1
Net_1607/main_1           macrocell118   4389   5639  190851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1607/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 190973p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  184380  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell113   3577   5517  190973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 190973p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  184380  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell114   3577   5517  190973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 190975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  184366  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell113   3575   5515  190975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 190975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  184366  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell114   3575   5515  190975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 191005p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell115   1250   1250  185852  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell113   4235   5485  191005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 191005p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell115   1250   1250  185852  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell114   4235   5485  191005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191138p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:state_0\/main_3      macrocell115   3412   5352  191138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191138p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell     1940   1940  182753  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell116   3412   5352  191138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 191139p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell     1940   1940  184515  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell113   3411   5351  191139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 191139p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell     1940   1940  184515  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell114   3411   5351  191139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191549p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell     1940   1940  184080  RISE       1
\SPIM_1:BSPIM:state_0\/main_5      macrocell115   3001   4941  191549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191549p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell     1940   1940  184080  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell116   3001   4941  191549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 191559p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell     1940   1940  184080  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_5   macrocell117   2991   4931  191559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191778p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell115   1250   1250  185852  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell115   3462   4712  191778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191778p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell115   1250   1250  185852  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell116   3462   4712  191778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 191779p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell115   1250   1250  185852  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell117   3461   4711  191779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_1607/main_2
Capture Clock  : Net_1607/clock_0
Path slack     : 191779p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell115   1250   1250  185852  RISE       1
Net_1607/main_2           macrocell118   3461   4711  191779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1607/clock_0                                           macrocell118        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1604/q
Path End       : Net_1604/main_0
Capture Clock  : Net_1604/clock_0
Path slack     : 191798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_1604/q       macrocell112   1250   1250  191798  RISE       1
Net_1604/main_0  macrocell112   3442   4692  191798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  184366  RISE       1
\SPIM_1:BSPIM:state_0\/main_4      macrocell115   2709   4649  191841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  184366  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell116   2709   4649  191841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 191844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell     1940   1940  184366  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_4   macrocell117   2706   4646  191844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  184380  RISE       1
\SPIM_1:BSPIM:state_0\/main_7      macrocell115   2705   4645  191845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  184380  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell116   2705   4645  191845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 191859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell     1940   1940  184380  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_7   macrocell117   2691   4631  191859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_1608/main_3
Capture Clock  : Net_1608/clock_0
Path slack     : 191907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell115   1250   1250  185852  RISE       1
Net_1608/main_3           macrocell68    3333   4583  191907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1608/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_1604/main_3
Capture Clock  : Net_1604/clock_0
Path slack     : 191907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell115   1250   1250  185852  RISE       1
Net_1604/main_3           macrocell112   3333   4583  191907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1604/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 191988p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell     1940   1940  184515  RISE       1
\SPIM_1:BSPIM:state_0\/main_6      macrocell115   2562   4502  191988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell115        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 191988p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell     1940   1940  184515  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell116   2562   4502  191988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 191993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell     1940   1940  184515  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_6   macrocell117   2557   4497  191993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 192148p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -4060
----------------------------------------------   ------ 
End-of-path required time (ps)                   195940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell117   1250   1250  192148  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell     2542   3792  192148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 192601p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell114   1250   1250  184424  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell113   2639   3889  192601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 192601p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell114   1250   1250  184424  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell114   2639   3889  192601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 192719p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell117   1250   1250  192148  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_8  macrocell117   2521   3771  192719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 192919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell113   2321   3571  192919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 192919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell113   1250   1250  184301  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell114   2321   3571  192919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell114        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 192993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -3510
----------------------------------------------   ------ 
End-of-path required time (ps)                   196490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell116   1250   1250  192993  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell116   2247   3497  192993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell116        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 193790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SPIM_Clk:R#1 vs. SPIM_Clk:R#2)   200000
- Setup time                                      -5490
----------------------------------------------   ------ 
End-of-path required time (ps)                   194510

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell8    720    720  193790  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/sir      datapathcell9      0    720  193790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 477085p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22415
-------------------------------------   ----- 
End-of-path arrival time (ps)           22415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell36    3646   5586  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell36    3350   8936  477085  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell9  13479  22415  477085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell9        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 477605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19545
-------------------------------------   ----- 
End-of-path arrival time (ps)           19545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell       1940   1940  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell36      3646   5586  477085  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell36      3350   8936  477085  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_load    datapathcell13  10609  19545  477605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 481519p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17981
-------------------------------------   ----- 
End-of-path arrival time (ps)           17981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q           macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:tx_status_0\/main_2  macrocell37    9222  10472  481519  RISE       1
\SPIM_2:BSPIM:tx_status_0\/q       macrocell37    3350  13822  481519  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_0   statusicell9   4160  17981  481519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell9        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484078p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q            macrocell141     1250   1250  481519  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell13   8662   9912  484078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 486018p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q          macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_2  macrocell145   9222  10472  486018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 486039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:state_2\/main_2  macrocell139   9201  10451  486039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 486039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:state_1\/main_2  macrocell140   9201  10451  486039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 486039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q        macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_2  macrocell144   9201  10451  486039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 486612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell139   1250   1250  485260  RISE       1
Net_25/main_1             macrocell137   8628   9878  486612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell137        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_6537/main_0
Capture Clock  : Net_6537/clock_0
Path slack     : 486612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell139   1250   1250  485260  RISE       1
Net_6537/main_0           macrocell142   8628   9878  486612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_6537/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 487149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell141   1250   1250  481519  RISE       1
Net_25/main_3             macrocell137   8091   9341  487149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell137        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_6537/main_2
Capture Clock  : Net_6537/clock_0
Path slack     : 487149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell141   1250   1250  481519  RISE       1
Net_6537/main_2           macrocell142   8091   9341  487149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_6537/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_2:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_2:BSPIM:RxStsReg\/clock
Path slack     : 487154p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12346
-------------------------------------   ----- 
End-of-path arrival time (ps)           12346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell13   3580   3580  487154  RISE       1
\SPIM_2:BSPIM:rx_status_6\/main_5          macrocell39      3099   6679  487154  RISE       1
\SPIM_2:BSPIM:rx_status_6\/q               macrocell39      3350  10029  487154  RISE       1
\SPIM_2:BSPIM:RxStsReg\/status_6           statusicell10    2317  12346  487154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:RxStsReg\/clock                              statusicell10       0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell139     1250   1250  485260  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell13   5465   6715  487275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 487297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:state_0\/main_0  macrocell141   7943   9193  487297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 487297p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q         macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:load_cond\/main_0  macrocell143   7943   9193  487297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 487499p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell141   1250   1250  481519  RISE       1
Net_23/main_3             macrocell138   7741   8991  487499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 487573p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell140   1250   1250  485808  RISE       1
Net_25/main_2             macrocell137   7667   8917  487573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell137        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_6537/main_1
Capture Clock  : Net_6537/clock_0
Path slack     : 487573p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell140   1250   1250  485808  RISE       1
Net_6537/main_1           macrocell142   7667   8917  487573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_6537/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487824p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -6010
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q            macrocell140     1250   1250  485808  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell13   4916   6166  487824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:state_2\/main_0  macrocell139   7036   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:state_1\/main_0  macrocell140   7036   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q        macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_0  macrocell144   7036   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 488807p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb  datapathcell13   5360   5360  488807  RISE       1
Net_23/main_4                     macrocell138     2323   7683  488807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 488955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  488955  RISE       1
\SPIM_2:BSPIM:state_2\/main_8              macrocell139     3955   7535  488955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 488955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  488955  RISE       1
\SPIM_2:BSPIM:state_1\/main_8              macrocell140     3955   7535  488955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 489016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  488955  RISE       1
\SPIM_2:BSPIM:state_0\/main_3              macrocell141     3894   7474  489016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 489367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:state_0\/main_1  macrocell141   5873   7123  489367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 489367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q         macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:load_cond\/main_1  macrocell143   5873   7123  489367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 489760p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q          macrocell139   1250   1250  485260  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_0  macrocell145   5480   6730  489760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 490308p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q          macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_1  macrocell145   4932   6182  490308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 490314p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell140   1250   1250  485808  RISE       1
Net_23/main_2             macrocell138   4926   6176  490314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:state_2\/main_7      macrocell139   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:state_1\/main_7      macrocell140   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 490353p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_7     macrocell144   4197   6137  490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477085  RISE       1
\SPIM_2:BSPIM:load_cond\/main_7    macrocell143   4161   6101  490389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490628p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477591  RISE       1
\SPIM_2:BSPIM:load_cond\/main_3    macrocell143   3922   5862  490628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 490813p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:state_0\/main_2  macrocell141   4427   5677  490813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490813p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q         macrocell141   1250   1250  481519  RISE       1
\SPIM_2:BSPIM:load_cond\/main_2  macrocell143   4427   5677  490813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490821p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477929  RISE       1
\SPIM_2:BSPIM:load_cond\/main_4    macrocell143   3729   5669  490821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  477938  RISE       1
\SPIM_2:BSPIM:load_cond\/main_6    macrocell143   3721   5661  490829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 490904p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  477085  RISE       1
Net_23/main_9                      macrocell138   3646   5586  490904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 491006p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  478112  RISE       1
\SPIM_2:BSPIM:load_cond\/main_5    macrocell143   3544   5484  491006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 491053p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell139   1250   1250  485260  RISE       1
Net_23/main_1             macrocell138   4187   5437  491053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:state_2\/main_1  macrocell139   3941   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:state_1\/main_1  macrocell140   3941   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q        macrocell140   1250   1250  485808  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_1  macrocell144   3941   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 491410p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477591  RISE       1
Net_23/main_5                      macrocell138   3140   5080  491410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477591  RISE       1
\SPIM_2:BSPIM:state_2\/main_3      macrocell139   3113   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477591  RISE       1
\SPIM_2:BSPIM:state_1\/main_3      macrocell140   3113   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  477591  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_3     macrocell144   3113   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 491448p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell137        0      0  RISE       1

Data path
pin name       model name    delay     AT   slack  edge  Fanout
-------------  ------------  -----  -----  ------  ----  ------
Net_25/q       macrocell137   1250   1250  491448  RISE       1
Net_25/main_0  macrocell137   3792   5042  491448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell137        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 491466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1

Data path
pin name       model name    delay     AT   slack  edge  Fanout
-------------  ------------  -----  -----  ------  ----  ------
Net_23/q       macrocell138   1250   1250  491466  RISE       1
Net_23/main_0  macrocell138   3774   5024  491466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6537/q
Path End       : Net_6537/main_3
Capture Clock  : Net_6537/clock_0
Path slack     : 491467p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_6537/clock_0                                           macrocell142        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_6537/q       macrocell142   1250   1250  491467  RISE       1
Net_6537/main_3  macrocell142   3773   5023  491467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_6537/clock_0                                           macrocell142        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477929  RISE       1
\SPIM_2:BSPIM:state_2\/main_4      macrocell139   2818   4758  491732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477929  RISE       1
\SPIM_2:BSPIM:state_1\/main_4      macrocell140   2818   4758  491732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 491732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477929  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_4     macrocell144   2818   4758  491732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 491748p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  477929  RISE       1
Net_23/main_6                      macrocell138   2802   4742  491748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 491757p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  477938  RISE       1
Net_23/main_8                      macrocell138   2793   4733  491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  477938  RISE       1
\SPIM_2:BSPIM:state_2\/main_6      macrocell139   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  477938  RISE       1
\SPIM_2:BSPIM:state_1\/main_6      macrocell140   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 491761p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  477938  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_6     macrocell144   2789   4729  491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 491932p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  478112  RISE       1
Net_23/main_7                      macrocell138   2618   4558  491932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  478112  RISE       1
\SPIM_2:BSPIM:state_2\/main_5      macrocell139   2610   4550  491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  478112  RISE       1
\SPIM_2:BSPIM:state_1\/main_5      macrocell140   2610   4550  491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 491940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  478112  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_5     macrocell144   2610   4550  491940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_2:BSPIM:BitCounter\/clock
Path slack     : 492066p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell145   1250   1250  492066  RISE       1
\SPIM_2:BSPIM:BitCounter\/enable  count7cell     2624   3874  492066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 492463p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                   model name    delay     AT   slack  edge  Fanout
-------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:ld_ident\/q  macrocell144   1250   1250  492463  RISE       1
Net_23/main_10             macrocell138   2777   4027  492463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell138        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell144   1250   1250  492463  RISE       1
\SPIM_2:BSPIM:state_2\/main_9  macrocell139   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell144   1250   1250  492463  RISE       1
\SPIM_2:BSPIM:state_1\/main_9  macrocell140   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell140        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 492472p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:ld_ident\/q       macrocell144   1250   1250  492463  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_8  macrocell144   2768   4018  492472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell145   1250   1250  492066  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_3  macrocell145   2607   3857  492633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell145        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:load_cond\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 492939p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:load_cond\/q       macrocell143   1250   1250  492939  RISE       1
\SPIM_2:BSPIM:load_cond\/main_8  macrocell143   2301   3551  492939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell143        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

