// Seed: 2205706445
module module_0 (
    output wor  id_0,
    input  tri  id_1
    , id_6,
    input  wand id_2,
    input  wand id_3,
    input  tri0 id_4
);
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input wand id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd62
) (
    input tri1 _id_0,
    output tri id_1,
    output tri1 id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output wor id_6,
    input wire id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output tri1 id_12
);
  logic [-1 'b0 : id_0] id_14;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_5,
      id_5,
      id_11
  );
  assign modCall_1.id_4 = 0;
  logic id_15;
endmodule
