{"vcs1":{"timestamp_begin":1684351060.428570838, "rt":1.45, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684351061.969354073, "rt":1.21, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684351063.250822116, "rt":0.62, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351059.789557828}
{"VCS_COMP_START_TIME": 1684351059.789557828}
{"VCS_COMP_END_TIME": 1684351066.094050900}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330248}}
{"stitch_vcselab": {"peak_mem": 228280}}
