# Reti-Logiche-21-22
Final project of the Digital Logic Design course - Politecnico di Milano AY 2021/2022

This repository contains the <a href="https://github.com/LucaLonginotti00/Reti-Logiche-21-22/tree/main/specifications">specifications</a>, the <a href="https://github.com/LucaLonginotti00/Reti-Logiche-21-22/blob/main/code.vhd">VHDL code</a> of the final project and the relative <a href="https://github.com/LucaLonginotti00/Reti-Logiche-21-22/tree/main/documentation">documentation</a>.

<b>Professor: </b> Fabio Salice

<b>Score: </b> 30/30

<h2>Group Members</h2>

- <a href="https://github.com/TheKingOjama">Matteo Fiorentino</a> - matteo.fiorentino@mail.polimi.it
- <a href="https://github.com/LucaLonginotti">Luca Longinotti</a> - luca.longinotti@mail.polimi.it

