<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4012pt" height="684pt"
 viewBox="0.00 0.00 4012.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 4008,-680 4008,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3984,-8 3984,-8 3990,-8 3996,-14 3996,-20 3996,-20 3996,-656 3996,-656 3996,-662 3990,-668 3984,-668 3984,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2002" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2002" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=atomic&#10;mem_ranges=0:2147483648&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3976,-16 3976,-16 3982,-16 3988,-22 3988,-28 3988,-28 3988,-610 3988,-610 3988,-616 3982,-622 3976,-622 3976,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2002" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2002" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu0.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M108,-24C108,-24 972,-24 972,-24 978,-24 984,-30 984,-36 984,-36 984,-380 984,-380 984,-386 978,-392 972,-392 972,-392 108,-392 108,-392 102,-392 96,-386 96,-380 96,-380 96,-36 96,-36 96,-30 102,-24 108,-24"/>
<text text-anchor="middle" x="540" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="540" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M630,-147C630,-147 964,-147 964,-147 970,-147 976,-153 976,-159 976,-159 976,-334 976,-334 976,-340 970,-346 964,-346 964,-346 630,-346 630,-346 624,-346 618,-340 618,-334 618,-334 618,-159 618,-159 618,-153 624,-147 630,-147"/>
<text text-anchor="middle" x="797" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="797" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M638,-155C638,-155 781,-155 781,-155 787,-155 793,-161 793,-167 793,-167 793,-288 793,-288 793,-294 787,-300 781,-300 781,-300 638,-300 638,-300 632,-300 626,-294 626,-288 626,-288 626,-167 626,-167 626,-161 632,-155 638,-155"/>
<text text-anchor="middle" x="709.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="709.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M646,-163C646,-163 773,-163 773,-163 779,-163 785,-169 785,-175 785,-175 785,-242 785,-242 785,-248 779,-254 773,-254 773,-254 646,-254 646,-254 640,-254 634,-248 634,-242 634,-242 634,-175 634,-175 634,-169 640,-163 646,-163"/>
<text text-anchor="middle" x="709.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="709.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M813,-155C813,-155 956,-155 956,-155 962,-155 968,-161 968,-167 968,-167 968,-288 968,-288 968,-294 962,-300 956,-300 956,-300 813,-300 813,-300 807,-300 801,-294 801,-288 801,-288 801,-167 801,-167 801,-161 807,-155 813,-155"/>
<text text-anchor="middle" x="884.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="884.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M821,-163C821,-163 948,-163 948,-163 954,-163 960,-169 960,-175 960,-175 960,-242 960,-242 960,-248 954,-254 948,-254 948,-254 821,-254 821,-254 815,-254 809,-248 809,-242 809,-242 809,-175 809,-175 809,-169 815,-163 821,-163"/>
<text text-anchor="middle" x="884.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="884.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust18"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M116,-32C116,-32 278,-32 278,-32 284,-32 290,-38 290,-44 290,-44 290,-111 290,-111 290,-117 284,-123 278,-123 278,-123 116,-123 116,-123 110,-123 104,-117 104,-111 104,-111 104,-44 104,-44 104,-38 110,-32 116,-32"/>
<text text-anchor="middle" x="197" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="197" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust24"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M310,-32C310,-32 472,-32 472,-32 478,-32 484,-38 484,-44 484,-44 484,-111 484,-111 484,-117 478,-123 472,-123 472,-123 310,-123 310,-123 304,-123 298,-117 298,-111 298,-111 298,-44 298,-44 298,-38 304,-32 310,-32"/>
<text text-anchor="middle" x="391" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="391" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust30"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M512,-32C512,-32 674,-32 674,-32 680,-32 686,-38 686,-44 686,-44 686,-111 686,-111 686,-117 680,-123 674,-123 674,-123 512,-123 512,-123 506,-123 500,-117 500,-111 500,-111 500,-44 500,-44 500,-38 506,-32 512,-32"/>
<text text-anchor="middle" x="593" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="593" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust36" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust36"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M710,-32C710,-32 872,-32 872,-32 878,-32 884,-38 884,-44 884,-44 884,-111 884,-111 884,-117 878,-123 872,-123 872,-123 710,-123 710,-123 704,-123 698,-117 698,-111 698,-111 698,-44 698,-44 698,-38 704,-32 710,-32"/>
<text text-anchor="middle" x="791" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="791" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust42"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M321,-163C321,-163 598,-163 598,-163 604,-163 610,-169 610,-175 610,-175 610,-242 610,-242 610,-248 604,-254 598,-254 598,-254 321,-254 321,-254 315,-254 309,-248 309,-242 309,-242 309,-175 309,-175 309,-169 315,-163 321,-163"/>
<text text-anchor="middle" x="459.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="459.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust44"><a xlink:title="branchPred=system.cpu1.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1076,-24C1076,-24 1940,-24 1940,-24 1946,-24 1952,-30 1952,-36 1952,-36 1952,-380 1952,-380 1952,-386 1946,-392 1940,-392 1940,-392 1076,-392 1076,-392 1070,-392 1064,-386 1064,-380 1064,-380 1064,-36 1064,-36 1064,-30 1070,-24 1076,-24"/>
<text text-anchor="middle" x="1508" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1508" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust45"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1598,-147C1598,-147 1932,-147 1932,-147 1938,-147 1944,-153 1944,-159 1944,-159 1944,-334 1944,-334 1944,-340 1938,-346 1932,-346 1932,-346 1598,-346 1598,-346 1592,-346 1586,-340 1586,-334 1586,-334 1586,-159 1586,-159 1586,-153 1592,-147 1598,-147"/>
<text text-anchor="middle" x="1765" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1765" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust46"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1606,-155C1606,-155 1749,-155 1749,-155 1755,-155 1761,-161 1761,-167 1761,-167 1761,-288 1761,-288 1761,-294 1755,-300 1749,-300 1749,-300 1606,-300 1606,-300 1600,-300 1594,-294 1594,-288 1594,-288 1594,-167 1594,-167 1594,-161 1600,-155 1606,-155"/>
<text text-anchor="middle" x="1677.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1677.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1614,-163C1614,-163 1741,-163 1741,-163 1747,-163 1753,-169 1753,-175 1753,-175 1753,-242 1753,-242 1753,-248 1747,-254 1741,-254 1741,-254 1614,-254 1614,-254 1608,-254 1602,-248 1602,-242 1602,-242 1602,-175 1602,-175 1602,-169 1608,-163 1614,-163"/>
<text text-anchor="middle" x="1677.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1677.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust49"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1781,-155C1781,-155 1924,-155 1924,-155 1930,-155 1936,-161 1936,-167 1936,-167 1936,-288 1936,-288 1936,-294 1930,-300 1924,-300 1924,-300 1781,-300 1781,-300 1775,-300 1769,-294 1769,-288 1769,-288 1769,-167 1769,-167 1769,-161 1775,-155 1781,-155"/>
<text text-anchor="middle" x="1852.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1852.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust50" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust50"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1789,-163C1789,-163 1916,-163 1916,-163 1922,-163 1928,-169 1928,-175 1928,-175 1928,-242 1928,-242 1928,-248 1922,-254 1916,-254 1916,-254 1789,-254 1789,-254 1783,-254 1777,-248 1777,-242 1777,-242 1777,-175 1777,-175 1777,-169 1783,-163 1789,-163"/>
<text text-anchor="middle" x="1852.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1852.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust57" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust57"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1084,-32C1084,-32 1246,-32 1246,-32 1252,-32 1258,-38 1258,-44 1258,-44 1258,-111 1258,-111 1258,-117 1252,-123 1246,-123 1246,-123 1084,-123 1084,-123 1078,-123 1072,-117 1072,-111 1072,-111 1072,-44 1072,-44 1072,-38 1078,-32 1084,-32"/>
<text text-anchor="middle" x="1165" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1165" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust63"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1278,-32C1278,-32 1440,-32 1440,-32 1446,-32 1452,-38 1452,-44 1452,-44 1452,-111 1452,-111 1452,-117 1446,-123 1440,-123 1440,-123 1278,-123 1278,-123 1272,-123 1266,-117 1266,-111 1266,-111 1266,-44 1266,-44 1266,-38 1272,-32 1278,-32"/>
<text text-anchor="middle" x="1359" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1359" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust69"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1480,-32C1480,-32 1642,-32 1642,-32 1648,-32 1654,-38 1654,-44 1654,-44 1654,-111 1654,-111 1654,-117 1648,-123 1642,-123 1642,-123 1480,-123 1480,-123 1474,-123 1468,-117 1468,-111 1468,-111 1468,-44 1468,-44 1468,-38 1474,-32 1480,-32"/>
<text text-anchor="middle" x="1561" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1561" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust75" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust75"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1678,-32C1678,-32 1840,-32 1840,-32 1846,-32 1852,-38 1852,-44 1852,-44 1852,-111 1852,-111 1852,-117 1846,-123 1840,-123 1840,-123 1678,-123 1678,-123 1672,-123 1666,-117 1666,-111 1666,-111 1666,-44 1666,-44 1666,-38 1672,-32 1678,-32"/>
<text text-anchor="middle" x="1759" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1759" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust81"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1289,-163C1289,-163 1566,-163 1566,-163 1572,-163 1578,-169 1578,-175 1578,-175 1578,-242 1578,-242 1578,-248 1572,-254 1566,-254 1566,-254 1289,-254 1289,-254 1283,-254 1277,-248 1277,-242 1277,-242 1277,-175 1277,-175 1277,-169 1283,-163 1289,-163"/>
<text text-anchor="middle" x="1427.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1427.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust83"><a xlink:title="branchPred=system.cpu2.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2044,-24C2044,-24 2908,-24 2908,-24 2914,-24 2920,-30 2920,-36 2920,-36 2920,-380 2920,-380 2920,-386 2914,-392 2908,-392 2908,-392 2044,-392 2044,-392 2038,-392 2032,-386 2032,-380 2032,-380 2032,-36 2032,-36 2032,-30 2038,-24 2044,-24"/>
<text text-anchor="middle" x="2476" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2476" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust84"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2566,-147C2566,-147 2900,-147 2900,-147 2906,-147 2912,-153 2912,-159 2912,-159 2912,-334 2912,-334 2912,-340 2906,-346 2900,-346 2900,-346 2566,-346 2566,-346 2560,-346 2554,-340 2554,-334 2554,-334 2554,-159 2554,-159 2554,-153 2560,-147 2566,-147"/>
<text text-anchor="middle" x="2733" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2733" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust85"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2574,-155C2574,-155 2717,-155 2717,-155 2723,-155 2729,-161 2729,-167 2729,-167 2729,-288 2729,-288 2729,-294 2723,-300 2717,-300 2717,-300 2574,-300 2574,-300 2568,-300 2562,-294 2562,-288 2562,-288 2562,-167 2562,-167 2562,-161 2568,-155 2574,-155"/>
<text text-anchor="middle" x="2645.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2645.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust86"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2582,-163C2582,-163 2709,-163 2709,-163 2715,-163 2721,-169 2721,-175 2721,-175 2721,-242 2721,-242 2721,-248 2715,-254 2709,-254 2709,-254 2582,-254 2582,-254 2576,-254 2570,-248 2570,-242 2570,-242 2570,-175 2570,-175 2570,-169 2576,-163 2582,-163"/>
<text text-anchor="middle" x="2645.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2645.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust88"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2749,-155C2749,-155 2892,-155 2892,-155 2898,-155 2904,-161 2904,-167 2904,-167 2904,-288 2904,-288 2904,-294 2898,-300 2892,-300 2892,-300 2749,-300 2749,-300 2743,-300 2737,-294 2737,-288 2737,-288 2737,-167 2737,-167 2737,-161 2743,-155 2749,-155"/>
<text text-anchor="middle" x="2820.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2820.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust89"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2757,-163C2757,-163 2884,-163 2884,-163 2890,-163 2896,-169 2896,-175 2896,-175 2896,-242 2896,-242 2896,-248 2890,-254 2884,-254 2884,-254 2757,-254 2757,-254 2751,-254 2745,-248 2745,-242 2745,-242 2745,-175 2745,-175 2745,-169 2751,-163 2757,-163"/>
<text text-anchor="middle" x="2820.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2820.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust96"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2052,-32C2052,-32 2214,-32 2214,-32 2220,-32 2226,-38 2226,-44 2226,-44 2226,-111 2226,-111 2226,-117 2220,-123 2214,-123 2214,-123 2052,-123 2052,-123 2046,-123 2040,-117 2040,-111 2040,-111 2040,-44 2040,-44 2040,-38 2046,-32 2052,-32"/>
<text text-anchor="middle" x="2133" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2133" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust102"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2246,-32C2246,-32 2408,-32 2408,-32 2414,-32 2420,-38 2420,-44 2420,-44 2420,-111 2420,-111 2420,-117 2414,-123 2408,-123 2408,-123 2246,-123 2246,-123 2240,-123 2234,-117 2234,-111 2234,-111 2234,-44 2234,-44 2234,-38 2240,-32 2246,-32"/>
<text text-anchor="middle" x="2327" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2327" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2448,-32C2448,-32 2610,-32 2610,-32 2616,-32 2622,-38 2622,-44 2622,-44 2622,-111 2622,-111 2622,-117 2616,-123 2610,-123 2610,-123 2448,-123 2448,-123 2442,-123 2436,-117 2436,-111 2436,-111 2436,-44 2436,-44 2436,-38 2442,-32 2448,-32"/>
<text text-anchor="middle" x="2529" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2529" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust114"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2646,-32C2646,-32 2808,-32 2808,-32 2814,-32 2820,-38 2820,-44 2820,-44 2820,-111 2820,-111 2820,-117 2814,-123 2808,-123 2808,-123 2646,-123 2646,-123 2640,-123 2634,-117 2634,-111 2634,-111 2634,-44 2634,-44 2634,-38 2640,-32 2646,-32"/>
<text text-anchor="middle" x="2727" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2727" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust120"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2257,-163C2257,-163 2534,-163 2534,-163 2540,-163 2546,-169 2546,-175 2546,-175 2546,-242 2546,-242 2546,-248 2540,-254 2534,-254 2534,-254 2257,-254 2257,-254 2251,-254 2245,-248 2245,-242 2245,-242 2245,-175 2245,-175 2245,-169 2251,-163 2257,-163"/>
<text text-anchor="middle" x="2395.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2395.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust122"><a xlink:title="branchPred=system.cpu3.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3012,-24C3012,-24 3876,-24 3876,-24 3882,-24 3888,-30 3888,-36 3888,-36 3888,-380 3888,-380 3888,-386 3882,-392 3876,-392 3876,-392 3012,-392 3012,-392 3006,-392 3000,-386 3000,-380 3000,-380 3000,-36 3000,-36 3000,-30 3006,-24 3012,-24"/>
<text text-anchor="middle" x="3444" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3444" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust123"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3534,-147C3534,-147 3868,-147 3868,-147 3874,-147 3880,-153 3880,-159 3880,-159 3880,-334 3880,-334 3880,-340 3874,-346 3868,-346 3868,-346 3534,-346 3534,-346 3528,-346 3522,-340 3522,-334 3522,-334 3522,-159 3522,-159 3522,-153 3528,-147 3534,-147"/>
<text text-anchor="middle" x="3701" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3701" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust124"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3542,-155C3542,-155 3685,-155 3685,-155 3691,-155 3697,-161 3697,-167 3697,-167 3697,-288 3697,-288 3697,-294 3691,-300 3685,-300 3685,-300 3542,-300 3542,-300 3536,-300 3530,-294 3530,-288 3530,-288 3530,-167 3530,-167 3530,-161 3536,-155 3542,-155"/>
<text text-anchor="middle" x="3613.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3613.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust125"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3550,-163C3550,-163 3677,-163 3677,-163 3683,-163 3689,-169 3689,-175 3689,-175 3689,-242 3689,-242 3689,-248 3683,-254 3677,-254 3677,-254 3550,-254 3550,-254 3544,-254 3538,-248 3538,-242 3538,-242 3538,-175 3538,-175 3538,-169 3544,-163 3550,-163"/>
<text text-anchor="middle" x="3613.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3613.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust127"><a xlink:title="eventq_index=0&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3717,-155C3717,-155 3860,-155 3860,-155 3866,-155 3872,-161 3872,-167 3872,-167 3872,-288 3872,-288 3872,-294 3866,-300 3860,-300 3860,-300 3717,-300 3717,-300 3711,-300 3705,-294 3705,-288 3705,-288 3705,-167 3705,-167 3705,-161 3711,-155 3717,-155"/>
<text text-anchor="middle" x="3788.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3788.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust128"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3725,-163C3725,-163 3852,-163 3852,-163 3858,-163 3864,-169 3864,-175 3864,-175 3864,-242 3864,-242 3864,-248 3858,-254 3852,-254 3852,-254 3725,-254 3725,-254 3719,-254 3713,-248 3713,-242 3713,-242 3713,-175 3713,-175 3713,-169 3719,-163 3725,-163"/>
<text text-anchor="middle" x="3788.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3788.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3020,-32C3020,-32 3182,-32 3182,-32 3188,-32 3194,-38 3194,-44 3194,-44 3194,-111 3194,-111 3194,-117 3188,-123 3182,-123 3182,-123 3020,-123 3020,-123 3014,-123 3008,-117 3008,-111 3008,-111 3008,-44 3008,-44 3008,-38 3014,-32 3020,-32"/>
<text text-anchor="middle" x="3101" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3101" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust141"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3214,-32C3214,-32 3376,-32 3376,-32 3382,-32 3388,-38 3388,-44 3388,-44 3388,-111 3388,-111 3388,-117 3382,-123 3376,-123 3376,-123 3214,-123 3214,-123 3208,-123 3202,-117 3202,-111 3202,-111 3202,-44 3202,-44 3202,-38 3208,-32 3214,-32"/>
<text text-anchor="middle" x="3295" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3295" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust147" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust147"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3416,-32C3416,-32 3578,-32 3578,-32 3584,-32 3590,-38 3590,-44 3590,-44 3590,-111 3590,-111 3590,-117 3584,-123 3578,-123 3578,-123 3416,-123 3416,-123 3410,-123 3404,-117 3404,-111 3404,-111 3404,-44 3404,-44 3404,-38 3410,-32 3416,-32"/>
<text text-anchor="middle" x="3497" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3497" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust153"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3614,-32C3614,-32 3776,-32 3776,-32 3782,-32 3788,-38 3788,-44 3788,-44 3788,-111 3788,-111 3788,-117 3782,-123 3776,-123 3776,-123 3614,-123 3614,-123 3608,-123 3602,-117 3602,-111 3602,-111 3602,-44 3602,-44 3602,-38 3608,-32 3614,-32"/>
<text text-anchor="middle" x="3695" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3695" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3225,-163C3225,-163 3502,-163 3502,-163 3508,-163 3514,-169 3514,-175 3514,-175 3514,-242 3514,-242 3514,-248 3508,-254 3502,-254 3502,-254 3225,-254 3225,-254 3219,-254 3213,-248 3213,-242 3213,-242 3213,-175 3213,-175 3213,-169 3219,-163 3225,-163"/>
<text text-anchor="middle" x="3363.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3363.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust165"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1911,-400C1911,-400 2147,-400 2147,-400 2153,-400 2159,-406 2159,-412 2159,-412 2159,-479 2159,-479 2159,-485 2153,-491 2147,-491 2147,-491 1911,-491 1911,-491 1905,-491 1899,-485 1899,-479 1899,-479 1899,-412 1899,-412 1899,-406 1905,-400 1911,-400"/>
<text text-anchor="middle" x="2029" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2029" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust168"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3908,-163C3908,-163 3968,-163 3968,-163 3974,-163 3980,-169 3980,-175 3980,-175 3980,-242 3980,-242 3980,-248 3974,-254 3968,-254 3968,-254 3908,-254 3908,-254 3902,-254 3896,-248 3896,-242 3896,-242 3896,-175 3896,-175 3896,-169 3902,-163 3908,-163"/>
<text text-anchor="middle" x="3938" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3938" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1927.5,-539.5C1927.5,-539.5 1994.5,-539.5 1994.5,-539.5 2000.5,-539.5 2006.5,-545.5 2006.5,-551.5 2006.5,-551.5 2006.5,-563.5 2006.5,-563.5 2006.5,-569.5 2000.5,-575.5 1994.5,-575.5 1994.5,-575.5 1927.5,-575.5 1927.5,-575.5 1921.5,-575.5 1915.5,-569.5 1915.5,-563.5 1915.5,-563.5 1915.5,-551.5 1915.5,-551.5 1915.5,-545.5 1921.5,-539.5 1927.5,-539.5"/>
<text text-anchor="middle" x="1961" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1919,-408.5C1919,-408.5 2003,-408.5 2003,-408.5 2009,-408.5 2015,-414.5 2015,-420.5 2015,-420.5 2015,-432.5 2015,-432.5 2015,-438.5 2009,-444.5 2003,-444.5 2003,-444.5 1919,-444.5 1919,-444.5 1913,-444.5 1907,-438.5 1907,-432.5 1907,-432.5 1907,-420.5 1907,-420.5 1907,-414.5 1913,-408.5 1919,-408.5"/>
<text text-anchor="middle" x="1961" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1961,-539.37C1961,-517.78 1961,-480.41 1961,-454.85"/>
<polygon fill="black" stroke="black" points="1964.5,-454.7 1961,-444.7 1957.5,-454.7 1964.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M116,-171.5C116,-171.5 178,-171.5 178,-171.5 184,-171.5 190,-177.5 190,-183.5 190,-183.5 190,-195.5 190,-195.5 190,-201.5 184,-207.5 178,-207.5 178,-207.5 116,-207.5 116,-207.5 110,-207.5 104,-201.5 104,-195.5 104,-195.5 104,-183.5 104,-183.5 104,-177.5 110,-171.5 116,-171.5"/>
<text text-anchor="middle" x="147" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M222.5,-40.5C222.5,-40.5 269.5,-40.5 269.5,-40.5 275.5,-40.5 281.5,-46.5 281.5,-52.5 281.5,-52.5 281.5,-64.5 281.5,-64.5 281.5,-70.5 275.5,-76.5 269.5,-76.5 269.5,-76.5 222.5,-76.5 222.5,-76.5 216.5,-76.5 210.5,-70.5 210.5,-64.5 210.5,-64.5 210.5,-52.5 210.5,-52.5 210.5,-46.5 216.5,-40.5 222.5,-40.5"/>
<text text-anchor="middle" x="246" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M161.79,-171.26C172.85,-158.22 188.2,-139.74 201,-123 210.35,-110.77 220.3,-96.85 228.45,-85.16"/>
<polygon fill="black" stroke="black" points="231.48,-86.94 234.3,-76.72 225.73,-82.95 231.48,-86.94"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M220.5,-171.5C220.5,-171.5 287.5,-171.5 287.5,-171.5 293.5,-171.5 299.5,-177.5 299.5,-183.5 299.5,-183.5 299.5,-195.5 299.5,-195.5 299.5,-201.5 293.5,-207.5 287.5,-207.5 287.5,-207.5 220.5,-207.5 220.5,-207.5 214.5,-207.5 208.5,-201.5 208.5,-195.5 208.5,-195.5 208.5,-183.5 208.5,-183.5 208.5,-177.5 214.5,-171.5 220.5,-171.5"/>
<text text-anchor="middle" x="254" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M416.5,-40.5C416.5,-40.5 463.5,-40.5 463.5,-40.5 469.5,-40.5 475.5,-46.5 475.5,-52.5 475.5,-52.5 475.5,-64.5 475.5,-64.5 475.5,-70.5 469.5,-76.5 463.5,-76.5 463.5,-76.5 416.5,-76.5 416.5,-76.5 410.5,-76.5 404.5,-70.5 404.5,-64.5 404.5,-64.5 404.5,-52.5 404.5,-52.5 404.5,-46.5 410.5,-40.5 416.5,-40.5"/>
<text text-anchor="middle" x="440" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M271.1,-171.49C280.43,-163.05 292.6,-153.33 305,-147 341.87,-128.18 361.01,-146.63 395,-123 408.57,-113.57 419.45,-98.65 427.1,-85.65"/>
<polygon fill="black" stroke="black" points="430.32,-87.06 432.1,-76.62 424.2,-83.67 430.32,-87.06"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M654,-171.5C654,-171.5 684,-171.5 684,-171.5 690,-171.5 696,-177.5 696,-183.5 696,-183.5 696,-195.5 696,-195.5 696,-201.5 690,-207.5 684,-207.5 684,-207.5 654,-207.5 654,-207.5 648,-207.5 642,-201.5 642,-195.5 642,-195.5 642,-183.5 642,-183.5 642,-177.5 648,-171.5 654,-171.5"/>
<text text-anchor="middle" x="669" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M618.5,-40.5C618.5,-40.5 665.5,-40.5 665.5,-40.5 671.5,-40.5 677.5,-46.5 677.5,-52.5 677.5,-52.5 677.5,-64.5 677.5,-64.5 677.5,-70.5 671.5,-76.5 665.5,-76.5 665.5,-76.5 618.5,-76.5 618.5,-76.5 612.5,-76.5 606.5,-70.5 606.5,-64.5 606.5,-64.5 606.5,-52.5 606.5,-52.5 606.5,-46.5 612.5,-40.5 618.5,-40.5"/>
<text text-anchor="middle" x="642" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M665.41,-171.37C660.88,-149.68 653,-112.08 647.65,-86.51"/>
<polygon fill="black" stroke="black" points="651.07,-85.77 645.6,-76.7 644.22,-87.21 651.07,-85.77"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M829,-171.5C829,-171.5 859,-171.5 859,-171.5 865,-171.5 871,-177.5 871,-183.5 871,-183.5 871,-195.5 871,-195.5 871,-201.5 865,-207.5 859,-207.5 859,-207.5 829,-207.5 829,-207.5 823,-207.5 817,-201.5 817,-195.5 817,-195.5 817,-183.5 817,-183.5 817,-177.5 823,-171.5 829,-171.5"/>
<text text-anchor="middle" x="844" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M816.5,-40.5C816.5,-40.5 863.5,-40.5 863.5,-40.5 869.5,-40.5 875.5,-46.5 875.5,-52.5 875.5,-52.5 875.5,-64.5 875.5,-64.5 875.5,-70.5 869.5,-76.5 863.5,-76.5 863.5,-76.5 816.5,-76.5 816.5,-76.5 810.5,-76.5 804.5,-70.5 804.5,-64.5 804.5,-64.5 804.5,-52.5 804.5,-52.5 804.5,-46.5 810.5,-40.5 816.5,-40.5"/>
<text text-anchor="middle" x="840" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M843.47,-171.37C842.8,-149.78 841.64,-112.41 840.85,-86.85"/>
<polygon fill="black" stroke="black" points="844.34,-86.59 840.53,-76.7 837.35,-86.8 844.34,-86.59"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M124,-40.5C124,-40.5 180,-40.5 180,-40.5 186,-40.5 192,-46.5 192,-52.5 192,-52.5 192,-64.5 192,-64.5 192,-70.5 186,-76.5 180,-76.5 180,-76.5 124,-76.5 124,-76.5 118,-76.5 112,-70.5 112,-64.5 112,-64.5 112,-52.5 112,-52.5 112,-46.5 118,-40.5 124,-40.5"/>
<text text-anchor="middle" x="152" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M318,-40.5C318,-40.5 374,-40.5 374,-40.5 380,-40.5 386,-46.5 386,-52.5 386,-52.5 386,-64.5 386,-64.5 386,-70.5 380,-76.5 374,-76.5 374,-76.5 318,-76.5 318,-76.5 312,-76.5 306,-70.5 306,-64.5 306,-64.5 306,-52.5 306,-52.5 306,-46.5 312,-40.5 318,-40.5"/>
<text text-anchor="middle" x="346" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M520,-40.5C520,-40.5 576,-40.5 576,-40.5 582,-40.5 588,-46.5 588,-52.5 588,-52.5 588,-64.5 588,-64.5 588,-70.5 582,-76.5 576,-76.5 576,-76.5 520,-76.5 520,-76.5 514,-76.5 508,-70.5 508,-64.5 508,-64.5 508,-52.5 508,-52.5 508,-46.5 514,-40.5 520,-40.5"/>
<text text-anchor="middle" x="548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M718,-40.5C718,-40.5 774,-40.5 774,-40.5 780,-40.5 786,-46.5 786,-52.5 786,-52.5 786,-64.5 786,-64.5 786,-70.5 780,-76.5 774,-76.5 774,-76.5 718,-76.5 718,-76.5 712,-76.5 706,-70.5 706,-64.5 706,-64.5 706,-52.5 706,-52.5 706,-46.5 712,-40.5 718,-40.5"/>
<text text-anchor="middle" x="746" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M329.5,-171.5C329.5,-171.5 400.5,-171.5 400.5,-171.5 406.5,-171.5 412.5,-177.5 412.5,-183.5 412.5,-183.5 412.5,-195.5 412.5,-195.5 412.5,-201.5 406.5,-207.5 400.5,-207.5 400.5,-207.5 329.5,-207.5 329.5,-207.5 323.5,-207.5 317.5,-201.5 317.5,-195.5 317.5,-195.5 317.5,-183.5 317.5,-183.5 317.5,-177.5 323.5,-171.5 329.5,-171.5"/>
<text text-anchor="middle" x="365" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M442.5,-171.5C442.5,-171.5 517.5,-171.5 517.5,-171.5 523.5,-171.5 529.5,-177.5 529.5,-183.5 529.5,-183.5 529.5,-195.5 529.5,-195.5 529.5,-201.5 523.5,-207.5 517.5,-207.5 517.5,-207.5 442.5,-207.5 442.5,-207.5 436.5,-207.5 430.5,-201.5 430.5,-195.5 430.5,-195.5 430.5,-183.5 430.5,-183.5 430.5,-177.5 436.5,-171.5 442.5,-171.5"/>
<text text-anchor="middle" x="480" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M560,-171.5C560,-171.5 590,-171.5 590,-171.5 596,-171.5 602,-177.5 602,-183.5 602,-183.5 602,-195.5 602,-195.5 602,-201.5 596,-207.5 590,-207.5 590,-207.5 560,-207.5 560,-207.5 554,-207.5 548,-201.5 548,-195.5 548,-195.5 548,-183.5 548,-183.5 548,-177.5 554,-171.5 560,-171.5"/>
<text text-anchor="middle" x="575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1084,-171.5C1084,-171.5 1146,-171.5 1146,-171.5 1152,-171.5 1158,-177.5 1158,-183.5 1158,-183.5 1158,-195.5 1158,-195.5 1158,-201.5 1152,-207.5 1146,-207.5 1146,-207.5 1084,-207.5 1084,-207.5 1078,-207.5 1072,-201.5 1072,-195.5 1072,-195.5 1072,-183.5 1072,-183.5 1072,-177.5 1078,-171.5 1084,-171.5"/>
<text text-anchor="middle" x="1115" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1190.5,-40.5C1190.5,-40.5 1237.5,-40.5 1237.5,-40.5 1243.5,-40.5 1249.5,-46.5 1249.5,-52.5 1249.5,-52.5 1249.5,-64.5 1249.5,-64.5 1249.5,-70.5 1243.5,-76.5 1237.5,-76.5 1237.5,-76.5 1190.5,-76.5 1190.5,-76.5 1184.5,-76.5 1178.5,-70.5 1178.5,-64.5 1178.5,-64.5 1178.5,-52.5 1178.5,-52.5 1178.5,-46.5 1184.5,-40.5 1190.5,-40.5"/>
<text text-anchor="middle" x="1214" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1129.79,-171.26C1140.85,-158.22 1156.2,-139.74 1169,-123 1178.35,-110.77 1188.3,-96.85 1196.45,-85.16"/>
<polygon fill="black" stroke="black" points="1199.48,-86.94 1202.3,-76.72 1193.73,-82.95 1199.48,-86.94"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1188.5,-171.5C1188.5,-171.5 1255.5,-171.5 1255.5,-171.5 1261.5,-171.5 1267.5,-177.5 1267.5,-183.5 1267.5,-183.5 1267.5,-195.5 1267.5,-195.5 1267.5,-201.5 1261.5,-207.5 1255.5,-207.5 1255.5,-207.5 1188.5,-207.5 1188.5,-207.5 1182.5,-207.5 1176.5,-201.5 1176.5,-195.5 1176.5,-195.5 1176.5,-183.5 1176.5,-183.5 1176.5,-177.5 1182.5,-171.5 1188.5,-171.5"/>
<text text-anchor="middle" x="1222" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1384.5,-40.5C1384.5,-40.5 1431.5,-40.5 1431.5,-40.5 1437.5,-40.5 1443.5,-46.5 1443.5,-52.5 1443.5,-52.5 1443.5,-64.5 1443.5,-64.5 1443.5,-70.5 1437.5,-76.5 1431.5,-76.5 1431.5,-76.5 1384.5,-76.5 1384.5,-76.5 1378.5,-76.5 1372.5,-70.5 1372.5,-64.5 1372.5,-64.5 1372.5,-52.5 1372.5,-52.5 1372.5,-46.5 1378.5,-40.5 1384.5,-40.5"/>
<text text-anchor="middle" x="1408" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1239.1,-171.49C1248.43,-163.05 1260.6,-153.33 1273,-147 1309.87,-128.18 1329.01,-146.63 1363,-123 1376.57,-113.57 1387.45,-98.65 1395.1,-85.65"/>
<polygon fill="black" stroke="black" points="1398.32,-87.06 1400.1,-76.62 1392.2,-83.67 1398.32,-87.06"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1622,-171.5C1622,-171.5 1652,-171.5 1652,-171.5 1658,-171.5 1664,-177.5 1664,-183.5 1664,-183.5 1664,-195.5 1664,-195.5 1664,-201.5 1658,-207.5 1652,-207.5 1652,-207.5 1622,-207.5 1622,-207.5 1616,-207.5 1610,-201.5 1610,-195.5 1610,-195.5 1610,-183.5 1610,-183.5 1610,-177.5 1616,-171.5 1622,-171.5"/>
<text text-anchor="middle" x="1637" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1586.5,-40.5C1586.5,-40.5 1633.5,-40.5 1633.5,-40.5 1639.5,-40.5 1645.5,-46.5 1645.5,-52.5 1645.5,-52.5 1645.5,-64.5 1645.5,-64.5 1645.5,-70.5 1639.5,-76.5 1633.5,-76.5 1633.5,-76.5 1586.5,-76.5 1586.5,-76.5 1580.5,-76.5 1574.5,-70.5 1574.5,-64.5 1574.5,-64.5 1574.5,-52.5 1574.5,-52.5 1574.5,-46.5 1580.5,-40.5 1586.5,-40.5"/>
<text text-anchor="middle" x="1610" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1633.41,-171.37C1628.88,-149.68 1621,-112.08 1615.65,-86.51"/>
<polygon fill="black" stroke="black" points="1619.07,-85.77 1613.6,-76.7 1612.22,-87.21 1619.07,-85.77"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1797,-171.5C1797,-171.5 1827,-171.5 1827,-171.5 1833,-171.5 1839,-177.5 1839,-183.5 1839,-183.5 1839,-195.5 1839,-195.5 1839,-201.5 1833,-207.5 1827,-207.5 1827,-207.5 1797,-207.5 1797,-207.5 1791,-207.5 1785,-201.5 1785,-195.5 1785,-195.5 1785,-183.5 1785,-183.5 1785,-177.5 1791,-171.5 1797,-171.5"/>
<text text-anchor="middle" x="1812" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1784.5,-40.5C1784.5,-40.5 1831.5,-40.5 1831.5,-40.5 1837.5,-40.5 1843.5,-46.5 1843.5,-52.5 1843.5,-52.5 1843.5,-64.5 1843.5,-64.5 1843.5,-70.5 1837.5,-76.5 1831.5,-76.5 1831.5,-76.5 1784.5,-76.5 1784.5,-76.5 1778.5,-76.5 1772.5,-70.5 1772.5,-64.5 1772.5,-64.5 1772.5,-52.5 1772.5,-52.5 1772.5,-46.5 1778.5,-40.5 1784.5,-40.5"/>
<text text-anchor="middle" x="1808" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1811.47,-171.37C1810.8,-149.78 1809.64,-112.41 1808.85,-86.85"/>
<polygon fill="black" stroke="black" points="1812.34,-86.59 1808.53,-76.7 1805.35,-86.8 1812.34,-86.59"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1092,-40.5C1092,-40.5 1148,-40.5 1148,-40.5 1154,-40.5 1160,-46.5 1160,-52.5 1160,-52.5 1160,-64.5 1160,-64.5 1160,-70.5 1154,-76.5 1148,-76.5 1148,-76.5 1092,-76.5 1092,-76.5 1086,-76.5 1080,-70.5 1080,-64.5 1080,-64.5 1080,-52.5 1080,-52.5 1080,-46.5 1086,-40.5 1092,-40.5"/>
<text text-anchor="middle" x="1120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1286,-40.5C1286,-40.5 1342,-40.5 1342,-40.5 1348,-40.5 1354,-46.5 1354,-52.5 1354,-52.5 1354,-64.5 1354,-64.5 1354,-70.5 1348,-76.5 1342,-76.5 1342,-76.5 1286,-76.5 1286,-76.5 1280,-76.5 1274,-70.5 1274,-64.5 1274,-64.5 1274,-52.5 1274,-52.5 1274,-46.5 1280,-40.5 1286,-40.5"/>
<text text-anchor="middle" x="1314" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1488,-40.5C1488,-40.5 1544,-40.5 1544,-40.5 1550,-40.5 1556,-46.5 1556,-52.5 1556,-52.5 1556,-64.5 1556,-64.5 1556,-70.5 1550,-76.5 1544,-76.5 1544,-76.5 1488,-76.5 1488,-76.5 1482,-76.5 1476,-70.5 1476,-64.5 1476,-64.5 1476,-52.5 1476,-52.5 1476,-46.5 1482,-40.5 1488,-40.5"/>
<text text-anchor="middle" x="1516" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1686,-40.5C1686,-40.5 1742,-40.5 1742,-40.5 1748,-40.5 1754,-46.5 1754,-52.5 1754,-52.5 1754,-64.5 1754,-64.5 1754,-70.5 1748,-76.5 1742,-76.5 1742,-76.5 1686,-76.5 1686,-76.5 1680,-76.5 1674,-70.5 1674,-64.5 1674,-64.5 1674,-52.5 1674,-52.5 1674,-46.5 1680,-40.5 1686,-40.5"/>
<text text-anchor="middle" x="1714" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1297.5,-171.5C1297.5,-171.5 1368.5,-171.5 1368.5,-171.5 1374.5,-171.5 1380.5,-177.5 1380.5,-183.5 1380.5,-183.5 1380.5,-195.5 1380.5,-195.5 1380.5,-201.5 1374.5,-207.5 1368.5,-207.5 1368.5,-207.5 1297.5,-207.5 1297.5,-207.5 1291.5,-207.5 1285.5,-201.5 1285.5,-195.5 1285.5,-195.5 1285.5,-183.5 1285.5,-183.5 1285.5,-177.5 1291.5,-171.5 1297.5,-171.5"/>
<text text-anchor="middle" x="1333" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1410.5,-171.5C1410.5,-171.5 1485.5,-171.5 1485.5,-171.5 1491.5,-171.5 1497.5,-177.5 1497.5,-183.5 1497.5,-183.5 1497.5,-195.5 1497.5,-195.5 1497.5,-201.5 1491.5,-207.5 1485.5,-207.5 1485.5,-207.5 1410.5,-207.5 1410.5,-207.5 1404.5,-207.5 1398.5,-201.5 1398.5,-195.5 1398.5,-195.5 1398.5,-183.5 1398.5,-183.5 1398.5,-177.5 1404.5,-171.5 1410.5,-171.5"/>
<text text-anchor="middle" x="1448" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1528,-171.5C1528,-171.5 1558,-171.5 1558,-171.5 1564,-171.5 1570,-177.5 1570,-183.5 1570,-183.5 1570,-195.5 1570,-195.5 1570,-201.5 1564,-207.5 1558,-207.5 1558,-207.5 1528,-207.5 1528,-207.5 1522,-207.5 1516,-201.5 1516,-195.5 1516,-195.5 1516,-183.5 1516,-183.5 1516,-177.5 1522,-171.5 1528,-171.5"/>
<text text-anchor="middle" x="1543" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2052,-171.5C2052,-171.5 2114,-171.5 2114,-171.5 2120,-171.5 2126,-177.5 2126,-183.5 2126,-183.5 2126,-195.5 2126,-195.5 2126,-201.5 2120,-207.5 2114,-207.5 2114,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2083" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2158.5,-40.5C2158.5,-40.5 2205.5,-40.5 2205.5,-40.5 2211.5,-40.5 2217.5,-46.5 2217.5,-52.5 2217.5,-52.5 2217.5,-64.5 2217.5,-64.5 2217.5,-70.5 2211.5,-76.5 2205.5,-76.5 2205.5,-76.5 2158.5,-76.5 2158.5,-76.5 2152.5,-76.5 2146.5,-70.5 2146.5,-64.5 2146.5,-64.5 2146.5,-52.5 2146.5,-52.5 2146.5,-46.5 2152.5,-40.5 2158.5,-40.5"/>
<text text-anchor="middle" x="2182" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2097.79,-171.26C2108.85,-158.22 2124.2,-139.74 2137,-123 2146.35,-110.77 2156.3,-96.85 2164.45,-85.16"/>
<polygon fill="black" stroke="black" points="2167.48,-86.94 2170.3,-76.72 2161.73,-82.95 2167.48,-86.94"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2156.5,-171.5C2156.5,-171.5 2223.5,-171.5 2223.5,-171.5 2229.5,-171.5 2235.5,-177.5 2235.5,-183.5 2235.5,-183.5 2235.5,-195.5 2235.5,-195.5 2235.5,-201.5 2229.5,-207.5 2223.5,-207.5 2223.5,-207.5 2156.5,-207.5 2156.5,-207.5 2150.5,-207.5 2144.5,-201.5 2144.5,-195.5 2144.5,-195.5 2144.5,-183.5 2144.5,-183.5 2144.5,-177.5 2150.5,-171.5 2156.5,-171.5"/>
<text text-anchor="middle" x="2190" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2352.5,-40.5C2352.5,-40.5 2399.5,-40.5 2399.5,-40.5 2405.5,-40.5 2411.5,-46.5 2411.5,-52.5 2411.5,-52.5 2411.5,-64.5 2411.5,-64.5 2411.5,-70.5 2405.5,-76.5 2399.5,-76.5 2399.5,-76.5 2352.5,-76.5 2352.5,-76.5 2346.5,-76.5 2340.5,-70.5 2340.5,-64.5 2340.5,-64.5 2340.5,-52.5 2340.5,-52.5 2340.5,-46.5 2346.5,-40.5 2352.5,-40.5"/>
<text text-anchor="middle" x="2376" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2207.1,-171.49C2216.43,-163.05 2228.6,-153.33 2241,-147 2277.87,-128.18 2297.01,-146.63 2331,-123 2344.57,-113.57 2355.45,-98.65 2363.1,-85.65"/>
<polygon fill="black" stroke="black" points="2366.32,-87.06 2368.1,-76.62 2360.2,-83.67 2366.32,-87.06"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2590,-171.5C2590,-171.5 2620,-171.5 2620,-171.5 2626,-171.5 2632,-177.5 2632,-183.5 2632,-183.5 2632,-195.5 2632,-195.5 2632,-201.5 2626,-207.5 2620,-207.5 2620,-207.5 2590,-207.5 2590,-207.5 2584,-207.5 2578,-201.5 2578,-195.5 2578,-195.5 2578,-183.5 2578,-183.5 2578,-177.5 2584,-171.5 2590,-171.5"/>
<text text-anchor="middle" x="2605" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2554.5,-40.5C2554.5,-40.5 2601.5,-40.5 2601.5,-40.5 2607.5,-40.5 2613.5,-46.5 2613.5,-52.5 2613.5,-52.5 2613.5,-64.5 2613.5,-64.5 2613.5,-70.5 2607.5,-76.5 2601.5,-76.5 2601.5,-76.5 2554.5,-76.5 2554.5,-76.5 2548.5,-76.5 2542.5,-70.5 2542.5,-64.5 2542.5,-64.5 2542.5,-52.5 2542.5,-52.5 2542.5,-46.5 2548.5,-40.5 2554.5,-40.5"/>
<text text-anchor="middle" x="2578" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2601.41,-171.37C2596.88,-149.68 2589,-112.08 2583.65,-86.51"/>
<polygon fill="black" stroke="black" points="2587.07,-85.77 2581.6,-76.7 2580.22,-87.21 2587.07,-85.77"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2765,-171.5C2765,-171.5 2795,-171.5 2795,-171.5 2801,-171.5 2807,-177.5 2807,-183.5 2807,-183.5 2807,-195.5 2807,-195.5 2807,-201.5 2801,-207.5 2795,-207.5 2795,-207.5 2765,-207.5 2765,-207.5 2759,-207.5 2753,-201.5 2753,-195.5 2753,-195.5 2753,-183.5 2753,-183.5 2753,-177.5 2759,-171.5 2765,-171.5"/>
<text text-anchor="middle" x="2780" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2752.5,-40.5C2752.5,-40.5 2799.5,-40.5 2799.5,-40.5 2805.5,-40.5 2811.5,-46.5 2811.5,-52.5 2811.5,-52.5 2811.5,-64.5 2811.5,-64.5 2811.5,-70.5 2805.5,-76.5 2799.5,-76.5 2799.5,-76.5 2752.5,-76.5 2752.5,-76.5 2746.5,-76.5 2740.5,-70.5 2740.5,-64.5 2740.5,-64.5 2740.5,-52.5 2740.5,-52.5 2740.5,-46.5 2746.5,-40.5 2752.5,-40.5"/>
<text text-anchor="middle" x="2776" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2779.47,-171.37C2778.8,-149.78 2777.64,-112.41 2776.85,-86.85"/>
<polygon fill="black" stroke="black" points="2780.34,-86.59 2776.53,-76.7 2773.35,-86.8 2780.34,-86.59"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2060,-40.5C2060,-40.5 2116,-40.5 2116,-40.5 2122,-40.5 2128,-46.5 2128,-52.5 2128,-52.5 2128,-64.5 2128,-64.5 2128,-70.5 2122,-76.5 2116,-76.5 2116,-76.5 2060,-76.5 2060,-76.5 2054,-76.5 2048,-70.5 2048,-64.5 2048,-64.5 2048,-52.5 2048,-52.5 2048,-46.5 2054,-40.5 2060,-40.5"/>
<text text-anchor="middle" x="2088" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2254,-40.5C2254,-40.5 2310,-40.5 2310,-40.5 2316,-40.5 2322,-46.5 2322,-52.5 2322,-52.5 2322,-64.5 2322,-64.5 2322,-70.5 2316,-76.5 2310,-76.5 2310,-76.5 2254,-76.5 2254,-76.5 2248,-76.5 2242,-70.5 2242,-64.5 2242,-64.5 2242,-52.5 2242,-52.5 2242,-46.5 2248,-40.5 2254,-40.5"/>
<text text-anchor="middle" x="2282" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2456,-40.5C2456,-40.5 2512,-40.5 2512,-40.5 2518,-40.5 2524,-46.5 2524,-52.5 2524,-52.5 2524,-64.5 2524,-64.5 2524,-70.5 2518,-76.5 2512,-76.5 2512,-76.5 2456,-76.5 2456,-76.5 2450,-76.5 2444,-70.5 2444,-64.5 2444,-64.5 2444,-52.5 2444,-52.5 2444,-46.5 2450,-40.5 2456,-40.5"/>
<text text-anchor="middle" x="2484" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2654,-40.5C2654,-40.5 2710,-40.5 2710,-40.5 2716,-40.5 2722,-46.5 2722,-52.5 2722,-52.5 2722,-64.5 2722,-64.5 2722,-70.5 2716,-76.5 2710,-76.5 2710,-76.5 2654,-76.5 2654,-76.5 2648,-76.5 2642,-70.5 2642,-64.5 2642,-64.5 2642,-52.5 2642,-52.5 2642,-46.5 2648,-40.5 2654,-40.5"/>
<text text-anchor="middle" x="2682" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2265.5,-171.5C2265.5,-171.5 2336.5,-171.5 2336.5,-171.5 2342.5,-171.5 2348.5,-177.5 2348.5,-183.5 2348.5,-183.5 2348.5,-195.5 2348.5,-195.5 2348.5,-201.5 2342.5,-207.5 2336.5,-207.5 2336.5,-207.5 2265.5,-207.5 2265.5,-207.5 2259.5,-207.5 2253.5,-201.5 2253.5,-195.5 2253.5,-195.5 2253.5,-183.5 2253.5,-183.5 2253.5,-177.5 2259.5,-171.5 2265.5,-171.5"/>
<text text-anchor="middle" x="2301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2378.5,-171.5C2378.5,-171.5 2453.5,-171.5 2453.5,-171.5 2459.5,-171.5 2465.5,-177.5 2465.5,-183.5 2465.5,-183.5 2465.5,-195.5 2465.5,-195.5 2465.5,-201.5 2459.5,-207.5 2453.5,-207.5 2453.5,-207.5 2378.5,-207.5 2378.5,-207.5 2372.5,-207.5 2366.5,-201.5 2366.5,-195.5 2366.5,-195.5 2366.5,-183.5 2366.5,-183.5 2366.5,-177.5 2372.5,-171.5 2378.5,-171.5"/>
<text text-anchor="middle" x="2416" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2496,-171.5C2496,-171.5 2526,-171.5 2526,-171.5 2532,-171.5 2538,-177.5 2538,-183.5 2538,-183.5 2538,-195.5 2538,-195.5 2538,-201.5 2532,-207.5 2526,-207.5 2526,-207.5 2496,-207.5 2496,-207.5 2490,-207.5 2484,-201.5 2484,-195.5 2484,-195.5 2484,-183.5 2484,-183.5 2484,-177.5 2490,-171.5 2496,-171.5"/>
<text text-anchor="middle" x="2511" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3020,-171.5C3020,-171.5 3082,-171.5 3082,-171.5 3088,-171.5 3094,-177.5 3094,-183.5 3094,-183.5 3094,-195.5 3094,-195.5 3094,-201.5 3088,-207.5 3082,-207.5 3082,-207.5 3020,-207.5 3020,-207.5 3014,-207.5 3008,-201.5 3008,-195.5 3008,-195.5 3008,-183.5 3008,-183.5 3008,-177.5 3014,-171.5 3020,-171.5"/>
<text text-anchor="middle" x="3051" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3126.5,-40.5C3126.5,-40.5 3173.5,-40.5 3173.5,-40.5 3179.5,-40.5 3185.5,-46.5 3185.5,-52.5 3185.5,-52.5 3185.5,-64.5 3185.5,-64.5 3185.5,-70.5 3179.5,-76.5 3173.5,-76.5 3173.5,-76.5 3126.5,-76.5 3126.5,-76.5 3120.5,-76.5 3114.5,-70.5 3114.5,-64.5 3114.5,-64.5 3114.5,-52.5 3114.5,-52.5 3114.5,-46.5 3120.5,-40.5 3126.5,-40.5"/>
<text text-anchor="middle" x="3150" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3065.79,-171.26C3076.85,-158.22 3092.2,-139.74 3105,-123 3114.35,-110.77 3124.3,-96.85 3132.45,-85.16"/>
<polygon fill="black" stroke="black" points="3135.48,-86.94 3138.3,-76.72 3129.73,-82.95 3135.48,-86.94"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3124.5,-171.5C3124.5,-171.5 3191.5,-171.5 3191.5,-171.5 3197.5,-171.5 3203.5,-177.5 3203.5,-183.5 3203.5,-183.5 3203.5,-195.5 3203.5,-195.5 3203.5,-201.5 3197.5,-207.5 3191.5,-207.5 3191.5,-207.5 3124.5,-207.5 3124.5,-207.5 3118.5,-207.5 3112.5,-201.5 3112.5,-195.5 3112.5,-195.5 3112.5,-183.5 3112.5,-183.5 3112.5,-177.5 3118.5,-171.5 3124.5,-171.5"/>
<text text-anchor="middle" x="3158" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3320.5,-40.5C3320.5,-40.5 3367.5,-40.5 3367.5,-40.5 3373.5,-40.5 3379.5,-46.5 3379.5,-52.5 3379.5,-52.5 3379.5,-64.5 3379.5,-64.5 3379.5,-70.5 3373.5,-76.5 3367.5,-76.5 3367.5,-76.5 3320.5,-76.5 3320.5,-76.5 3314.5,-76.5 3308.5,-70.5 3308.5,-64.5 3308.5,-64.5 3308.5,-52.5 3308.5,-52.5 3308.5,-46.5 3314.5,-40.5 3320.5,-40.5"/>
<text text-anchor="middle" x="3344" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3175.1,-171.49C3184.43,-163.05 3196.6,-153.33 3209,-147 3245.87,-128.18 3265.01,-146.63 3299,-123 3312.57,-113.57 3323.45,-98.65 3331.1,-85.65"/>
<polygon fill="black" stroke="black" points="3334.32,-87.06 3336.1,-76.62 3328.2,-83.67 3334.32,-87.06"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3558,-171.5C3558,-171.5 3588,-171.5 3588,-171.5 3594,-171.5 3600,-177.5 3600,-183.5 3600,-183.5 3600,-195.5 3600,-195.5 3600,-201.5 3594,-207.5 3588,-207.5 3588,-207.5 3558,-207.5 3558,-207.5 3552,-207.5 3546,-201.5 3546,-195.5 3546,-195.5 3546,-183.5 3546,-183.5 3546,-177.5 3552,-171.5 3558,-171.5"/>
<text text-anchor="middle" x="3573" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3522.5,-40.5C3522.5,-40.5 3569.5,-40.5 3569.5,-40.5 3575.5,-40.5 3581.5,-46.5 3581.5,-52.5 3581.5,-52.5 3581.5,-64.5 3581.5,-64.5 3581.5,-70.5 3575.5,-76.5 3569.5,-76.5 3569.5,-76.5 3522.5,-76.5 3522.5,-76.5 3516.5,-76.5 3510.5,-70.5 3510.5,-64.5 3510.5,-64.5 3510.5,-52.5 3510.5,-52.5 3510.5,-46.5 3516.5,-40.5 3522.5,-40.5"/>
<text text-anchor="middle" x="3546" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3569.41,-171.37C3564.88,-149.68 3557,-112.08 3551.65,-86.51"/>
<polygon fill="black" stroke="black" points="3555.07,-85.77 3549.6,-76.7 3548.22,-87.21 3555.07,-85.77"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3733,-171.5C3733,-171.5 3763,-171.5 3763,-171.5 3769,-171.5 3775,-177.5 3775,-183.5 3775,-183.5 3775,-195.5 3775,-195.5 3775,-201.5 3769,-207.5 3763,-207.5 3763,-207.5 3733,-207.5 3733,-207.5 3727,-207.5 3721,-201.5 3721,-195.5 3721,-195.5 3721,-183.5 3721,-183.5 3721,-177.5 3727,-171.5 3733,-171.5"/>
<text text-anchor="middle" x="3748" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3720.5,-40.5C3720.5,-40.5 3767.5,-40.5 3767.5,-40.5 3773.5,-40.5 3779.5,-46.5 3779.5,-52.5 3779.5,-52.5 3779.5,-64.5 3779.5,-64.5 3779.5,-70.5 3773.5,-76.5 3767.5,-76.5 3767.5,-76.5 3720.5,-76.5 3720.5,-76.5 3714.5,-76.5 3708.5,-70.5 3708.5,-64.5 3708.5,-64.5 3708.5,-52.5 3708.5,-52.5 3708.5,-46.5 3714.5,-40.5 3720.5,-40.5"/>
<text text-anchor="middle" x="3744" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3747.47,-171.37C3746.8,-149.78 3745.64,-112.41 3744.85,-86.85"/>
<polygon fill="black" stroke="black" points="3748.34,-86.59 3744.53,-76.7 3741.35,-86.8 3748.34,-86.59"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3028,-40.5C3028,-40.5 3084,-40.5 3084,-40.5 3090,-40.5 3096,-46.5 3096,-52.5 3096,-52.5 3096,-64.5 3096,-64.5 3096,-70.5 3090,-76.5 3084,-76.5 3084,-76.5 3028,-76.5 3028,-76.5 3022,-76.5 3016,-70.5 3016,-64.5 3016,-64.5 3016,-52.5 3016,-52.5 3016,-46.5 3022,-40.5 3028,-40.5"/>
<text text-anchor="middle" x="3056" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3222,-40.5C3222,-40.5 3278,-40.5 3278,-40.5 3284,-40.5 3290,-46.5 3290,-52.5 3290,-52.5 3290,-64.5 3290,-64.5 3290,-70.5 3284,-76.5 3278,-76.5 3278,-76.5 3222,-76.5 3222,-76.5 3216,-76.5 3210,-70.5 3210,-64.5 3210,-64.5 3210,-52.5 3210,-52.5 3210,-46.5 3216,-40.5 3222,-40.5"/>
<text text-anchor="middle" x="3250" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3424,-40.5C3424,-40.5 3480,-40.5 3480,-40.5 3486,-40.5 3492,-46.5 3492,-52.5 3492,-52.5 3492,-64.5 3492,-64.5 3492,-70.5 3486,-76.5 3480,-76.5 3480,-76.5 3424,-76.5 3424,-76.5 3418,-76.5 3412,-70.5 3412,-64.5 3412,-64.5 3412,-52.5 3412,-52.5 3412,-46.5 3418,-40.5 3424,-40.5"/>
<text text-anchor="middle" x="3452" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3622,-40.5C3622,-40.5 3678,-40.5 3678,-40.5 3684,-40.5 3690,-46.5 3690,-52.5 3690,-52.5 3690,-64.5 3690,-64.5 3690,-70.5 3684,-76.5 3678,-76.5 3678,-76.5 3622,-76.5 3622,-76.5 3616,-76.5 3610,-70.5 3610,-64.5 3610,-64.5 3610,-52.5 3610,-52.5 3610,-46.5 3616,-40.5 3622,-40.5"/>
<text text-anchor="middle" x="3650" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3233.5,-171.5C3233.5,-171.5 3304.5,-171.5 3304.5,-171.5 3310.5,-171.5 3316.5,-177.5 3316.5,-183.5 3316.5,-183.5 3316.5,-195.5 3316.5,-195.5 3316.5,-201.5 3310.5,-207.5 3304.5,-207.5 3304.5,-207.5 3233.5,-207.5 3233.5,-207.5 3227.5,-207.5 3221.5,-201.5 3221.5,-195.5 3221.5,-195.5 3221.5,-183.5 3221.5,-183.5 3221.5,-177.5 3227.5,-171.5 3233.5,-171.5"/>
<text text-anchor="middle" x="3269" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3346.5,-171.5C3346.5,-171.5 3421.5,-171.5 3421.5,-171.5 3427.5,-171.5 3433.5,-177.5 3433.5,-183.5 3433.5,-183.5 3433.5,-195.5 3433.5,-195.5 3433.5,-201.5 3427.5,-207.5 3421.5,-207.5 3421.5,-207.5 3346.5,-207.5 3346.5,-207.5 3340.5,-207.5 3334.5,-201.5 3334.5,-195.5 3334.5,-195.5 3334.5,-183.5 3334.5,-183.5 3334.5,-177.5 3340.5,-171.5 3346.5,-171.5"/>
<text text-anchor="middle" x="3384" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3464,-171.5C3464,-171.5 3494,-171.5 3494,-171.5 3500,-171.5 3506,-177.5 3506,-183.5 3506,-183.5 3506,-195.5 3506,-195.5 3506,-201.5 3500,-207.5 3494,-207.5 3494,-207.5 3464,-207.5 3464,-207.5 3458,-207.5 3452,-201.5 3452,-195.5 3452,-195.5 3452,-183.5 3452,-183.5 3452,-177.5 3458,-171.5 3464,-171.5"/>
<text text-anchor="middle" x="3479" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1896.41,-425.61C1565.07,-426 70.31,-425.89 37,-392 -1.16,-353.17 12.82,-195.78 37,-147 53.04,-114.63 87.43,-90.99 114.44,-76.5"/>
<polygon fill="black" stroke="black" points="1896.79,-429.11 1906.79,-425.59 1896.78,-422.11 1896.79,-429.11"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1896.48,-425.6C1567.16,-425.93 87.98,-425.56 55,-392 35.92,-372.58 36.74,-167.19 55,-147 90.81,-107.42 246.96,-148.23 294,-123 313.34,-112.63 328.23,-91.75 337.02,-76.77"/>
<polygon fill="black" stroke="black" points="1896.8,-429.09 1906.79,-425.58 1896.79,-422.09 1896.8,-429.09"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1896.29,-425.58C1568.49,-425.86 105.64,-425.22 73,-392 53.92,-372.58 54.31,-166.8 73,-147 104.7,-113.41 446.13,-142.5 488,-123 509.31,-113.08 526.81,-91.89 537.3,-76.72"/>
<polygon fill="black" stroke="black" points="1896.56,-429.08 1906.56,-425.57 1896.56,-422.08 1896.56,-429.08"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1896.41,-425.57C1570.86,-425.78 124.29,-424.87 92,-392 72.92,-372.58 73.14,-166.63 92,-147 138.07,-99.05 629.95,-151.57 690,-123 710.57,-113.21 726.76,-92 736.33,-76.78"/>
<polygon fill="black" stroke="black" points="1896.61,-429.07 1906.61,-425.56 1896.61,-422.07 1896.61,-429.07"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1896.67,-425.14C1608.78,-423.38 451.61,-414.9 422,-392 363.91,-347.06 362.01,-247.58 363.79,-207.62"/>
<polygon fill="black" stroke="black" points="1896.92,-428.64 1906.94,-425.2 1896.96,-421.64 1896.92,-428.64"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge23" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1896.52,-425.67C1686.68,-425.92 1034.98,-424.08 1004,-392 966.18,-352.83 979.72,-195.73 1004,-147 1020.14,-114.6 1054.64,-91.03 1081.84,-76.57"/>
<polygon fill="black" stroke="black" points="1896.77,-429.17 1906.76,-425.66 1896.76,-422.17 1896.77,-429.17"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge24" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1896.67,-425.63C1689.64,-425.72 1052.34,-423.44 1022,-392 1003.1,-372.41 1003.73,-167.18 1022,-147 1057.97,-107.26 1214.76,-148.33 1262,-123 1281.34,-112.63 1296.23,-91.76 1305.02,-76.77"/>
<polygon fill="black" stroke="black" points="1896.78,-429.13 1906.78,-425.62 1896.78,-422.13 1896.78,-429.13"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1896.61,-425.58C1692.36,-425.5 1070.65,-422.75 1041,-392 1022.1,-372.4 1022.31,-166.8 1041,-147 1072.7,-113.41 1414.13,-142.5 1456,-123 1477.31,-113.08 1494.81,-91.89 1505.3,-76.72"/>
<polygon fill="black" stroke="black" points="1896.88,-429.08 1906.88,-425.58 1896.88,-422.08 1896.88,-429.08"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge26" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1896.55,-425.52C1695.11,-425.28 1088.96,-422.05 1060,-392 1041.11,-372.4 1041.14,-166.63 1060,-147 1106.07,-99.05 1597.95,-151.57 1658,-123 1678.57,-113.21 1694.76,-92 1704.33,-76.78"/>
<polygon fill="black" stroke="black" points="1896.69,-429.02 1906.69,-425.53 1896.69,-422.02 1896.69,-429.02"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge27" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1896.53,-425.86C1755.43,-426.05 1428.7,-423.1 1390,-392 1332.89,-346.12 1330.37,-247.63 1331.89,-207.77"/>
<polygon fill="black" stroke="black" points="1896.77,-429.36 1906.77,-425.84 1896.76,-422.36 1896.77,-429.36"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge28" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M1955.4,-398.08C1946.18,-345.82 1932.84,-229.77 1976,-147 1992.6,-115.17 2026.51,-91.25 2052.69,-76.54"/>
<polygon fill="black" stroke="black" points="1952.01,-399.04 1957.28,-408.23 1958.9,-397.76 1952.01,-399.04"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge29" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1964.36,-397.88C1972.9,-327.73 1994.88,-148.1 1996,-147 2033.38,-110.46 2183.96,-147.76 2230,-123 2249.33,-112.61 2264.22,-91.74 2273.02,-76.76"/>
<polygon fill="black" stroke="black" points="1960.84,-397.81 1963.11,-408.16 1967.79,-398.66 1960.84,-397.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge30" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1981.16,-399.95C1982.63,-397.36 1983.95,-394.69 1985,-392 2005.04,-340.91 1975.92,-184.48 2016,-147 2049.17,-115.98 2382.84,-142.19 2424,-123 2445.31,-113.07 2462.81,-91.88 2473.3,-76.71"/>
<polygon fill="black" stroke="black" points="1978.2,-398.08 1975.72,-408.38 1984.08,-401.87 1978.2,-398.08"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge31" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1998.27,-401.22C2000.86,-398.38 2003.17,-395.3 2005,-392 2031.54,-344.19 1988.31,-184.62 2028,-147 2076.26,-101.25 2565.95,-151.57 2626,-123 2646.57,-113.21 2662.76,-92 2672.33,-76.78"/>
<polygon fill="black" stroke="black" points="1995.74,-398.79 1990.87,-408.2 2000.54,-403.88 1995.74,-398.79"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge32" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2006.53,-404.92C2012.32,-402.95 2018.23,-401.23 2024,-400 2036.29,-397.38 2240.22,-399.89 2250,-392 2306.72,-346.21 2305.68,-247.23 2302.72,-207.5"/>
<polygon fill="black" stroke="black" points="2005.14,-401.71 1996.96,-408.44 2007.56,-408.28 2005.14,-401.71"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2006.28,-404.85C2012.14,-402.87 2018.14,-401.17 2024,-400 2035.93,-397.62 2890.7,-399.85 2900,-392 2984.54,-320.64 2886.87,-241.74 2944,-147 2962.79,-115.83 2997.11,-91.53 3022.83,-76.53"/>
<polygon fill="black" stroke="black" points="2004.78,-401.67 1996.59,-408.4 2007.19,-408.25 2004.78,-401.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2006.28,-404.85C2012.14,-402.87 2018.14,-401.17 2024,-400 2036.3,-397.55 2917.53,-400.22 2927,-392 3010.16,-319.81 2884.3,-222.99 2964,-147 3001.83,-110.93 3151.96,-147.76 3198,-123 3217.33,-112.61 3232.22,-91.74 3241.02,-76.76"/>
<polygon fill="black" stroke="black" points="2004.78,-401.67 1996.59,-408.4 2007.19,-408.24 2004.78,-401.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2006.28,-404.85C2012.14,-402.87 2018.14,-401.17 2024,-400 2036.61,-397.49 2940.34,-400.49 2950,-392 3032.59,-319.45 2903.25,-221.6 2984,-147 3017.36,-116.18 3350.84,-142.19 3392,-123 3413.31,-113.07 3430.81,-91.88 3441.3,-76.71"/>
<polygon fill="black" stroke="black" points="2004.78,-401.67 1996.59,-408.4 2007.19,-408.24 2004.78,-401.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2006.28,-404.85C2012.14,-402.87 2018.14,-401.17 2024,-400 2036.91,-397.43 2962.28,-400.89 2972,-392 3012.37,-355.08 2956.22,-184.55 2996,-147 3044.35,-101.35 3533.95,-151.57 3594,-123 3614.57,-113.21 3630.76,-92 3640.33,-76.78"/>
<polygon fill="black" stroke="black" points="2004.78,-401.67 1996.59,-408.4 2007.19,-408.24 2004.78,-401.67"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2006.28,-404.84C2012.14,-402.86 2018.14,-401.16 2024,-400 2040.27,-396.78 3204.95,-402.23 3218,-392 3275.37,-347.03 3273.96,-247.57 3270.81,-207.61"/>
<polygon fill="black" stroke="black" points="2004.78,-401.66 1996.59,-408.39 2007.18,-408.23 2004.78,-401.66"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2045,-408.5C2045,-408.5 2139,-408.5 2139,-408.5 2145,-408.5 2151,-414.5 2151,-420.5 2151,-420.5 2151,-432.5 2151,-432.5 2151,-438.5 2145,-444.5 2139,-444.5 2139,-444.5 2045,-444.5 2045,-444.5 2039,-444.5 2033,-438.5 2033,-432.5 2033,-432.5 2033,-420.5 2033,-420.5 2033,-414.5 2039,-408.5 2045,-408.5"/>
<text text-anchor="middle" x="2092" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge39" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2053.48,-408.37C2044.02,-404.92 2033.8,-401.8 2024,-400 2003.72,-396.27 555.47,-404.41 539,-392 484.67,-351.07 478.2,-262.74 478.68,-217.86"/>
<polygon fill="black" stroke="black" points="482.18,-217.78 478.92,-207.7 475.18,-217.62 482.18,-217.78"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge38" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2053.48,-408.38C2044.02,-404.92 2033.8,-401.81 2024,-400 2004.96,-396.49 645.35,-403.79 630,-392 576.34,-350.78 571.68,-262.58 573.1,-217.8"/>
<polygon fill="black" stroke="black" points="576.61,-217.8 573.56,-207.66 569.61,-217.49 576.61,-217.8"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge41" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2053.47,-408.44C2044.01,-404.99 2033.79,-401.85 2024,-400 2009.89,-397.33 1518.43,-400.7 1507,-392 1452.88,-350.79 1446.31,-262.59 1446.73,-217.8"/>
<polygon fill="black" stroke="black" points="1450.23,-217.74 1446.95,-207.66 1443.23,-217.58 1450.23,-217.74"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge40" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M2053.46,-408.47C2044,-405.01 2033.78,-401.87 2024,-400 2000.75,-395.56 1616.68,-406.54 1598,-392 1544.61,-350.43 1539.83,-262.39 1541.16,-217.72"/>
<polygon fill="black" stroke="black" points="1544.67,-217.75 1541.59,-207.61 1537.67,-217.45 1544.67,-217.75"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2151.11,-425.42C2219.87,-424.09 2327.85,-417.8 2358,-392 2409.37,-348.03 2416.73,-261.78 2416.9,-217.75"/>
<polygon fill="black" stroke="black" points="2420.4,-217.49 2416.81,-207.52 2413.4,-217.55 2420.4,-217.49"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge42" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2151.38,-424.21C2253.01,-421.44 2451.66,-413.34 2475,-392 2523.7,-347.47 2520.69,-261.53 2515.37,-217.67"/>
<polygon fill="black" stroke="black" points="2518.83,-217.18 2514.03,-207.73 2511.89,-218.11 2518.83,-217.18"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2151.04,-425.82C2390.55,-426.87 3279.11,-428.31 3326,-392 3379.71,-350.41 3385.94,-262.38 3385.37,-217.72"/>
<polygon fill="black" stroke="black" points="3388.86,-217.51 3385.11,-207.61 3381.86,-217.69 3388.86,-217.51"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M2151.02,-425.05C2408.07,-422.94 3418.15,-413.34 3443,-392 3493.19,-348.91 3489.43,-261.94 3483.63,-217.69"/>
<polygon fill="black" stroke="black" points="3487.08,-217.07 3482.19,-207.67 3480.15,-218.06 3487.08,-217.07"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node64" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3916,-171.5C3916,-171.5 3946,-171.5 3946,-171.5 3952,-171.5 3958,-177.5 3958,-183.5 3958,-183.5 3958,-195.5 3958,-195.5 3958,-201.5 3952,-207.5 3946,-207.5 3946,-207.5 3916,-207.5 3916,-207.5 3910,-207.5 3904,-201.5 3904,-195.5 3904,-195.5 3904,-183.5 3904,-183.5 3904,-177.5 3910,-171.5 3916,-171.5"/>
<text text-anchor="middle" x="3931" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2151.08,-425.33C2455.35,-424.32 3832.89,-418.32 3868,-392 3922.73,-350.97 3931.14,-262.69 3931.69,-217.84"/>
<polygon fill="black" stroke="black" points="3935.19,-217.68 3931.68,-207.69 3928.19,-217.69 3935.19,-217.68"/>
</g>
</g>
</svg>
