{
  "Top": "Direct_FIR_HLS",
  "RtlTop": "Direct_FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "Direct_FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Direct_FIR_HLS",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Direct_FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "327",
    "Latency": "326"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Direct_FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Direct_FIR_HLS",
    "Revision": "2114350915",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Direct_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_10s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_12s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_17s_16s_10s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_17s_17s_9s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_mul_18s_7ns_25_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_mul_18s_10ns_27_1_1.vhd",
      "impl\/vhdl\/Direct_FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/Direct_FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_12s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_17s_16s_10s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_am_addmul_17s_18s_7ns_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_21s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8s_22s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_32_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_17s_9s_27s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_18s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_17s_18s_7ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_18s_18s_7ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_19s_16s_6ns_22s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_addmuladd_19s_16s_7ns_26s_27_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_submuladd_18s_16s_5ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_submuladd_18s_16s_6ns_25s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_submuladd_19s_16s_6ns_24s_25_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_ama_submuladd_19s_16s_7ns_25s_26_4_1.v",
      "impl\/verilog\/Direct_FIR_HLS_FIR_filter.v",
      "impl\/verilog\/Direct_FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/Direct_FIR_HLS_FIR_filter_H_filter_FIR_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Direct_FIR_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Direct_FIR_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Direct_FIR_HLS_mul_18s_7ns_25_1_1.v",
      "impl\/verilog\/Direct_FIR_HLS_mul_18s_10ns_27_1_1.v",
      "impl\/verilog\/Direct_FIR_HLS_regslice_both.v",
      "impl\/verilog\/Direct_FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Direct_FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Direct_FIR_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_47",
          "BindInstances": "tmp_fu_6646_p2 tmp12_fu_7000_p2 tmp1_fu_7012_p2 tmp16_fu_7052_p2 tmp21_fu_3891_p2 tmp24_fu_3917_p2 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67 tmp3_fu_4825_p2 tmp4_fu_4835_p2 tmp2_fu_4845_p2 tmp17_fu_4855_p2 tmp18_fu_4865_p2 tmp5_fu_4875_p2 tmp35_fu_4885_p2 tmp36_fu_4903_p2 tmp39_fu_4913_p2 tmp19_fu_4923_p2 tmp37_fu_4734_p2 tmp20_fu_4936_p2 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71 tmp55_fu_5144_p2 tmp56_fu_5154_p2 tmp38_fu_5164_p2 tmp58_fu_5174_p2 tmp67_fu_5184_p2 tmp57_fu_5194_p2 tmp53_fu_5204_p2 tmp59_fu_5967_p2 tmp60_fu_5977_p2 tmp68_fu_5987_p2 grp_fu_7950_p3 tmp71_fu_6684_p2 tmp72_fu_7061_p2 tmp69_fu_7071_p2 tmp78_fu_7129_p2 tmp83_fu_5790_p2 tmp84_fu_5800_p2 tmp70_fu_5810_p2 grp_fu_7929_p30 tmp80_fu_3067_p2 tmp79_fu_3077_p2 tmp82_fu_3087_p2 tmp81_fu_3097_p2 tmp95_fu_3107_p2 sum_fu_2887_p2 grp_fu_7811_p0 ama_submuladd_19s_16s_7ns_25s_26_4_1_U65 ama_submuladd_19s_16s_7ns_25s_26_4_1_U65 ama_submuladd_19s_16s_7ns_25s_26_4_1_U65 tmp109_fu_3655_p2 tmp97_fu_4426_p2 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68 sum1_fu_2851_p2 tmp122_fu_5069_p2 ama_submuladd_19s_16s_6ns_24s_25_4_1_U79 ama_submuladd_19s_16s_6ns_24s_25_4_1_U79 ama_submuladd_19s_16s_6ns_24s_25_4_1_U79 tmp99_fu_5606_p2 tmp98_fu_5616_p2 tmp101_fu_5626_p2 tmp100_fu_5636_p2 tmp1293_fu_5646_p2 tmp133_fu_4024_p2 tmp107_fu_5418_p2 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74 tmp143_fu_5664_p2 tmp148_fu_5726_p2 tmp115_fu_5490_p2 tmp108_fu_5500_p2 tmp117_fu_5510_p2 tmp116_fu_5520_p2 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76 tmp157_fu_2947_p2 tmp118_fu_2973_p2 am_addmul_17s_18s_7ns_27_4_1_U41 am_addmul_17s_18s_7ns_27_4_1_U41 am_addmul_17s_18s_7ns_27_4_1_U41 tmp119_fu_3565_p2 tmp125_fu_3575_p2 tmp165_fu_3585_p2 grp_fu_7703_p3 tmp169_fu_3746_p2 mul_18s_10ns_27_1_1_U1 tmp126_fu_3621_p2 tmp127_fu_3631_p2 ama_addmuladd_17s_17s_9s_26s_27_4_1_U56 ama_addmuladd_17s_17s_9s_26s_27_4_1_U56 ama_addmuladd_17s_17s_9s_26s_27_4_1_U56 tmp128_fu_2585_p2 tmp129_fu_2595_p2 am_addmul_17s_17s_9s_27_4_1_U25 am_addmul_17s_17s_9s_27_4_1_U25 am_addmul_17s_17s_9s_27_4_1_U25 tmp131_fu_3015_p2 tmp132_fu_3025_p2 ama_addmuladd_17s_17s_9s_27s_27_4_1_U43 ama_addmuladd_17s_17s_9s_27s_27_4_1_U43 ama_addmuladd_17s_17s_9s_27s_27_4_1_U43 tmp139_fu_4127_p2 tmp140_fu_4137_p2 tmp187_fu_4147_p2 grp_fu_7779_p3 tmp191_fu_4046_p2 grp_fu_7790_p0 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 tmp197_fu_4219_p2 grp_fu_7790_p30 tmp141_fu_2781_p2 tmp142_fu_2791_p2 tmp203_fu_2801_p2 grp_fu_7532_p3 tmp155_fu_4436_p2 tmp156_fu_4446_p2 tmp207_fu_4456_p2 tmp208_fu_4474_p2 tmp211_fu_4593_p2 tmp214_fu_4639_p2 tmp217_fu_4649_p2 mul_18s_7ns_25_1_1_U2 tmp167_fu_4685_p2 tmp168_fu_4695_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U69 ama_addmuladd_17s_17s_8s_24s_25_4_1_U69 ama_addmuladd_17s_17s_8s_24s_25_4_1_U69 tmp189_fu_2917_p2 tmp190_fu_5036_p2 ama_addmuladd_17s_17s_7s_24s_25_4_1_U72 ama_addmuladd_17s_17s_7s_24s_25_4_1_U72 ama_addmuladd_17s_17s_7s_24s_25_4_1_U72 tmp195_fu_5246_p2 tmp196_fu_5256_p2 tmp231_fu_5266_p2 tmp232_fu_5296_p2 tmp209_fu_5306_p2 tmp210_fu_5316_p2 tmp235_fu_5326_p2 tmp239_fu_5358_p2 tmp245_fu_5046_p2 grp_fu_7896_p0 ama_submuladd_18s_16s_6ns_25s_25_4_1_U73 ama_submuladd_18s_16s_6ns_25s_25_4_1_U73 ama_submuladd_18s_16s_6ns_25s_25_4_1_U73 tmp251_fu_6080_p2 grp_fu_7960_p30 tmp215_fu_6398_p2 tmp216_fu_6408_p2 tmp257_fu_6418_p2 tmp237_fu_6460_p2 tmp238_fu_6470_p2 tmp261_fu_6480_p2 tmp265_fu_5530_p2 grp_fu_7940_p0 ama_submuladd_18s_16s_5ns_24s_24_4_1_U77 ama_submuladd_18s_16s_5ns_24s_24_4_1_U77 ama_submuladd_18s_16s_5ns_24s_24_4_1_U77 tmp271_fu_5874_p2 grp_fu_7940_p3 tmp277_fu_5736_p2 grp_fu_7950_p0 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78 tmp243_fu_6690_p2 tmp244_fu_6700_p2 tmp283_fu_6710_p2 tmp249_fu_6728_p2 tmp250_fu_6738_p2 tmp287_fu_6748_p2 tmp291_fu_6784_p2 tmp294_fu_6830_p2 tmp263_fu_6836_p2 tmp264_fu_6846_p2 tmp297_fu_6856_p2 tmp269_fu_2695_p2 tmp270_fu_2705_p2 am_addmul_17s_17s_7ns_25_4_1_U35 am_addmul_17s_17s_7ns_25_4_1_U35 am_addmul_17s_17s_7ns_25_4_1_U35 tmp275_fu_2730_p2 am_addmul_17s_16s_10s_26_4_1_U42 am_addmul_17s_16s_10s_26_4_1_U42 am_addmul_17s_16s_10s_26_4_1_U42 am_addmul_16s_16s_14ns_31_4_1_U5 am_addmul_16s_16s_14ns_31_4_1_U5 am_addmul_16s_16s_14ns_31_4_1_U5 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6 am_addmul_16s_16s_13ns_31_4_1_U8 am_addmul_16s_16s_13ns_31_4_1_U8 am_addmul_16s_16s_13ns_31_4_1_U8 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12 am_addmul_16s_16s_12ns_30_4_1_U7 am_addmul_16s_16s_12ns_30_4_1_U7 am_addmul_16s_16s_12ns_30_4_1_U7 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13 am_addmul_16s_16s_9ns_27_4_1_U9 am_addmul_16s_16s_9ns_27_4_1_U9 am_addmul_16s_16s_9ns_27_4_1_U9 ama_addmuladd_16s_16s_11s_27s_27_4_1_U16 ama_addmuladd_16s_16s_11s_27s_27_4_1_U16 ama_addmuladd_16s_16s_11s_27s_27_4_1_U16 am_addmul_16s_16s_12s_29_4_1_U10 am_addmul_16s_16s_12s_29_4_1_U10 am_addmul_16s_16s_12s_29_4_1_U10 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U14 am_addmul_16s_16s_12s_29_4_1_U14 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 am_addmul_16s_16s_12s_28_4_1_U15 am_addmul_16s_16s_12s_28_4_1_U15 am_addmul_16s_16s_12s_28_4_1_U15 ama_addmuladd_16s_16s_11s_28s_28_4_1_U20 ama_addmuladd_16s_16s_11s_28s_28_4_1_U20 ama_addmuladd_16s_16s_11s_28s_28_4_1_U20 tmp336_fu_6206_p2 tmp337_fu_6224_p2 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80 am_addmul_16s_16s_10ns_28_4_1_U18 am_addmul_16s_16s_10ns_28_4_1_U18 am_addmul_16s_16s_10ns_28_4_1_U18 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47 tmp344_fu_3224_p2 grp_fu_7617_p30 am_addmul_16s_16s_10ns_28_4_1_U46 am_addmul_16s_16s_10ns_28_4_1_U46 am_addmul_16s_16s_10ns_28_4_1_U46 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48 am_addmul_16s_16s_9ns_27_4_1_U21 am_addmul_16s_16s_9ns_27_4_1_U21 am_addmul_16s_16s_9ns_27_4_1_U21 ama_addmuladd_16s_16s_10s_27s_27_4_1_U49 ama_addmuladd_16s_16s_10s_27s_27_4_1_U49 ama_addmuladd_16s_16s_10s_27s_27_4_1_U49 am_addmul_16s_16s_11s_28_4_1_U22 am_addmul_16s_16s_11s_28_4_1_U22 am_addmul_16s_16s_11s_28_4_1_U22 ama_addmuladd_16s_16s_11s_28s_28_4_1_U24 ama_addmuladd_16s_16s_11s_28s_28_4_1_U24 ama_addmuladd_16s_16s_11s_28s_28_4_1_U24 am_addmul_16s_16s_11s_28_4_1_U23 am_addmul_16s_16s_11s_28_4_1_U23 am_addmul_16s_16s_11s_28_4_1_U23 ama_addmuladd_16s_16s_11s_28s_28_4_1_U50 ama_addmuladd_16s_16s_11s_28s_28_4_1_U50 ama_addmuladd_16s_16s_11s_28s_28_4_1_U50 ama_addmuladd_16s_16s_10s_26s_27_4_1_U51 ama_addmuladd_16s_16s_10s_26s_27_4_1_U51 ama_addmuladd_16s_16s_10s_26s_27_4_1_U51 tmp364_fu_3260_p2 tmp366_fu_6234_p2 tmp367_fu_6264_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81 tmp370_fu_6154_p2 grp_fu_7979_p3 tmp372_fu_3365_p2 grp_fu_7670_p30 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53 tmp378_fu_3401_p2 grp_fu_7681_p30 am_addmul_16s_16s_10s_27_4_1_U27 am_addmul_16s_16s_10s_27_4_1_U27 am_addmul_16s_16s_10s_27_4_1_U27 ama_addmuladd_16s_16s_10s_27s_27_4_1_U28 ama_addmuladd_16s_16s_10s_27s_27_4_1_U28 ama_addmuladd_16s_16s_10s_27s_27_4_1_U28 am_addmul_16s_16s_10s_27_4_1_U26 am_addmul_16s_16s_10s_27_4_1_U26 am_addmul_16s_16s_10s_27_4_1_U26 ama_addmuladd_16s_16s_10s_27s_27_4_1_U29 ama_addmuladd_16s_16s_10s_27s_27_4_1_U29 ama_addmuladd_16s_16s_10s_27s_27_4_1_U29 tmp388_fu_3444_p2 grp_fu_7692_p30 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54 am_addmul_16s_16s_9ns_27_4_1_U30 am_addmul_16s_16s_9ns_27_4_1_U30 am_addmul_16s_16s_9ns_27_4_1_U30 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44 am_addmul_16s_16s_10s_26_4_1_U37 am_addmul_16s_16s_10s_26_4_1_U37 am_addmul_16s_16s_10s_26_4_1_U37 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57 tmp408_fu_3778_p2 grp_fu_7736_p30 ama_addmuladd_16s_16s_9s_25s_26_4_1_U58 ama_addmuladd_16s_16s_9s_25s_26_4_1_U58 ama_addmuladd_16s_16s_9s_25s_26_4_1_U58 am_addmul_16s_16s_9s_26_4_1_U32 am_addmul_16s_16s_9s_26_4_1_U32 am_addmul_16s_16s_9s_26_4_1_U32 ama_addmuladd_16s_16s_9s_26s_26_4_1_U33 ama_addmuladd_16s_16s_9s_26s_26_4_1_U33 ama_addmuladd_16s_16s_9s_26s_26_4_1_U33 tmp416_fu_3814_p2 tmp417_fu_3844_p2 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59 am_addmul_16s_16s_8ns_26_4_1_U3 am_addmul_16s_16s_8ns_26_4_1_U3 am_addmul_16s_16s_8ns_26_4_1_U3 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60 tmp426_fu_4062_p2 tmp427_fu_4092_p2 am_addmul_16s_16s_9s_26_4_1_U34 am_addmul_16s_16s_9s_26_4_1_U34 am_addmul_16s_16s_9s_26_4_1_U34 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 tmp434_fu_4312_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U64 ama_addmuladd_16s_16s_9s_26s_26_4_1_U64 ama_addmuladd_16s_16s_9s_26s_26_4_1_U64 ama_addmuladd_16s_16s_8s_26s_26_4_1_U40 ama_addmuladd_16s_16s_8s_26s_26_4_1_U40 ama_addmuladd_16s_16s_8s_26s_26_4_1_U40 ama_addmuladd_16s_16s_8s_26s_26_4_1_U40 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 tmp442_fu_4484_p2 tmp443_fu_4514_p2 ama_addmuladd_16s_16s_8s_22s_24_4_1_U66 ama_addmuladd_16s_16s_8s_22s_24_4_1_U66 ama_addmuladd_16s_16s_8s_22s_24_4_1_U66 tmp446_fu_4740_p2 tmp447_fu_4770_p2 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U6 ama_addmuladd_16s_16s_13ns_31s_32_4_1_U11 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U12 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U13 add_ln26_4_fu_2495_p2 add_ln26_5_fu_2504_p2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U16 ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 add_ln26_8_fu_2523_p2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 ama_addmuladd_16s_16s_11s_28s_28_4_1_U20 add_ln26_11_fu_2545_p2 add_ln26_12_fu_2555_p2 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U80 add_ln26_15_fu_6282_p2 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U47 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U48 add_ln26_18_fu_3316_p2 add_ln26_19_fu_6294_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U49 ama_addmuladd_16s_16s_11s_28s_28_4_1_U24 ama_addmuladd_16s_16s_11s_28s_28_4_1_U50 ama_addmuladd_16s_16s_10s_26s_27_4_1_U51 add_ln26_25_fu_3336_p2 add_ln26_27_fu_6307_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U81 add_ln26_30_fu_6323_p2 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U52 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U53 add_ln26_33_fu_3483_p2 add_ln26_34_fu_6335_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U28 ama_addmuladd_16s_16s_10s_27s_27_4_1_U29 add_ln26_37_fu_2649_p2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U54 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U31 add_ln26_40_fu_3505_p2 add_ln26_41_fu_3515_p2 add_ln26_42_fu_6348_p2 ama_addmuladd_16s_16s_9s_27s_28_4_1_U44 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U45 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U55 add_ln26_47_fu_3686_p2 add_ln26_48_fu_3696_p2 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_9s_25s_26_4_1_U58 add_ln26_51_fu_3944_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U33 ama_addmuladd_17s_17s_9s_26s_27_4_1_U56 add_ln26_54_fu_3960_p2 add_ln26_55_fu_3970_p2 add_ln26_56_fu_3980_p2 add_ln26_57_fu_6361_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U4 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U59 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U60 ama_addmuladd_17s_17s_9s_27s_27_4_1_U43 add_ln26_63_fu_4189_p2 add_ln26_64_fu_4198_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U61 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 add_ln26_67_fu_4277_p2 ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 ama_addmuladd_16s_16s_9s_26s_26_4_1_U64 add_ln26_70_fu_4363_p2 add_ln26_71_fu_4372_p2 add_ln26_72_fu_4382_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_8s_26s_26_4_1_U40 ama_addmuladd_16s_16s_8s_22s_24_4_1_U66 ama_submuladd_19s_16s_7ns_25s_26_4_1_U65 add_ln26_77_fu_4533_p2 add_ln26_78_fu_4543_p2 ama_addmuladd_19s_16s_7ns_26s_27_4_1_U67 ama_addmuladd_17s_18s_7ns_25s_26_4_1_U68 add_ln26_81_fu_4714_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U69 ama_addmuladd_16s_16s_7ns_21s_24_4_1_U70 add_ln26_84_fu_4973_p2 add_ln26_85_fu_4983_p2 add_ln26_86_fu_4993_p2 add_ln26_87_fu_5003_p2 ama_addmuladd_17s_17s_7s_24s_25_4_1_U72 ama_addmuladd_19s_16s_6ns_22s_25_4_1_U71 ama_submuladd_18s_16s_6ns_25s_25_4_1_U73 add_ln26_92_fu_5437_p2 add_ln26_93_fu_5447_p2 ama_submuladd_19s_16s_6ns_24s_25_4_1_U79 add_ln26_96_fu_6532_p2 ama_addmuladd_16s_16s_6ns_24s_25_4_1_U75 ama_addmuladd_17s_18s_6ns_24s_25_4_1_U74 add_ln26_99_fu_5932_p2 add_ln26_100_fu_6545_p2 add_ln26_101_fu_6555_p2 ama_submuladd_18s_16s_5ns_24s_24_4_1_U77 ama_submuladd_18s_16s_5ns_25s_25_4_1_U78 add_ln26_106_fu_6924_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U36 ama_addmuladd_18s_18s_7ns_26s_27_4_1_U76 add_ln26_112_fu_2989_p2 add_ln26_113_fu_6057_p2 add_ln26_114_fu_7166_p2 add_ln26_117_fu_7188_p2 H_filter_FIR_U"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Direct_FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "324",
          "LatencyAvg": "324",
          "LatencyWorst": "324",
          "PipelineII": "324",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.154"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "6112",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "14686",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Direct_FIR_HLS": {
        "Latency": {
          "LatencyBest": "326",
          "LatencyAvg": "326",
          "LatencyWorst": "326",
          "PipelineII": "327",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.154"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "6132",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "14726",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 15:55:42 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
