IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.38        Core1: 25.29        
Core2: 56.77        Core3: 20.16        
Core4: 72.00        Core5: 25.85        
Core6: 64.12        Core7: 23.18        
Core8: 38.44        Core9: 27.68        
Core10: 65.59        Core11: 29.59        
Core12: 28.15        Core13: 43.54        
Core14: 27.33        Core15: 39.89        
Core16: 61.43        Core17: 21.20        
Core18: 59.34        Core19: 23.68        
Core20: 65.10        Core21: 23.03        
Core22: 69.07        Core23: 40.60        
Core24: 38.83        Core25: 36.52        
Core26: 35.04        Core27: 19.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.11
Socket1: 26.49
DDR read Latency(ns)
Socket0: 239.16
Socket1: 2327.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 62.52        Core1: 24.54        
Core2: 55.40        Core3: 21.47        
Core4: 72.67        Core5: 24.01        
Core6: 62.94        Core7: 20.97        
Core8: 37.62        Core9: 27.28        
Core10: 65.86        Core11: 31.74        
Core12: 32.34        Core13: 40.19        
Core14: 21.26        Core15: 40.93        
Core16: 62.34        Core17: 20.43        
Core18: 57.07        Core19: 23.19        
Core20: 64.43        Core21: 22.55        
Core22: 67.86        Core23: 37.94        
Core24: 38.17        Core25: 36.50        
Core26: 45.84        Core27: 20.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.29
Socket1: 25.86
DDR read Latency(ns)
Socket0: 243.33
Socket1: 2429.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 60.69        Core1: 24.85        
Core2: 52.31        Core3: 20.99        
Core4: 61.57        Core5: 18.66        
Core6: 55.90        Core7: 22.74        
Core8: 42.75        Core9: 27.27        
Core10: 58.36        Core11: 32.73        
Core12: 28.86        Core13: 35.96        
Core14: 28.42        Core15: 39.06        
Core16: 58.87        Core17: 21.42        
Core18: 57.89        Core19: 22.73        
Core20: 60.61        Core21: 23.13        
Core22: 65.34        Core23: 43.73        
Core24: 36.74        Core25: 32.39        
Core26: 49.19        Core27: 19.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.92
Socket1: 25.36
DDR read Latency(ns)
Socket0: 243.65
Socket1: 2022.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 64.06        Core1: 24.50        
Core2: 48.46        Core3: 21.49        
Core4: 74.16        Core5: 25.24        
Core6: 66.08        Core7: 21.05        
Core8: 16.79        Core9: 27.33        
Core10: 67.50        Core11: 33.15        
Core12: 32.86        Core13: 37.69        
Core14: 30.56        Core15: 39.99        
Core16: 65.46        Core17: 21.99        
Core18: 72.11        Core19: 23.32        
Core20: 67.21        Core21: 22.77        
Core22: 72.53        Core23: 53.02        
Core24: 39.90        Core25: 32.85        
Core26: 43.41        Core27: 19.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.55
Socket1: 26.24
DDR read Latency(ns)
Socket0: 248.57
Socket1: 2286.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.13        Core1: 24.56        
Core2: 55.24        Core3: 17.07        
Core4: 64.24        Core5: 24.85        
Core6: 63.64        Core7: 20.26        
Core8: 33.29        Core9: 25.66        
Core10: 61.44        Core11: 31.43        
Core12: 28.57        Core13: 42.83        
Core14: 27.91        Core15: 40.10        
Core16: 60.86        Core17: 23.09        
Core18: 59.34        Core19: 19.85        
Core20: 64.05        Core21: 22.45        
Core22: 68.95        Core23: 41.45        
Core24: 33.73        Core25: 34.64        
Core26: 44.02        Core27: 19.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.99
Socket1: 25.17
DDR read Latency(ns)
Socket0: 249.47
Socket1: 2072.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.37        Core1: 25.19        
Core2: 29.67        Core3: 15.73        
Core4: 61.26        Core5: 25.69        
Core6: 56.92        Core7: 24.79        
Core8: 34.94        Core9: 25.93        
Core10: 57.73        Core11: 31.49        
Core12: 30.43        Core13: 42.32        
Core14: 25.33        Core15: 39.92        
Core16: 54.49        Core17: 25.48        
Core18: 55.90        Core19: 20.95        
Core20: 60.59        Core21: 21.97        
Core22: 65.46        Core23: 35.94        
Core24: 36.54        Core25: 34.43        
Core26: 41.09        Core27: 19.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.34
Socket1: 25.02
DDR read Latency(ns)
Socket0: 269.72
Socket1: 1392.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.32        Core1: 24.25        
Core2: 26.64        Core3: 38.97        
Core4: 40.33        Core5: 36.56        
Core6: 39.20        Core7: 26.10        
Core8: 40.64        Core9: 32.48        
Core10: 44.38        Core11: 29.86        
Core12: 24.10        Core13: 16.76        
Core14: 17.76        Core15: 32.63        
Core16: 45.32        Core17: 25.35        
Core18: 45.32        Core19: 25.09        
Core20: 46.98        Core21: 20.83        
Core22: 40.34        Core23: 26.53        
Core24: 38.88        Core25: 27.99        
Core26: 37.40        Core27: 40.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.38
Socket1: 27.15
DDR read Latency(ns)
Socket0: 516.76
Socket1: 408.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.27        Core1: 23.71        
Core2: 27.03        Core3: 38.91        
Core4: 38.63        Core5: 34.29        
Core6: 40.01        Core7: 26.53        
Core8: 43.33        Core9: 35.02        
Core10: 44.76        Core11: 43.55        
Core12: 25.61        Core13: 16.61        
Core14: 24.40        Core15: 32.86        
Core16: 44.52        Core17: 25.22        
Core18: 43.79        Core19: 24.89        
Core20: 46.79        Core21: 20.52        
Core22: 39.87        Core23: 25.18        
Core24: 39.48        Core25: 27.91        
Core26: 40.11        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.09
Socket1: 26.66
DDR read Latency(ns)
Socket0: 519.53
Socket1: 410.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.00        Core1: 21.35        
Core2: 27.26        Core3: 39.53        
Core4: 38.96        Core5: 34.71        
Core6: 40.99        Core7: 24.90        
Core8: 42.17        Core9: 30.63        
Core10: 47.38        Core11: 29.42        
Core12: 22.89        Core13: 16.69        
Core14: 24.58        Core15: 32.84        
Core16: 46.19        Core17: 27.97        
Core18: 43.74        Core19: 21.05        
Core20: 46.89        Core21: 20.08        
Core22: 40.15        Core23: 24.17        
Core24: 38.26        Core25: 28.05        
Core26: 35.05        Core27: 37.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.46
Socket1: 26.38
DDR read Latency(ns)
Socket0: 527.89
Socket1: 415.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.28        Core1: 24.50        
Core2: 27.28        Core3: 39.06        
Core4: 38.81        Core5: 35.28        
Core6: 41.74        Core7: 23.35        
Core8: 41.86        Core9: 32.66        
Core10: 47.52        Core11: 37.65        
Core12: 25.36        Core13: 16.58        
Core14: 24.26        Core15: 33.45        
Core16: 47.84        Core17: 29.95        
Core18: 43.93        Core19: 25.04        
Core20: 46.86        Core21: 19.96        
Core22: 40.45        Core23: 25.07        
Core24: 36.68        Core25: 28.14        
Core26: 21.78        Core27: 37.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.58
Socket1: 26.62
DDR read Latency(ns)
Socket0: 527.65
Socket1: 411.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.96        Core1: 24.07        
Core2: 27.11        Core3: 40.38        
Core4: 39.60        Core5: 34.27        
Core6: 40.76        Core7: 24.12        
Core8: 42.19        Core9: 30.67        
Core10: 46.97        Core11: 23.40        
Core12: 24.99        Core13: 16.81        
Core14: 24.61        Core15: 27.82        
Core16: 47.63        Core17: 28.23        
Core18: 43.62        Core19: 24.82        
Core20: 46.60        Core21: 20.23        
Core22: 40.33        Core23: 25.70        
Core24: 40.15        Core25: 27.95        
Core26: 34.81        Core27: 38.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.56
Socket1: 26.82
DDR read Latency(ns)
Socket0: 531.37
Socket1: 414.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.98        Core1: 24.30        
Core2: 27.14        Core3: 38.86        
Core4: 44.01        Core5: 34.87        
Core6: 42.31        Core7: 24.42        
Core8: 43.53        Core9: 31.58        
Core10: 47.73        Core11: 16.16        
Core12: 25.28        Core13: 17.07        
Core14: 24.29        Core15: 32.99        
Core16: 47.27        Core17: 31.82        
Core18: 43.81        Core19: 24.70        
Core20: 47.20        Core21: 21.84        
Core22: 40.05        Core23: 26.82        
Core24: 39.97        Core25: 28.02        
Core26: 24.94        Core27: 37.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.34
Socket1: 27.87
DDR read Latency(ns)
Socket0: 520.08
Socket1: 425.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 25.67        
Core2: 22.84        Core3: 57.73        
Core4: 31.23        Core5: 31.84        
Core6: 24.09        Core7: 36.20        
Core8: 33.09        Core9: 41.76        
Core10: 40.70        Core11: 38.61        
Core12: 39.90        Core13: 36.80        
Core14: 27.49        Core15: 31.48        
Core16: 43.40        Core17: 35.79        
Core18: 34.17        Core19: 39.62        
Core20: 52.61        Core21: 36.99        
Core22: 36.53        Core23: 19.53        
Core24: 54.89        Core25: 53.32        
Core26: 42.93        Core27: 27.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.67
Socket1: 37.06
DDR read Latency(ns)
Socket0: 252.45
Socket1: 598.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.27        Core1: 26.59        
Core2: 34.73        Core3: 62.88        
Core4: 31.23        Core5: 33.22        
Core6: 24.59        Core7: 43.06        
Core8: 36.77        Core9: 41.39        
Core10: 42.87        Core11: 31.94        
Core12: 41.92        Core13: 42.30        
Core14: 28.23        Core15: 30.10        
Core16: 46.48        Core17: 40.92        
Core18: 34.32        Core19: 38.36        
Core20: 55.82        Core21: 41.26        
Core22: 37.46        Core23: 20.68        
Core24: 55.73        Core25: 61.25        
Core26: 47.32        Core27: 30.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.61
Socket1: 42.01
DDR read Latency(ns)
Socket0: 248.66
Socket1: 636.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.29        Core1: 27.61        
Core2: 33.78        Core3: 68.71        
Core4: 31.97        Core5: 14.36        
Core6: 24.67        Core7: 40.41        
Core8: 34.52        Core9: 34.57        
Core10: 43.56        Core11: 26.08        
Core12: 40.85        Core13: 41.57        
Core14: 27.73        Core15: 32.13        
Core16: 43.59        Core17: 37.90        
Core18: 34.61        Core19: 40.93        
Core20: 55.58        Core21: 41.04        
Core22: 36.69        Core23: 26.50        
Core24: 52.43        Core25: 63.17        
Core26: 45.25        Core27: 30.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.54
Socket1: 41.80
DDR read Latency(ns)
Socket0: 246.09
Socket1: 621.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.84        Core1: 26.68        
Core2: 21.94        Core3: 49.84        
Core4: 31.56        Core5: 28.71        
Core6: 24.56        Core7: 31.27        
Core8: 32.89        Core9: 38.40        
Core10: 37.95        Core11: 30.43        
Core12: 38.75        Core13: 36.56        
Core14: 27.55        Core15: 32.23        
Core16: 42.05        Core17: 36.95        
Core18: 33.93        Core19: 40.92        
Core20: 51.59        Core21: 31.62        
Core22: 36.17        Core23: 24.63        
Core24: 52.25        Core25: 51.03        
Core26: 41.10        Core27: 26.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.91
Socket1: 34.83
DDR read Latency(ns)
Socket0: 273.28
Socket1: 526.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 26.33        
Core2: 33.36        Core3: 45.17        
Core4: 31.00        Core5: 36.24        
Core6: 24.38        Core7: 27.91        
Core8: 32.97        Core9: 36.30        
Core10: 31.96        Core11: 28.45        
Core12: 36.95        Core13: 35.87        
Core14: 19.42        Core15: 33.10        
Core16: 41.68        Core17: 37.12        
Core18: 32.42        Core19: 39.06        
Core20: 49.35        Core21: 29.02        
Core22: 36.26        Core23: 24.91        
Core24: 51.01        Core25: 47.79        
Core26: 35.41        Core27: 25.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.82
Socket1: 32.40
DDR read Latency(ns)
Socket0: 284.95
Socket1: 395.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.05        Core1: 26.66        
Core2: 27.96        Core3: 60.03        
Core4: 31.80        Core5: 33.31        
Core6: 25.04        Core7: 33.45        
Core8: 16.45        Core9: 36.86        
Core10: 33.03        Core11: 34.75        
Core12: 37.01        Core13: 41.67        
Core14: 25.24        Core15: 33.50        
Core16: 42.79        Core17: 47.38        
Core18: 34.34        Core19: 42.80        
Core20: 51.36        Core21: 33.06        
Core22: 37.21        Core23: 27.18        
Core24: 54.47        Core25: 57.34        
Core26: 42.14        Core27: 26.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.30
Socket1: 38.85
DDR read Latency(ns)
Socket0: 234.64
Socket1: 456.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.74        Core1: 28.05        
Core2: 42.46        Core3: 13.44        
Core4: 77.09        Core5: 35.80        
Core6: 27.39        Core7: 37.69        
Core8: 42.90        Core9: 40.21        
Core10: 63.90        Core11: 26.35        
Core12: 42.89        Core13: 37.55        
Core14: 23.39        Core15: 27.20        
Core16: 34.25        Core17: 13.02        
Core18: 39.25        Core19: 20.19        
Core20: 35.96        Core21: 31.71        
Core22: 40.84        Core23: 47.25        
Core24: 31.91        Core25: 46.02        
Core26: 38.52        Core27: 69.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.79
Socket1: 30.93
DDR read Latency(ns)
Socket0: 585.23
Socket1: 365.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 28.31        
Core2: 38.40        Core3: 13.06        
Core4: 85.45        Core5: 34.79        
Core6: 28.25        Core7: 47.91        
Core8: 43.42        Core9: 50.46        
Core10: 68.89        Core11: 26.23        
Core12: 42.71        Core13: 38.46        
Core14: 23.20        Core15: 27.96        
Core16: 33.20        Core17: 13.10        
Core18: 39.10        Core19: 19.05        
Core20: 36.49        Core21: 34.78        
Core22: 38.41        Core23: 49.58        
Core24: 36.33        Core25: 51.92        
Core26: 38.01        Core27: 80.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.81
Socket1: 33.68
DDR read Latency(ns)
Socket0: 553.22
Socket1: 364.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.58        Core1: 24.15        
Core2: 44.10        Core3: 13.20        
Core4: 84.11        Core5: 30.62        
Core6: 28.67        Core7: 51.57        
Core8: 43.73        Core9: 48.75        
Core10: 67.37        Core11: 27.23        
Core12: 42.54        Core13: 39.28        
Core14: 23.06        Core15: 28.53        
Core16: 32.71        Core17: 13.24        
Core18: 38.60        Core19: 18.47        
Core20: 35.90        Core21: 35.38        
Core22: 38.04        Core23: 49.61        
Core24: 34.14        Core25: 48.08        
Core26: 36.82        Core27: 76.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.94
Socket1: 33.32
DDR read Latency(ns)
Socket0: 543.22
Socket1: 363.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.86        Core1: 30.24        
Core2: 22.51        Core3: 16.12        
Core4: 77.36        Core5: 41.49        
Core6: 27.90        Core7: 56.90        
Core8: 43.51        Core9: 60.07        
Core10: 66.69        Core11: 31.40        
Core12: 44.01        Core13: 51.05        
Core14: 23.90        Core15: 30.61        
Core16: 32.90        Core17: 15.02        
Core18: 45.58        Core19: 21.43        
Core20: 35.09        Core21: 36.67        
Core22: 36.85        Core23: 52.31        
Core24: 35.84        Core25: 50.38        
Core26: 37.52        Core27: 69.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.51
Socket1: 39.64
DDR read Latency(ns)
Socket0: 617.67
Socket1: 271.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.90        Core1: 32.11        
Core2: 37.61        Core3: 18.80        
Core4: 76.24        Core5: 52.87        
Core6: 26.22        Core7: 54.91        
Core8: 42.32        Core9: 61.06        
Core10: 72.88        Core11: 30.39        
Core12: 45.36        Core13: 72.87        
Core14: 24.63        Core15: 31.84        
Core16: 33.27        Core17: 16.38        
Core18: 50.33        Core19: 19.26        
Core20: 35.94        Core21: 38.82        
Core22: 35.17        Core23: 56.00        
Core24: 37.78        Core25: 57.87        
Core26: 40.35        Core27: 76.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.33
Socket1: 46.23
DDR read Latency(ns)
Socket0: 687.74
Socket1: 230.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 30.17        
Core2: 37.50        Core3: 17.98        
Core4: 71.71        Core5: 47.13        
Core6: 25.89        Core7: 50.02        
Core8: 42.41        Core9: 58.05        
Core10: 70.01        Core11: 34.85        
Core12: 45.00        Core13: 67.88        
Core14: 24.63        Core15: 31.39        
Core16: 34.16        Core17: 14.14        
Core18: 47.73        Core19: 22.74        
Core20: 36.94        Core21: 39.23        
Core22: 37.05        Core23: 52.49        
Core24: 37.28        Core25: 52.33        
Core26: 38.18        Core27: 73.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.86
Socket1: 42.03
DDR read Latency(ns)
Socket0: 674.24
Socket1: 247.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.42        Core1: 33.22        
Core2: 30.66        Core3: 21.23        
Core4: 38.95        Core5: 29.59        
Core6: 39.96        Core7: 29.50        
Core8: 39.88        Core9: 32.33        
Core10: 53.97        Core11: 52.89        
Core12: 50.15        Core13: 27.87        
Core14: 26.92        Core15: 35.22        
Core16: 56.05        Core17: 27.07        
Core18: 45.55        Core19: 21.95        
Core20: 62.20        Core21: 23.94        
Core22: 53.12        Core23: 55.94        
Core24: 42.64        Core25: 33.68        
Core26: 43.98        Core27: 42.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.40
Socket1: 33.40
DDR read Latency(ns)
Socket0: 350.17
Socket1: 484.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.32        Core1: 32.20        
Core2: 30.77        Core3: 21.86        
Core4: 39.75        Core5: 27.13        
Core6: 39.08        Core7: 31.49        
Core8: 38.89        Core9: 31.04        
Core10: 53.69        Core11: 50.18        
Core12: 46.51        Core13: 27.64        
Core14: 20.68        Core15: 35.26        
Core16: 56.30        Core17: 29.12        
Core18: 46.10        Core19: 22.38        
Core20: 62.81        Core21: 23.74        
Core22: 51.59        Core23: 56.16        
Core24: 23.16        Core25: 35.02        
Core26: 42.97        Core27: 41.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.79
Socket1: 34.00
DDR read Latency(ns)
Socket0: 349.05
Socket1: 486.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.92        Core1: 31.66        
Core2: 31.03        Core3: 20.28        
Core4: 40.91        Core5: 24.56        
Core6: 35.50        Core7: 33.01        
Core8: 38.22        Core9: 31.26        
Core10: 52.05        Core11: 38.62        
Core12: 45.62        Core13: 26.57        
Core14: 28.86        Core15: 21.32        
Core16: 56.38        Core17: 29.85        
Core18: 47.04        Core19: 21.67        
Core20: 60.42        Core21: 22.64        
Core22: 50.66        Core23: 55.03        
Core24: 42.32        Core25: 34.58        
Core26: 42.38        Core27: 39.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.63
Socket1: 32.93
DDR read Latency(ns)
Socket0: 340.28
Socket1: 543.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.29        Core1: 31.00        
Core2: 29.78        Core3: 20.05        
Core4: 41.76        Core5: 29.93        
Core6: 28.05        Core7: 24.79        
Core8: 35.76        Core9: 30.77        
Core10: 43.27        Core11: 29.88        
Core12: 43.17        Core13: 23.75        
Core14: 26.03        Core15: 32.56        
Core16: 46.50        Core17: 27.94        
Core18: 44.51        Core19: 22.17        
Core20: 50.21        Core21: 20.32        
Core22: 47.23        Core23: 48.40        
Core24: 43.27        Core25: 28.16        
Core26: 37.92        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.14
Socket1: 28.09
DDR read Latency(ns)
Socket0: 334.23
Socket1: 673.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.06        Core1: 26.54        
Core2: 29.48        Core3: 22.19        
Core4: 39.13        Core5: 22.57        
Core6: 37.25        Core7: 25.03        
Core8: 37.21        Core9: 28.00        
Core10: 40.50        Core11: 28.13        
Core12: 44.91        Core13: 23.57        
Core14: 25.87        Core15: 21.70        
Core16: 45.24        Core17: 27.38        
Core18: 43.90        Core19: 22.56        
Core20: 52.77        Core21: 19.23        
Core22: 45.23        Core23: 42.03        
Core24: 43.68        Core25: 28.96        
Core26: 38.14        Core27: 34.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.16
Socket1: 28.34
DDR read Latency(ns)
Socket0: 348.30
Socket1: 658.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.41        Core1: 30.96        
Core2: 29.53        Core3: 21.16        
Core4: 40.97        Core5: 29.75        
Core6: 38.27        Core7: 25.28        
Core8: 36.62        Core9: 29.98        
Core10: 44.28        Core11: 33.54        
Core12: 44.67        Core13: 24.17        
Core14: 25.96        Core15: 36.57        
Core16: 44.49        Core17: 27.75        
Core18: 43.55        Core19: 22.37        
Core20: 52.71        Core21: 20.40        
Core22: 48.46        Core23: 41.31        
Core24: 44.71        Core25: 29.60        
Core26: 41.12        Core27: 32.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.45
Socket1: 28.52
DDR read Latency(ns)
Socket0: 347.19
Socket1: 639.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.22        Core1: 41.88        
Core2: 33.56        Core3: 64.82        
Core4: 56.04        Core5: 31.32        
Core6: 26.16        Core7: 46.29        
Core8: 48.98        Core9: 47.11        
Core10: 42.44        Core11: 49.64        
Core12: 34.86        Core13: 36.12        
Core14: 26.76        Core15: 41.05        
Core16: 74.70        Core17: 50.06        
Core18: 52.65        Core19: 37.66        
Core20: 87.97        Core21: 47.46        
Core22: 78.78        Core23: 38.02        
Core24: 28.47        Core25: 91.85        
Core26: 37.88        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.43
Socket1: 52.44
DDR read Latency(ns)
Socket0: 380.81
Socket1: 317.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.42        Core1: 30.72        
Core2: 32.62        Core3: 64.80        
Core4: 54.90        Core5: 24.89        
Core6: 19.89        Core7: 43.85        
Core8: 49.76        Core9: 44.47        
Core10: 42.22        Core11: 49.20        
Core12: 34.58        Core13: 36.09        
Core14: 25.62        Core15: 40.52        
Core16: 74.44        Core17: 50.55        
Core18: 52.07        Core19: 36.73        
Core20: 87.67        Core21: 47.72        
Core22: 78.17        Core23: 37.19        
Core24: 28.53        Core25: 91.44        
Core26: 37.58        Core27: 57.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.73
Socket1: 51.87
DDR read Latency(ns)
Socket0: 383.85
Socket1: 316.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.31        Core1: 39.26        
Core2: 32.78        Core3: 64.77        
Core4: 54.76        Core5: 28.41        
Core6: 25.32        Core7: 45.19        
Core8: 47.13        Core9: 46.71        
Core10: 42.28        Core11: 49.37        
Core12: 34.07        Core13: 35.38        
Core14: 22.43        Core15: 40.98        
Core16: 74.24        Core17: 49.81        
Core18: 52.14        Core19: 36.84        
Core20: 87.82        Core21: 47.08        
Core22: 78.33        Core23: 36.15        
Core24: 22.06        Core25: 91.50        
Core26: 35.77        Core27: 57.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.54
Socket1: 51.82
DDR read Latency(ns)
Socket0: 385.29
Socket1: 316.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.57        Core1: 42.45        
Core2: 32.44        Core3: 57.85        
Core4: 54.30        Core5: 25.67        
Core6: 25.05        Core7: 41.62        
Core8: 48.78        Core9: 45.30        
Core10: 42.10        Core11: 48.15        
Core12: 35.29        Core13: 35.64        
Core14: 24.98        Core15: 40.76        
Core16: 68.53        Core17: 46.27        
Core18: 51.76        Core19: 37.31        
Core20: 85.47        Core21: 45.91        
Core22: 77.28        Core23: 35.68        
Core24: 28.02        Core25: 88.31        
Core26: 22.65        Core27: 57.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.05
Socket1: 49.48
DDR read Latency(ns)
Socket0: 393.16
Socket1: 314.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.13        Core1: 41.94        
Core2: 31.85        Core3: 64.84        
Core4: 55.36        Core5: 28.14        
Core6: 25.52        Core7: 46.03        
Core8: 48.95        Core9: 35.15        
Core10: 42.05        Core11: 49.61        
Core12: 34.26        Core13: 35.39        
Core14: 26.90        Core15: 39.58        
Core16: 74.81        Core17: 50.60        
Core18: 52.33        Core19: 36.31        
Core20: 88.09        Core21: 47.54        
Core22: 78.75        Core23: 36.52        
Core24: 27.45        Core25: 91.95        
Core26: 35.70        Core27: 57.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.16
Socket1: 52.09
DDR read Latency(ns)
Socket0: 387.59
Socket1: 318.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.74        Core1: 42.72        
Core2: 33.48        Core3: 64.02        
Core4: 53.97        Core5: 29.42        
Core6: 25.12        Core7: 46.27        
Core8: 49.44        Core9: 47.48        
Core10: 41.45        Core11: 49.29        
Core12: 35.31        Core13: 35.89        
Core14: 26.50        Core15: 41.11        
Core16: 70.62        Core17: 48.65        
Core18: 52.52        Core19: 38.54        
Core20: 87.36        Core21: 47.17        
Core22: 77.36        Core23: 36.74        
Core24: 27.93        Core25: 90.47        
Core26: 38.13        Core27: 57.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.95
Socket1: 51.89
DDR read Latency(ns)
Socket0: 381.86
Socket1: 314.63
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.21        Core1: 27.97        
Core2: 43.86        Core3: 33.93        
Core4: 64.72        Core5: 29.75        
Core6: 25.83        Core7: 24.50        
Core8: 35.92        Core9: 32.72        
Core10: 61.13        Core11: 39.32        
Core12: 25.48        Core13: 33.80        
Core14: 25.53        Core15: 33.70        
Core16: 56.87        Core17: 38.81        
Core18: 40.48        Core19: 20.70        
Core20: 38.68        Core21: 25.74        
Core22: 37.12        Core23: 36.89        
Core24: 44.50        Core25: 24.53        
Core26: 29.97        Core27: 41.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.81
Socket1: 32.99
DDR read Latency(ns)
Socket0: 402.14
Socket1: 423.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 28.05        
Core2: 43.96        Core3: 36.01        
Core4: 65.42        Core5: 32.25        
Core6: 26.14        Core7: 23.87        
Core8: 30.17        Core9: 30.44        
Core10: 60.93        Core11: 27.81        
Core12: 24.88        Core13: 39.82        
Core14: 17.73        Core15: 32.67        
Core16: 55.09        Core17: 34.67        
Core18: 38.17        Core19: 17.12        
Core20: 37.08        Core21: 24.89        
Core22: 36.86        Core23: 37.44        
Core24: 44.42        Core25: 24.20        
Core26: 29.67        Core27: 42.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.63
Socket1: 32.93
DDR read Latency(ns)
Socket0: 386.10
Socket1: 428.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.83        Core1: 27.63        
Core2: 44.66        Core3: 38.47        
Core4: 70.10        Core5: 27.59        
Core6: 24.11        Core7: 27.44        
Core8: 31.59        Core9: 33.16        
Core10: 66.40        Core11: 28.63        
Core12: 24.52        Core13: 42.91        
Core14: 25.62        Core15: 29.34        
Core16: 60.78        Core17: 38.08        
Core18: 38.49        Core19: 19.13        
Core20: 36.93        Core21: 27.43        
Core22: 38.10        Core23: 42.79        
Core24: 45.00        Core25: 26.03        
Core26: 29.97        Core27: 46.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.46
Socket1: 35.82
DDR read Latency(ns)
Socket0: 387.31
Socket1: 394.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.72        Core1: 26.96        
Core2: 43.59        Core3: 42.15        
Core4: 72.38        Core5: 22.16        
Core6: 26.19        Core7: 29.57        
Core8: 30.12        Core9: 35.29        
Core10: 64.96        Core11: 22.34        
Core12: 25.74        Core13: 46.92        
Core14: 25.70        Core15: 35.08        
Core16: 64.74        Core17: 42.83        
Core18: 40.30        Core19: 16.27        
Core20: 38.25        Core21: 30.24        
Core22: 42.00        Core23: 44.02        
Core24: 45.54        Core25: 28.07        
Core26: 30.05        Core27: 47.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.92
Socket1: 38.26
DDR read Latency(ns)
Socket0: 388.03
Socket1: 360.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.22        Core1: 27.97        
Core2: 43.92        Core3: 40.40        
Core4: 69.98        Core5: 20.47        
Core6: 25.36        Core7: 26.18        
Core8: 32.84        Core9: 36.47        
Core10: 62.83        Core11: 30.83        
Core12: 25.41        Core13: 44.78        
Core14: 24.88        Core15: 32.75        
Core16: 60.12        Core17: 40.40        
Core18: 39.23        Core19: 20.57        
Core20: 37.04        Core21: 27.55        
Core22: 37.82        Core23: 42.86        
Core24: 45.41        Core25: 25.54        
Core26: 29.21        Core27: 46.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.49
Socket1: 36.13
DDR read Latency(ns)
Socket0: 386.61
Socket1: 365.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.68        Core1: 27.35        
Core2: 44.77        Core3: 41.96        
Core4: 69.56        Core5: 29.95        
Core6: 26.13        Core7: 24.66        
Core8: 40.74        Core9: 37.64        
Core10: 66.32        Core11: 43.24        
Core12: 25.61        Core13: 45.99        
Core14: 25.40        Core15: 33.82        
Core16: 61.62        Core17: 41.79        
Core18: 40.82        Core19: 20.61        
Core20: 39.55        Core21: 28.74        
Core22: 38.31        Core23: 44.39        
Core24: 44.96        Core25: 23.92        
Core26: 28.27        Core27: 46.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.92
Socket1: 36.81
DDR read Latency(ns)
Socket0: 386.10
Socket1: 369.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.37        Core1: 36.75        
Core2: 28.65        Core3: 30.95        
Core4: 46.05        Core5: 20.51        
Core6: 40.39        Core7: 28.51        
Core8: 42.04        Core9: 32.04        
Core10: 43.84        Core11: 26.20        
Core12: 46.33        Core13: 25.45        
Core14: 25.62        Core15: 35.70        
Core16: 51.86        Core17: 47.15        
Core18: 41.37        Core19: 24.53        
Core20: 45.06        Core21: 28.46        
Core22: 40.34        Core23: 26.77        
Core24: 48.08        Core25: 26.63        
Core26: 41.78        Core27: 26.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.72
Socket1: 29.93
DDR read Latency(ns)
Socket0: 365.94
Socket1: 547.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.46        Core1: 35.56        
Core2: 21.87        Core3: 21.38        
Core4: 48.31        Core5: 30.26        
Core6: 42.34        Core7: 22.20        
Core8: 42.11        Core9: 31.51        
Core10: 42.82        Core11: 25.57        
Core12: 48.16        Core13: 23.68        
Core14: 25.94        Core15: 36.08        
Core16: 51.77        Core17: 42.09        
Core18: 40.86        Core19: 22.34        
Core20: 44.26        Core21: 26.85        
Core22: 40.40        Core23: 22.88        
Core24: 45.23        Core25: 26.37        
Core26: 44.55        Core27: 23.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.76
Socket1: 26.27
DDR read Latency(ns)
Socket0: 359.39
Socket1: 659.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.79        Core1: 34.73        
Core2: 28.46        Core3: 28.62        
Core4: 44.93        Core5: 29.62        
Core6: 42.71        Core7: 25.52        
Core8: 41.10        Core9: 32.82        
Core10: 42.71        Core11: 20.37        
Core12: 48.32        Core13: 27.91        
Core14: 25.66        Core15: 35.64        
Core16: 51.62        Core17: 43.03        
Core18: 41.53        Core19: 23.94        
Core20: 45.05        Core21: 27.64        
Core22: 40.52        Core23: 24.03        
Core24: 49.15        Core25: 26.04        
Core26: 43.63        Core27: 24.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.40
Socket1: 28.24
DDR read Latency(ns)
Socket0: 364.07
Socket1: 585.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.11        Core1: 37.92        
Core2: 28.94        Core3: 28.98        
Core4: 45.64        Core5: 28.50        
Core6: 43.80        Core7: 26.65        
Core8: 41.59        Core9: 35.34        
Core10: 43.53        Core11: 24.39        
Core12: 47.62        Core13: 25.78        
Core14: 25.12        Core15: 38.35        
Core16: 54.01        Core17: 47.46        
Core18: 42.22        Core19: 23.32        
Core20: 45.17        Core21: 27.38        
Core22: 40.15        Core23: 26.38        
Core24: 35.90        Core25: 24.68        
Core26: 37.67        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.56
Socket1: 28.92
DDR read Latency(ns)
Socket0: 367.30
Socket1: 561.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.17        Core1: 38.21        
Core2: 28.45        Core3: 17.65        
Core4: 45.58        Core5: 31.29        
Core6: 43.72        Core7: 17.96        
Core8: 40.59        Core9: 32.94        
Core10: 42.23        Core11: 24.17        
Core12: 48.10        Core13: 22.13        
Core14: 25.78        Core15: 30.15        
Core16: 52.81        Core17: 42.70        
Core18: 40.78        Core19: 21.51        
Core20: 46.50        Core21: 25.25        
Core22: 38.16        Core23: 22.27        
Core24: 52.50        Core25: 23.45        
Core26: 45.17        Core27: 24.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.23
Socket1: 24.22
DDR read Latency(ns)
Socket0: 359.92
Socket1: 723.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 35.19        
Core2: 27.93        Core3: 12.35        
Core4: 40.55        Core5: 28.90        
Core6: 41.70        Core7: 12.84        
Core8: 39.78        Core9: 31.16        
Core10: 41.36        Core11: 22.32        
Core12: 46.11        Core13: 23.26        
Core14: 25.40        Core15: 29.03        
Core16: 49.48        Core17: 41.01        
Core18: 38.53        Core19: 20.71        
Core20: 41.13        Core21: 23.29        
Core22: 38.28        Core23: 23.81        
Core24: 49.58        Core25: 22.80        
Core26: 42.07        Core27: 25.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.52
Socket1: 20.96
DDR read Latency(ns)
Socket0: 390.00
Socket1: 806.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.56        Core1: 24.54        
Core2: 40.54        Core3: 20.20        
Core4: 35.70        Core5: 35.92        
Core6: 19.03        Core7: 41.24        
Core8: 30.34        Core9: 36.96        
Core10: 40.62        Core11: 24.68        
Core12: 24.01        Core13: 29.39        
Core14: 22.63        Core15: 33.91        
Core16: 29.90        Core17: 12.91        
Core18: 42.00        Core19: 33.73        
Core20: 35.21        Core21: 30.21        
Core22: 29.13        Core23: 25.95        
Core24: 27.50        Core25: 21.81        
Core26: 29.47        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.82
Socket1: 24.75
DDR read Latency(ns)
Socket0: 458.15
Socket1: 387.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.40        Core1: 24.47        
Core2: 38.95        Core3: 21.47        
Core4: 38.37        Core5: 37.03        
Core6: 25.13        Core7: 37.17        
Core8: 31.17        Core9: 32.26        
Core10: 43.27        Core11: 25.60        
Core12: 20.90        Core13: 27.44        
Core14: 24.01        Core15: 32.73        
Core16: 30.52        Core17: 12.81        
Core18: 39.21        Core19: 27.01        
Core20: 35.50        Core21: 26.15        
Core22: 28.23        Core23: 24.14        
Core24: 27.36        Core25: 21.10        
Core26: 29.31        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.14
Socket1: 22.96
DDR read Latency(ns)
Socket0: 411.23
Socket1: 472.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.12        Core1: 24.13        
Core2: 31.67        Core3: 21.31        
Core4: 39.86        Core5: 35.95        
Core6: 26.41        Core7: 35.56        
Core8: 29.85        Core9: 33.96        
Core10: 42.34        Core11: 27.71        
Core12: 19.93        Core13: 29.70        
Core14: 23.57        Core15: 33.61        
Core16: 31.88        Core17: 12.88        
Core18: 38.13        Core19: 34.75        
Core20: 37.26        Core21: 24.93        
Core22: 28.55        Core23: 23.29        
Core24: 27.98        Core25: 21.04        
Core26: 26.67        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.37
Socket1: 22.98
DDR read Latency(ns)
Socket0: 396.16
Socket1: 522.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 24.29        
Core2: 43.54        Core3: 23.67        
Core4: 38.98        Core5: 38.53        
Core6: 27.67        Core7: 37.99        
Core8: 42.04        Core9: 35.11        
Core10: 39.47        Core11: 22.53        
Core12: 22.43        Core13: 32.62        
Core14: 23.72        Core15: 34.51        
Core16: 33.36        Core17: 13.03        
Core18: 35.41        Core19: 29.13        
Core20: 38.56        Core21: 29.28        
Core22: 30.42        Core23: 29.94        
Core24: 27.98        Core25: 27.44        
Core26: 28.90        Core27: 32.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.92
Socket1: 26.72
DDR read Latency(ns)
Socket0: 345.90
Socket1: 471.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.38        Core1: 24.05        
Core2: 42.72        Core3: 25.65        
Core4: 40.54        Core5: 49.70        
Core6: 24.14        Core7: 35.99        
Core8: 49.87        Core9: 34.62        
Core10: 40.61        Core11: 30.79        
Core12: 22.33        Core13: 29.66        
Core14: 23.57        Core15: 28.52        
Core16: 33.17        Core17: 13.03        
Core18: 33.02        Core19: 40.25        
Core20: 38.08        Core21: 28.66        
Core22: 30.31        Core23: 29.78        
Core24: 28.52        Core25: 27.49        
Core26: 29.73        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.53
Socket1: 26.20
DDR read Latency(ns)
Socket0: 349.99
Socket1: 463.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.73        Core1: 25.35        
Core2: 33.98        Core3: 28.97        
Core4: 47.72        Core5: 52.54        
Core6: 28.23        Core7: 42.07        
Core8: 29.62        Core9: 35.28        
Core10: 43.90        Core11: 25.67        
Core12: 19.85        Core13: 45.22        
Core14: 24.67        Core15: 33.29        
Core16: 34.76        Core17: 13.64        
Core18: 32.52        Core19: 39.66        
Core20: 43.47        Core21: 34.97        
Core22: 31.30        Core23: 38.82        
Core24: 29.43        Core25: 33.73        
Core26: 30.33        Core27: 44.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.66
Socket1: 32.60
DDR read Latency(ns)
Socket0: 366.37
Socket1: 347.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.58        Core1: 26.22        
Core2: 29.55        Core3: 18.36        
Core4: 58.90        Core5: 29.96        
Core6: 24.48        Core7: 46.53        
Core8: 43.73        Core9: 28.31        
Core10: 33.59        Core11: 36.84        
Core12: 24.20        Core13: 15.98        
Core14: 24.70        Core15: 44.09        
Core16: 36.02        Core17: 30.90        
Core18: 41.51        Core19: 22.91        
Core20: 38.99        Core21: 19.55        
Core22: 53.55        Core23: 27.67        
Core24: 39.89        Core25: 54.34        
Core26: 35.17        Core27: 21.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.50
Socket1: 25.85
DDR read Latency(ns)
Socket0: 810.89
Socket1: 308.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.47        Core1: 26.90        
Core2: 29.41        Core3: 19.05        
Core4: 58.59        Core5: 28.99        
Core6: 25.07        Core7: 45.58        
Core8: 39.88        Core9: 28.36        
Core10: 32.33        Core11: 24.47        
Core12: 24.33        Core13: 15.88        
Core14: 23.30        Core15: 32.67        
Core16: 36.24        Core17: 31.52        
Core18: 41.99        Core19: 22.51        
Core20: 38.26        Core21: 19.91        
Core22: 52.27        Core23: 29.41        
Core24: 39.29        Core25: 53.90        
Core26: 35.35        Core27: 20.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.03
Socket1: 26.02
DDR read Latency(ns)
Socket0: 785.85
Socket1: 311.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.66        Core1: 26.77        
Core2: 26.00        Core3: 20.49        
Core4: 58.59        Core5: 25.94        
Core6: 25.71        Core7: 45.71        
Core8: 38.24        Core9: 23.65        
Core10: 31.80        Core11: 27.95        
Core12: 23.99        Core13: 16.20        
Core14: 25.29        Core15: 43.63        
Core16: 36.28        Core17: 32.55        
Core18: 41.97        Core19: 21.42        
Core20: 38.59        Core21: 21.26        
Core22: 52.44        Core23: 30.88        
Core24: 38.57        Core25: 53.38        
Core26: 34.39        Core27: 20.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.99
Socket1: 26.82
DDR read Latency(ns)
Socket0: 757.38
Socket1: 312.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.10        Core1: 26.80        
Core2: 29.06        Core3: 19.05        
Core4: 58.13        Core5: 29.69        
Core6: 24.83        Core7: 45.27        
Core8: 39.31        Core9: 27.37        
Core10: 33.52        Core11: 13.22        
Core12: 23.82        Core13: 16.09        
Core14: 24.42        Core15: 42.35        
Core16: 36.14        Core17: 31.53        
Core18: 42.05        Core19: 23.02        
Core20: 39.44        Core21: 20.04        
Core22: 53.00        Core23: 29.23        
Core24: 40.28        Core25: 53.07        
Core26: 34.40        Core27: 21.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.23
Socket1: 26.05
DDR read Latency(ns)
Socket0: 784.34
Socket1: 312.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.06        Core1: 26.43        
Core2: 29.29        Core3: 17.08        
Core4: 58.60        Core5: 20.32        
Core6: 24.73        Core7: 44.96        
Core8: 41.15        Core9: 27.94        
Core10: 33.44        Core11: 32.21        
Core12: 23.74        Core13: 16.29        
Core14: 24.75        Core15: 43.02        
Core16: 35.91        Core17: 30.54        
Core18: 41.69        Core19: 23.09        
Core20: 38.90        Core21: 18.40        
Core22: 53.05        Core23: 28.58        
Core24: 38.62        Core25: 53.75        
Core26: 36.82        Core27: 21.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.13
Socket1: 25.22
DDR read Latency(ns)
Socket0: 814.40
Socket1: 307.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.70        Core1: 26.67        
Core2: 29.31        Core3: 17.99        
Core4: 58.40        Core5: 30.79        
Core6: 24.55        Core7: 45.11        
Core8: 36.81        Core9: 28.36        
Core10: 33.42        Core11: 27.09        
Core12: 24.40        Core13: 16.12        
Core14: 24.73        Core15: 44.53        
Core16: 36.11        Core17: 30.98        
Core18: 42.01        Core19: 23.23        
Core20: 39.24        Core21: 19.14        
Core22: 52.77        Core23: 32.50        
Core24: 39.52        Core25: 53.66        
Core26: 36.60        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 46.18
Socket1: 25.87
DDR read Latency(ns)
Socket0: 798.17
Socket1: 312.43
