Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Apr 14 12:12:58 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_wrapper_timing_summary_routed.rpt -rpx ex4_wrapper_timing_summary_routed.rpx
| Design       : ex4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                 1639        0.121        0.000                      0                 1639        4.500        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.431        0.000                      0                 1639        0.121        0.000                      0                 1639        4.500        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.578ns (57.344%)  route 1.918ns (42.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.740     5.099    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.553 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=32, routed)          1.918     9.470    ex4_i/ROM_Reader1_0/U0/data_in[4]
    SLICE_X86Y115        LUT6 (Prop_lut6_I3_O)        0.124     9.594 r  ex4_i/ROM_Reader1_0/U0/data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.594    ex4_i/ROM_Reader1_0/U0/data_tmp[4]_i_1_n_0
    SLICE_X86Y115        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.590     9.775    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y115        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X86Y115        FDRE (Setup_fdre_C_D)        0.034    10.026    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[76]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 2.578ns (58.083%)  route 1.861ns (41.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=32, routed)          1.861     9.414    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X82Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.538 r  ex4_i/ROM_Reader1_0/U0/data_tmp[76]_i_1/O
                         net (fo=1, routed)           0.000     9.538    ex4_i/ROM_Reader1_0/U0/data_tmp[76]_i_1_n_0
    SLICE_X82Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.580     9.765    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[76]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.017    
                         clock uncertainty           -0.035     9.982    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)        0.034    10.016    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[76]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[44]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.578ns (58.135%)  route 1.857ns (41.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=32, routed)          1.857     9.410    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X82Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.534 r  ex4_i/ROM_Reader1_0/U0/data_tmp[44]_i_1/O
                         net (fo=1, routed)           0.000     9.534    ex4_i/ROM_Reader1_0/U0/data_tmp[44]_i_1_n_0
    SLICE_X82Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.580     9.765    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[44]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.017    
                         clock uncertainty           -0.035     9.982    
    SLICE_X82Y122        FDRE (Setup_fdre_C_D)        0.032    10.014    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[44]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[475]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 2.578ns (59.571%)  route 1.750ns (40.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 9.667 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=32, routed)          1.750     9.303    ex4_i/ROM_Reader1_0/U0/data_in[11]
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.427 r  ex4_i/ROM_Reader1_0/U0/data_tmp[475]_i_1/O
                         net (fo=1, routed)           0.000     9.427    ex4_i/ROM_Reader1_0/U0/data_tmp[475]_i_1_n_0
    SLICE_X69Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.482     9.667    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[475]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.919    
                         clock uncertainty           -0.035     9.884    
    SLICE_X69Y122        FDRE (Setup_fdre_C_D)        0.035     9.919    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[475]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.578ns (58.227%)  route 1.849ns (41.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=32, routed)          1.849     9.403    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X82Y120        LUT6 (Prop_lut6_I3_O)        0.124     9.527 r  ex4_i/ROM_Reader1_0/U0/data_tmp[60]_i_1/O
                         net (fo=1, routed)           0.000     9.527    ex4_i/ROM_Reader1_0/U0/data_tmp[60]_i_1_n_0
    SLICE_X82Y120        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.583     9.768    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X82Y120        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X82Y120        FDRE (Setup_fdre_C_D)        0.034    10.019    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[60]
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[485]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 2.578ns (59.735%)  route 1.738ns (40.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 9.666 - 5.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.740     5.099    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.553 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=32, routed)          1.738     9.290    ex4_i/ROM_Reader1_0/U0/data_in[5]
    SLICE_X68Y123        LUT6 (Prop_lut6_I3_O)        0.124     9.414 r  ex4_i/ROM_Reader1_0/U0/data_tmp[485]_i_1/O
                         net (fo=1, routed)           0.000     9.414    ex4_i/ROM_Reader1_0/U0/data_tmp[485]_i_1_n_0
    SLICE_X68Y123        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.481     9.666    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X68Y123        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[485]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.918    
                         clock uncertainty           -0.035     9.883    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.034     9.917    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[485]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[430]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 2.578ns (59.867%)  route 1.728ns (40.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 9.666 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=32, routed)          1.728     9.282    ex4_i/ROM_Reader1_0/U0/data_in[14]
    SLICE_X69Y123        LUT6 (Prop_lut6_I3_O)        0.124     9.406 r  ex4_i/ROM_Reader1_0/U0/data_tmp[430]_i_1/O
                         net (fo=1, routed)           0.000     9.406    ex4_i/ROM_Reader1_0/U0/data_tmp[430]_i_1_n_0
    SLICE_X69Y123        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.481     9.666    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y123        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[430]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.918    
                         clock uncertainty           -0.035     9.883    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)        0.034     9.917    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[430]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.578ns (58.560%)  route 1.824ns (41.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=32, routed)          1.824     9.378    ex4_i/ROM_Reader1_0/U0/data_in[9]
    SLICE_X83Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.502 r  ex4_i/ROM_Reader1_0/U0/data_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000     9.502    ex4_i/ROM_Reader1_0/U0/data_tmp[25]_i_1_n_0
    SLICE_X83Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.580     9.765    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X83Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.017    
                         clock uncertainty           -0.035     9.982    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)        0.032    10.014    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[439]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.578ns (59.888%)  route 1.727ns (40.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 9.669 - 5.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.740     5.099    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.553 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=32, routed)          1.727     9.280    ex4_i/ROM_Reader1_0/U0/data_in[7]
    SLICE_X71Y121        LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  ex4_i/ROM_Reader1_0/U0/data_tmp[439]_i_1/O
                         net (fo=1, routed)           0.000     9.404    ex4_i/ROM_Reader1_0/U0/data_tmp[439]_i_1_n_0
    SLICE_X71Y121        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.484     9.669    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X71Y121        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[439]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.921    
                         clock uncertainty           -0.035     9.886    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)        0.034     9.920    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[439]
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[88]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.578ns (59.365%)  route 1.765ns (40.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741     5.100    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y42         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.554 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=32, routed)          1.765     9.318    ex4_i/ROM_Reader1_0/U0/data_in[8]
    SLICE_X85Y122        LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  ex4_i/ROM_Reader1_0/U0/data_tmp[88]_i_1/O
                         net (fo=1, routed)           0.000     9.442    ex4_i/ROM_Reader1_0/U0/data_tmp[88]_i_1_n_0
    SLICE_X85Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.580     9.765    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y122        FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[88]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.017    
                         clock uncertainty           -0.035     9.982    
    SLICE_X85Y122        FDRE (Setup_fdre_C_D)        0.032    10.014    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[88]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.560     1.393    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X63Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.141     1.534 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][2]/Q
                         net (fo=6, routed)           0.068     1.603    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][15]_0[2]
    SLICE_X62Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.648 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[18][2]_i_1/O
                         net (fo=1, routed)           0.000     1.648    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[18]_13[2]
    SLICE_X62Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.831     1.900    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X62Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][2]/C
                         clock pessimism             -0.493     1.406    
    SLICE_X62Y111        FDRE (Hold_fdre_C_D)         0.120     1.526    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[26][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[25][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.550     1.383    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X61Y122        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[26][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y122        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[26][4]/Q
                         net (fo=6, routed)           0.078     1.603    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][15]_0[4]
    SLICE_X60Y122        LUT5 (Prop_lut5_I0_O)        0.045     1.648 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[25][4]_i_1/O
                         net (fo=1, routed)           0.000     1.648    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[25]_6[4]
    SLICE_X60Y122        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.817     1.887    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X60Y122        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[25][4]/C
                         clock pessimism             -0.490     1.396    
    SLICE_X60Y122        FDRE (Hold_fdre_C_D)         0.121     1.517    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[25][4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.548     1.381    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X61Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][5]/Q
                         net (fo=6, routed)           0.078     1.601    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][15]_0[5]
    SLICE_X60Y123        LUT5 (Prop_lut5_I0_O)        0.045     1.646 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[27][5]_i_1/O
                         net (fo=1, routed)           0.000     1.646    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[27]_4[5]
    SLICE_X60Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.816     1.885    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X60Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][5]/C
                         clock pessimism             -0.490     1.394    
    SLICE_X60Y123        FDRE (Hold_fdre_C_D)         0.121     1.515    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][5]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.321%)  route 0.079ns (29.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.590     1.423    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X81Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][15]/Q
                         net (fo=6, routed)           0.079     1.643    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]_0[15]
    SLICE_X80Y117        LUT5 (Prop_lut5_I2_O)        0.045     1.688 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[7][15]_i_2/O
                         net (fo=1, routed)           0.000     1.688    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[7]_24[15]
    SLICE_X80Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.859     1.929    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X80Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]/C
                         clock pessimism             -0.492     1.436    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121     1.557    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.834%)  route 0.092ns (33.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.549     1.382    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X63Y125        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.141     1.523 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[30][6]/Q
                         net (fo=6, routed)           0.092     1.616    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[31][15]_0[6]
    SLICE_X62Y125        LUT5 (Prop_lut5_I0_O)        0.045     1.661 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[29][6]_i_1/O
                         net (fo=1, routed)           0.000     1.661    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[29]_2[6]
    SLICE_X62Y125        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.817     1.886    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X62Y125        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][6]/C
                         clock pessimism             -0.490     1.395    
    SLICE_X62Y125        FDRE (Hold_fdre_C_D)         0.121     1.516    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][6]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.190ns (64.530%)  route 0.104ns (35.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.595     1.428    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X89Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[1][7]/Q
                         net (fo=6, routed)           0.104     1.674    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[2][15]_0[7]
    SLICE_X88Y117        LUT3 (Prop_lut3_I0_O)        0.049     1.723 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.723    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[0]_31[7]
    SLICE_X88Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.864     1.934    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X88Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[0][7]/C
                         clock pessimism             -0.492     1.441    
    SLICE_X88Y117        FDRE (Hold_fdre_C_D)         0.131     1.572    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[12][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.671%)  route 0.126ns (40.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.585     1.418    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X73Y114        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y114        FDRE (Prop_fdre_C_Q)         0.141     1.559 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[12][9]/Q
                         net (fo=6, routed)           0.126     1.685    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[13][15]_0[9]
    SLICE_X74Y115        LUT5 (Prop_lut5_I0_O)        0.045     1.730 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[11][9]_i_1/O
                         net (fo=1, routed)           0.000     1.730    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[11]_20[9]
    SLICE_X74Y115        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.858     1.927    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X74Y115        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[11][9]/C
                         clock pessimism             -0.469     1.457    
    SLICE_X74Y115        FDRE (Hold_fdre_C_D)         0.121     1.578    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.548     1.381    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X61Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y123        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[28][1]/Q
                         net (fo=6, routed)           0.099     1.622    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[29][15]_0[1]
    SLICE_X60Y123        LUT5 (Prop_lut5_I0_O)        0.045     1.667 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[27][1]_i_1/O
                         net (fo=1, routed)           0.000     1.667    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[27]_4[1]
    SLICE_X60Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.816     1.885    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X60Y123        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][1]/C
                         clock pessimism             -0.490     1.394    
    SLICE_X60Y123        FDRE (Hold_fdre_C_D)         0.120     1.514    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[27][1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.560     1.393    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X63Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.141     1.534 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[17][4]/Q
                         net (fo=6, routed)           0.101     1.636    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][15]_0[4]
    SLICE_X62Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.681 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[18][4]_i_1/O
                         net (fo=1, routed)           0.000     1.681    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[18]_13[4]
    SLICE_X62Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.831     1.900    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X62Y111        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][4]/C
                         clock pessimism             -0.493     1.406    
    SLICE_X62Y111        FDRE (Hold_fdre_C_D)         0.121     1.527    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[18][4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.590     1.423    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X81Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141     1.564 r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[6][8]/Q
                         net (fo=6, routed)           0.101     1.666    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][15]_0[8]
    SLICE_X80Y117        LUT5 (Prop_lut5_I2_O)        0.045     1.711 r  ex4_i/IterativeSorterFSM_0/U0/MyAr[7][8]_i_1/O
                         net (fo=1, routed)           0.000     1.711    ex4_i/IterativeSorterFSM_0/U0/N_MyAr[7]_24[8]
    SLICE_X80Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.859     1.929    ex4_i/IterativeSorterFSM_0/U0/clk
    SLICE_X80Y117        FDRE                                         r  ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][8]/C
                         clock pessimism             -0.492     1.436    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121     1.557    ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    ex4_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y94    ex4_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y94    ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y95    ex4_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y95    ex4_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y95    ex4_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y95    ex4_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y119   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[120]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y119   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[123]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y113   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[287]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y114   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[296]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y114   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[297]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y105   ex4_i/ROM_Reader1_0/U0/data_tmp_reg[299]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y92    ex4_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y115   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[10][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y115   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[10][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y113   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[15][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y113   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[15][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y112   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[16][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y112   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[16][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y112   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[16][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y113   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[16][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y113   ex4_i/IterativeSorterFSM_0/U0/MyAr_reg[16][14]/C



