
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -201.26

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3500.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.79    1.79   library removal time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.02    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.92    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.70    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3500.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.94    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/CK (DFF_X1)
     1    1.08    0.01    0.08    0.08 v if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[3] (net)
                  0.01    0.00    0.08 v _16812_/A (BUF_X1)
     5   11.08    0.01    0.04    0.12 v _16812_/Z (BUF_X1)
                                         _10990_ (net)
                  0.01    0.00    0.12 v _16813_/A (INV_X1)
     4    6.74    0.02    0.03    0.14 ^ _16813_/ZN (INV_X1)
                                         _10991_ (net)
                  0.02    0.00    0.14 ^ _16814_/A (BUF_X1)
    10   37.04    0.08    0.11    0.25 ^ _16814_/Z (BUF_X1)
                                         _10992_ (net)
                  0.08    0.00    0.26 ^ _16815_/A (BUF_X1)
    10   44.39    0.10    0.13    0.39 ^ _16815_/Z (BUF_X1)
                                         _10993_ (net)
                  0.10    0.00    0.39 ^ _16816_/A (BUF_X1)
    10   45.01    0.10    0.13    0.52 ^ _16816_/Z (BUF_X1)
                                         _10994_ (net)
                  0.10    0.00    0.53 ^ _16817_/A (CLKBUF_X2)
    10   41.47    0.05    0.09    0.62 ^ _16817_/Z (CLKBUF_X2)
                                         _10995_ (net)
                  0.05    0.00    0.62 ^ _17648_/A1 (NOR3_X1)
     2    4.55    0.02    0.02    0.64 v _17648_/ZN (NOR3_X1)
                                         _11792_ (net)
                  0.02    0.00    0.64 v _20577_/A1 (NOR2_X1)
     4   25.83    0.12    0.14    0.78 ^ _20577_/ZN (NOR2_X1)
                                         _03896_ (net)
                  0.12    0.01    0.79 ^ _20578_/A (MUX2_X1)
     4   12.72    0.03    0.08    0.88 ^ _20578_/Z (MUX2_X1)
                                         _03897_ (net)
                  0.03    0.00    0.88 ^ _20579_/A (CLKBUF_X1)
    10   23.65    0.05    0.09    0.97 ^ _20579_/Z (CLKBUF_X1)
                                         _03898_ (net)
                  0.05    0.00    0.97 ^ _20988_/A2 (NAND2_X1)
     1    3.92    0.02    0.03    1.00 v _20988_/ZN (NAND2_X1)
                                         _14703_ (net)
                  0.02    0.00    1.00 v _30124_/A (FA_X1)
     1    4.18    0.02    0.12    1.12 ^ _30124_/S (FA_X1)
                                         _14707_ (net)
                  0.02    0.00    1.12 ^ _30125_/B (FA_X1)
     1    2.53    0.02    0.10    1.22 v _30125_/S (FA_X1)
                                         _14710_ (net)
                  0.02    0.00    1.22 v _21477_/A (INV_X1)
     1    3.30    0.01    0.02    1.24 ^ _21477_/ZN (INV_X1)
                                         _16082_ (net)
                  0.01    0.00    1.24 ^ _30517_/A (HA_X1)
     1    2.10    0.02    0.05    1.28 ^ _30517_/S (HA_X1)
                                         _16084_ (net)
                  0.02    0.00    1.28 ^ _21745_/A (INV_X1)
     1    3.51    0.01    0.01    1.30 v _21745_/ZN (INV_X1)
                                         _14712_ (net)
                  0.01    0.00    1.30 v _30126_/B (FA_X1)
     1    1.77    0.01    0.12    1.42 ^ _30126_/S (FA_X1)
                                         _14715_ (net)
                  0.01    0.00    1.42 ^ _21675_/A (INV_X1)
     1    2.74    0.01    0.01    1.43 v _21675_/ZN (INV_X1)
                                         _14718_ (net)
                  0.01    0.00    1.43 v _30127_/CI (FA_X1)
     1    2.00    0.01    0.11    1.54 ^ _30127_/S (FA_X1)
                                         _14720_ (net)
                  0.01    0.00    1.54 ^ _21158_/A (INV_X1)
     1    4.04    0.01    0.01    1.55 v _21158_/ZN (INV_X1)
                                         _14721_ (net)
                  0.01    0.00    1.55 v _30128_/A (FA_X1)
     1    1.72    0.01    0.10    1.64 v _30128_/S (FA_X1)
                                         _14724_ (net)
                  0.01    0.00    1.64 v _21478_/A (INV_X1)
     1    3.79    0.01    0.02    1.66 ^ _21478_/ZN (INV_X1)
                                         _16085_ (net)
                  0.01    0.00    1.66 ^ _30518_/A (HA_X1)
     4    7.16    0.05    0.07    1.74 ^ _30518_/S (HA_X1)
                                         _16088_ (net)
                  0.05    0.00    1.74 ^ _23473_/A1 (AND3_X1)
     2    4.06    0.02    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.80 ^ _23474_/B1 (AOI21_X1)
     2    4.24    0.01    0.02    1.82 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.82 v _23570_/B2 (AOI21_X1)
     3    5.50    0.04    0.05    1.87 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.87 ^ _23655_/A4 (AND4_X1)
     2    4.00    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.79    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3    9.92    0.06    0.07    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.43    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    8.43    0.05    0.07    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    1.70    0.02    0.01    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.32    0.08    0.11    2.25 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.25 ^ _23724_/B1 (OAI22_X1)
     1    2.86    0.02    0.03    2.29 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.29 v _23725_/B2 (AOI21_X1)
     4   14.27    0.08    0.10    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   25.32    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24390_/B2 (OAI21_X1)
     1    1.27    0.02    0.02    2.50 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3500.37    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.94    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/CK (DFF_X1)
     1    1.08    0.01    0.08    0.08 v if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[3] (net)
                  0.01    0.00    0.08 v _16812_/A (BUF_X1)
     5   11.08    0.01    0.04    0.12 v _16812_/Z (BUF_X1)
                                         _10990_ (net)
                  0.01    0.00    0.12 v _16813_/A (INV_X1)
     4    6.74    0.02    0.03    0.14 ^ _16813_/ZN (INV_X1)
                                         _10991_ (net)
                  0.02    0.00    0.14 ^ _16814_/A (BUF_X1)
    10   37.04    0.08    0.11    0.25 ^ _16814_/Z (BUF_X1)
                                         _10992_ (net)
                  0.08    0.00    0.26 ^ _16815_/A (BUF_X1)
    10   44.39    0.10    0.13    0.39 ^ _16815_/Z (BUF_X1)
                                         _10993_ (net)
                  0.10    0.00    0.39 ^ _16816_/A (BUF_X1)
    10   45.01    0.10    0.13    0.52 ^ _16816_/Z (BUF_X1)
                                         _10994_ (net)
                  0.10    0.00    0.53 ^ _16817_/A (CLKBUF_X2)
    10   41.47    0.05    0.09    0.62 ^ _16817_/Z (CLKBUF_X2)
                                         _10995_ (net)
                  0.05    0.00    0.62 ^ _17648_/A1 (NOR3_X1)
     2    4.55    0.02    0.02    0.64 v _17648_/ZN (NOR3_X1)
                                         _11792_ (net)
                  0.02    0.00    0.64 v _20577_/A1 (NOR2_X1)
     4   25.83    0.12    0.14    0.78 ^ _20577_/ZN (NOR2_X1)
                                         _03896_ (net)
                  0.12    0.01    0.79 ^ _20578_/A (MUX2_X1)
     4   12.72    0.03    0.08    0.88 ^ _20578_/Z (MUX2_X1)
                                         _03897_ (net)
                  0.03    0.00    0.88 ^ _20579_/A (CLKBUF_X1)
    10   23.65    0.05    0.09    0.97 ^ _20579_/Z (CLKBUF_X1)
                                         _03898_ (net)
                  0.05    0.00    0.97 ^ _20988_/A2 (NAND2_X1)
     1    3.92    0.02    0.03    1.00 v _20988_/ZN (NAND2_X1)
                                         _14703_ (net)
                  0.02    0.00    1.00 v _30124_/A (FA_X1)
     1    4.18    0.02    0.12    1.12 ^ _30124_/S (FA_X1)
                                         _14707_ (net)
                  0.02    0.00    1.12 ^ _30125_/B (FA_X1)
     1    2.53    0.02    0.10    1.22 v _30125_/S (FA_X1)
                                         _14710_ (net)
                  0.02    0.00    1.22 v _21477_/A (INV_X1)
     1    3.30    0.01    0.02    1.24 ^ _21477_/ZN (INV_X1)
                                         _16082_ (net)
                  0.01    0.00    1.24 ^ _30517_/A (HA_X1)
     1    2.10    0.02    0.05    1.28 ^ _30517_/S (HA_X1)
                                         _16084_ (net)
                  0.02    0.00    1.28 ^ _21745_/A (INV_X1)
     1    3.51    0.01    0.01    1.30 v _21745_/ZN (INV_X1)
                                         _14712_ (net)
                  0.01    0.00    1.30 v _30126_/B (FA_X1)
     1    1.77    0.01    0.12    1.42 ^ _30126_/S (FA_X1)
                                         _14715_ (net)
                  0.01    0.00    1.42 ^ _21675_/A (INV_X1)
     1    2.74    0.01    0.01    1.43 v _21675_/ZN (INV_X1)
                                         _14718_ (net)
                  0.01    0.00    1.43 v _30127_/CI (FA_X1)
     1    2.00    0.01    0.11    1.54 ^ _30127_/S (FA_X1)
                                         _14720_ (net)
                  0.01    0.00    1.54 ^ _21158_/A (INV_X1)
     1    4.04    0.01    0.01    1.55 v _21158_/ZN (INV_X1)
                                         _14721_ (net)
                  0.01    0.00    1.55 v _30128_/A (FA_X1)
     1    1.72    0.01    0.10    1.64 v _30128_/S (FA_X1)
                                         _14724_ (net)
                  0.01    0.00    1.64 v _21478_/A (INV_X1)
     1    3.79    0.01    0.02    1.66 ^ _21478_/ZN (INV_X1)
                                         _16085_ (net)
                  0.01    0.00    1.66 ^ _30518_/A (HA_X1)
     4    7.16    0.05    0.07    1.74 ^ _30518_/S (HA_X1)
                                         _16088_ (net)
                  0.05    0.00    1.74 ^ _23473_/A1 (AND3_X1)
     2    4.06    0.02    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.80 ^ _23474_/B1 (AOI21_X1)
     2    4.24    0.01    0.02    1.82 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.82 v _23570_/B2 (AOI21_X1)
     3    5.50    0.04    0.05    1.87 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.87 ^ _23655_/A4 (AND4_X1)
     2    4.00    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.79    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3    9.92    0.06    0.07    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.43    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    8.43    0.05    0.07    2.12 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.12 ^ _23721_/A2 (NOR2_X1)
     1    1.70    0.02    0.01    2.14 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.14 v _23722_/A3 (NOR3_X1)
     2    9.32    0.08    0.11    2.25 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.08    0.00    2.25 ^ _23724_/B1 (OAI22_X1)
     1    2.86    0.02    0.03    2.29 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.29 v _23725_/B2 (AOI21_X1)
     4   14.27    0.08    0.10    2.38 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.38 ^ _23726_/A (BUF_X1)
    10   25.32    0.06    0.09    2.47 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.48 ^ _24390_/B2 (OAI21_X1)
     1    1.27    0.02    0.02    2.50 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.47e-03   1.56e-04   1.28e-02  16.2%
Combinational          2.99e-02   3.56e-02   4.29e-04   6.59e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.75e-02   5.85e-04   7.91e-02 100.0%
                          51.9%      47.3%       0.7%
