WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500182 heartbeat IPC: 3.99971 cumulative IPC: 3.99971 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500183 cumulative IPC: 3.99971 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500183 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5757956 heartbeat IPC: 3.06959 cumulative IPC: 3.06959 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9641633 heartbeat IPC: 2.57489 cumulative IPC: 2.80056 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13193552 heartbeat IPC: 2.81538 cumulative IPC: 2.80548 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 16479384 heartbeat IPC: 3.04338 cumulative IPC: 2.8614 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 19611876 heartbeat IPC: 3.19235 cumulative IPC: 2.92198 (Simulation time: 0 hr 2 min 8 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 17111694 cumulative IPC: 2.92198 (Simulation time: 0 hr 2 min 8 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 17111694 (Simulation time: 0 hr 2 min 8 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.92198 instructions: 50000003 cycles: 17111694
CPU 0 Branch Prediction Accuracy: 97.2621% MPKI: 3.70548 Average ROB Occupancy at Mispredict: 71.566
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.37896
BRANCH_CONDITIONAL: 3.31194
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 182.812 cycles
cpu0_DTLB TOTAL       ACCESS:   13281009  HIT:   13262559  MISS:      18450
cpu0_DTLB LOAD         ACCESS:   13281009  HIT:   13262559  MISS:      18450
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3804 cycles
cpu0_ITLB TOTAL       ACCESS:      80075  HIT:      79562  MISS:        513
cpu0_ITLB LOAD         ACCESS:      80075  HIT:      79562  MISS:        513
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.7232 cycles
cpu0_L1D TOTAL       ACCESS:   18018370  HIT:   18012134  MISS:       6236
cpu0_L1D LOAD         ACCESS:    6881734  HIT:    6876080  MISS:       5654
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11136315  HIT:   11136005  MISS:        310
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         49  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.6492 cycles
cpu0_L1I TOTAL       ACCESS:      87747  HIT:      86081  MISS:       1666
cpu0_L1I LOAD         ACCESS:      87747  HIT:      86081  MISS:       1666
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.8008 cycles
cpu0_L2C TOTAL       ACCESS:       4175  HIT:       1522  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3605  HIT:       1183  MISS:       2422
cpu0_L2C RFO          ACCESS:         92  HIT:         22  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        207  HIT:        207  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        271  HIT:        110  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 203.812 cycles
cpu0_STLB TOTAL       ACCESS:      12680  HIT:      12384  MISS:        296
cpu0_STLB LOAD         ACCESS:      12680  HIT:      12384  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 375.22 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        955
  ROW_BUFFER_MISS:       1698
 AVG DBUS CONGESTED CYCLE:      3.791
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
