/* Generated by Yosys 0.56+220 (git sha1 cd7f92429, clang++ 18.1.8 -fPIC -O3) */

(* dynports =  1  *)
(* hdlname = "cordic_slice" *)
(* src = "src/cordic_slice.v:15.1-130.10" *)
module \$paramod$f47f037b25469fba9f8cce82a72b0b1f00024a4f\cordic_slice (clk_i, rstn_i, current_rotation_angle_i, shift_value_i, X_i, Y_i, Z_i, X_o, Y_o, Z_o);
  (* src = "src/cordic_slice.v:22.45-22.50" *)
  input clk_i;
  wire clk_i;
  (* src = "src/cordic_slice.v:23.45-23.51" *)
  input rstn_i;
  wire rstn_i;
  (* src = "src/cordic_slice.v:24.45-24.69" *)
  input [18:0] current_rotation_angle_i;
  wire [18:0] current_rotation_angle_i;
  (* src = "src/cordic_slice.v:25.45-25.58" *)
  input [4:0] shift_value_i;
  wire [4:0] shift_value_i;
  (* src = "src/cordic_slice.v:26.45-26.48" *)
  input [18:0] X_i;
  wire [18:0] X_i;
  (* src = "src/cordic_slice.v:27.45-27.48" *)
  input [18:0] Y_i;
  wire [18:0] Y_i;
  (* src = "src/cordic_slice.v:28.45-28.48" *)
  input [18:0] Z_i;
  wire [18:0] Z_i;
  (* src = "src/cordic_slice.v:29.45-29.48" *)
  output [18:0] X_o;
  wire [18:0] X_o;
  (* src = "src/cordic_slice.v:30.45-30.48" *)
  output [18:0] Y_o;
  wire [18:0] Y_o;
  (* src = "src/cordic_slice.v:31.45-31.48" *)
  output [18:0] Z_o;
  wire [18:0] Z_o;
  (* src = "src/cordic_slice.v:74.1-80.4" *)
  wire [18:0] _00_;
  (* src = "src/cordic_slice.v:87.1-93.4" *)
  wire [18:0] _01_;
  (* src = "src/cordic_slice.v:100.1-106.4" *)
  wire [18:0] _02_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _03_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _04_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _05_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _06_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [19:0] _07_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _08_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _09_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _10_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _11_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [19:0] _12_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _13_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _14_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _15_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _16_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [19:0] _17_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _18_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _19_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _20_;
  (* src = "src/cordic_slice.v:66.21-66.28" *)
  wire [18:0] _21_;
  (* src = "src/cordic_slice.v:85.13-85.20" *)
  wire [18:0] _22_;
  (* src = "src/cordic_slice.v:98.13-98.20" *)
  wire [18:0] _23_;
  (* src = "src/cordic_slice.v:116.15-116.54" *)
  wire [19:0] _24_;
  (* src = "src/cordic_slice.v:116.15-116.54" *)
  wire [19:0] _25_;
  (* src = "src/cordic_slice.v:116.15-116.54" *)
  wire [19:0] _26_;
  (* src = "src/cordic_slice.v:43.26-43.49" *)
  wire _27_;
  (* src = "src/cordic_slice.v:101.9-101.16" *)
  wire _28_;
  (* src = "src/cordic_slice.v:75.9-75.16" *)
  wire _29_;
  (* src = "src/cordic_slice.v:88.9-88.16" *)
  wire _30_;
  (* src = "src/cordic_slice.v:66.44-66.50" *)
  wire [18:0] _31_;
  (* src = "src/cordic_slice.v:85.45-85.51" *)
  wire [18:0] _32_;
  (* src = "src/cordic_slice.v:98.36-98.61" *)
  wire [18:0] _33_;
  wire [18:0] _34_;
  wire _35_;
  wire [18:0] _36_;
  wire _37_;
  wire [18:0] _38_;
  wire _39_;
  wire [18:0] _40_;
  wire _41_;
  wire [18:0] _42_;
  wire _43_;
  wire [18:0] _44_;
  wire _45_;
  wire [18:0] _46_;
  wire _47_;
  wire [18:0] _48_;
  wire _49_;
  wire [18:0] _50_;
  wire _51_;
  wire [18:0] _52_;
  wire _53_;
  wire [18:0] _54_;
  wire _55_;
  wire [18:0] _56_;
  wire _57_;
  (* src = "src/cordic_slice.v:53.37-53.58" *)
  wire [18:0] _58_;
  (* src = "src/cordic_slice.v:54.37-54.58" *)
  wire [18:0] _59_;
  (* src = "src/cordic_slice.v:66.34-66.59" *)
  wire [18:0] _60_;
  (* src = "src/cordic_slice.v:85.26-85.51" *)
  wire [18:0] _61_;
  (* src = "src/cordic_slice.v:98.26-98.88" *)
  wire [18:0] _62_;
  (* src = "src/cordic_slice.v:119.9-119.48" *)
  wire _63_;
  (* src = "src/cordic_slice.v:119.9-119.48" *)
  wire _64_;
  (* src = "src/cordic_slice.v:119.9-119.48" *)
  wire _65_;
  (* src = "src/cordic_slice.v:50.27-50.30" *)
  reg [18:0] X_r;
  (* src = "src/cordic_slice.v:50.32-50.35" *)
  reg [18:0] Y_r;
  (* src = "src/cordic_slice.v:50.37-50.40" *)
  reg [18:0] Z_r;
  (* src = "src/cordic_slice.v:39.6-39.12" *)
  wire dir_up;
  (* src = "src/cordic_slice.v:62.28-62.30" *)
  wire [18:0] dx;
  (* src = "src/cordic_slice.v:84.28-84.30" *)
  wire [18:0] dy;
  (* src = "src/cordic_slice.v:97.28-97.30" *)
  wire [18:0] dz;
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:66$232.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:66$235.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:111.33-111.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:66$235.a ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:112.33-112.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:66$235.b ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:113.33-113.40" *)
  wire [19:0] \sat_add$func$src/cordic_slice.v:66$235.sum_ext ;
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:85$233.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:85$236.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:111.33-111.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:85$236.a ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:112.33-112.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:85$236.b ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:113.33-113.40" *)
  wire [19:0] \sat_add$func$src/cordic_slice.v:85$236.sum_ext ;
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:98$234.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:110.42-110.42" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:98$237.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:111.33-111.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:98$237.a ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:112.33-112.34" *)
  wire [18:0] \sat_add$func$src/cordic_slice.v:98$237.b ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_slice.v:113.33-113.40" *)
  wire [19:0] \sat_add$func$src/cordic_slice.v:98$237.sum_ext ;
  (* src = "src/cordic_slice.v:54.28-54.33" *)
  wire [18:0] x_shr;
  (* src = "src/cordic_slice.v:53.28-53.33" *)
  wire [18:0] y_shr;
  assign _24_ = { X_i[18], X_i } + (* src = "src/cordic_slice.v:116.15-116.54" *) { _60_[18], _60_ };
  assign _25_ = { Y_i[18], Y_i } + (* src = "src/cordic_slice.v:116.15-116.54" *) { _61_[18], _61_ };
  assign _26_ = { Z_i[18], Z_i } + (* src = "src/cordic_slice.v:116.15-116.54" *) { _62_[18], _62_ };
  assign _27_ = ~ (* src = "src/cordic_slice.v:43.26-43.49" *) Z_i[18];
  assign _28_ = ! (* src = "src/cordic_slice.v:101.9-101.16" *) rstn_i;
  assign _29_ = ! (* src = "src/cordic_slice.v:75.9-75.16" *) rstn_i;
  assign _30_ = ! (* src = "src/cordic_slice.v:88.9-88.16" *) rstn_i;
  assign _31_ = - (* src = "src/cordic_slice.v:66.44-66.50" *) $signed(y_shr);
  assign _32_ = - (* src = "src/cordic_slice.v:85.45-85.51" *) $signed(x_shr);
  assign _33_ = - (* src = "src/cordic_slice.v:98.36-98.61" *) $signed(current_rotation_angle_i);
  (* src = "src/cordic_slice.v:100.1-106.4" *)
  always @(posedge clk_i)
    Z_r <= _52_;
  (* src = "src/cordic_slice.v:87.1-93.4" *)
  always @(posedge clk_i)
    Y_r <= _54_;
  (* src = "src/cordic_slice.v:74.1-80.4" *)
  always @(posedge clk_i)
    X_r <= _56_;
  assign _34_ = _35_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:120.13-120.30|src/cordic_slice.v:120.9-123.50" *) 19'h40000 : 19'h3ffff;
  assign _36_ = _37_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _34_ : 19'hxxxxx;
  assign _38_ = _39_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _23_ : _26_[18:0];
  assign _40_ = _41_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:120.13-120.30|src/cordic_slice.v:120.9-123.50" *) 19'h40000 : 19'h3ffff;
  assign _42_ = _43_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _40_ : 19'hxxxxx;
  assign _44_ = _45_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _22_ : _25_[18:0];
  assign _46_ = _47_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:120.13-120.30|src/cordic_slice.v:120.9-123.50" *) 19'h40000 : 19'h3ffff;
  assign _48_ = _49_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _46_ : 19'hxxxxx;
  assign _50_ = _51_ ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:119.9-119.48|src/cordic_slice.v:119.5-126.8" *) _21_ : _24_[18:0];
  assign _52_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:101.9-101.16|src/cordic_slice.v:101.5-105.8" *) \sat_add$func$src/cordic_slice.v:98$234.$result  : 19'h00000;
  assign _54_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:88.9-88.16|src/cordic_slice.v:88.5-92.8" *) \sat_add$func$src/cordic_slice.v:85$233.$result  : 19'h00000;
  assign _56_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_slice.v:75.9-75.16|src/cordic_slice.v:75.5-79.8" *) \sat_add$func$src/cordic_slice.v:66$232.$result  : 19'h00000;
  assign _58_ = $signed(Y_i) >>> (* src = "src/cordic_slice.v:53.37-53.58" *) shift_value_i;
  assign _59_ = $signed(X_i) >>> (* src = "src/cordic_slice.v:54.37-54.58" *) shift_value_i;
  assign _60_ = Z_i[18] ? (* src = "src/cordic_slice.v:66.34-66.59" *) y_shr : _31_;
  assign _61_ = Z_i[18] ? (* src = "src/cordic_slice.v:85.26-85.51" *) _32_ : x_shr;
  assign _62_ = Z_i[18] ? (* src = "src/cordic_slice.v:98.26-98.88" *) current_rotation_angle_i : _33_;
  assign _63_ = _24_[19] ^ (* src = "src/cordic_slice.v:119.9-119.48" *) _24_[18];
  assign _64_ = _25_[19] ^ (* src = "src/cordic_slice.v:119.9-119.48" *) _25_[18];
  assign _65_ = _26_[19] ^ (* src = "src/cordic_slice.v:119.9-119.48" *) _26_[18];
  assign y_shr = _58_;
  assign x_shr = _59_;
  assign X_o = X_r;
  assign Y_o = Y_r;
  assign Z_o = Z_r;
  assign dy = \sat_add$func$src/cordic_slice.v:85$233.$result ;
  assign dz = \sat_add$func$src/cordic_slice.v:98$234.$result ;
  assign dir_up = _27_;
  assign dx = \sat_add$func$src/cordic_slice.v:66$232.$result ;
  assign _13_ = _20_;
  assign _14_ = _20_;
  assign _17_ = _26_;
  assign _16_ = _62_;
  assign _15_ = Z_i;
  assign _08_ = _19_;
  assign _09_ = _19_;
  assign _12_ = _25_;
  assign _11_ = _61_;
  assign _10_ = Y_i;
  assign _03_ = _18_;
  assign _04_ = _18_;
  assign _07_ = _24_;
  assign _06_ = _60_;
  assign _05_ = X_i;
  assign _35_ = _26_[19];
  assign _37_ = _65_;
  assign _23_ = _36_;
  assign _39_ = _65_;
  assign _20_ = _38_;
  assign _41_ = _25_[19];
  assign _43_ = _64_;
  assign _22_ = _42_;
  assign _45_ = _64_;
  assign _19_ = _44_;
  assign _47_ = _24_[19];
  assign _49_ = _63_;
  assign _21_ = _48_;
  assign _51_ = _63_;
  assign _18_ = _50_;
  assign _53_ = _28_;
  assign _02_ = _52_;
  assign _55_ = _30_;
  assign _01_ = _54_;
  assign _57_ = _29_;
  assign _00_ = _56_;
  assign \sat_add$func$src/cordic_slice.v:98$234.$result  = _38_;
  assign \sat_add$func$src/cordic_slice.v:98$237.$result  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:98$237.a  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:98$237.b  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:98$237.sum_ext  = 20'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:85$233.$result  = _44_;
  assign \sat_add$func$src/cordic_slice.v:85$236.$result  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:85$236.a  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:85$236.b  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:85$236.sum_ext  = 20'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:66$232.$result  = _50_;
  assign \sat_add$func$src/cordic_slice.v:66$235.$result  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:66$235.a  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:66$235.b  = 19'hxxxxx;
  assign \sat_add$func$src/cordic_slice.v:66$235.sum_ext  = 20'hxxxxx;
endmodule

(* dynports =  1  *)
(* hdlname = "multiplier" *)
(* src = "src/multiplier.sv:1.1-33.10" *)
module \$paramod\multiplier\WIDTH=s32'00000000000000000000000000011100 (clk, reset_n, a, b, result, valid);
  (* src = "src/multiplier.sv:4.32-4.35" *)
  input clk;
  wire clk;
  (* src = "src/multiplier.sv:5.32-5.39" *)
  input reset_n;
  wire reset_n;
  (* src = "src/multiplier.sv:6.32-6.33" *)
  input [27:0] a;
  wire [27:0] a;
  (* src = "src/multiplier.sv:7.32-7.33" *)
  input [27:0] b;
  wire [27:0] b;
  (* src = "src/multiplier.sv:8.32-8.38" *)
  output [55:0] result;
  wire [55:0] result;
  (* src = "src/multiplier.sv:9.32-9.37" *)
  output valid;
  wire valid;
  (* src = "src/multiplier.sv:15.3-25.6" *)
  wire [55:0] _00_;
  (* src = "src/multiplier.sv:15.3-25.6" *)
  wire [27:0] _01_;
  (* src = "src/multiplier.sv:17.22-17.37" *)
  wire [55:0] _02_;
  (* src = "src/multiplier.sv:18.18-18.29" *)
  wire [31:0] _03_;
  (* src = "src/multiplier.sv:21.9-21.21" *)
  wire _04_;
  (* src = "src/multiplier.sv:28.20-28.32" *)
  wire _05_;
  (* src = "src/multiplier.sv:28.36-28.48" *)
  wire _06_;
  (* src = "src/multiplier.sv:28.20-28.48" *)
  wire _07_;
  (* src = "src/multiplier.sv:16.9-16.20" *)
  wire _08_;
  wire [55:0] _09_;
  wire _10_;
  wire [55:0] _11_;
  wire _12_;
  wire [27:0] _13_;
  wire _14_;
  wire [27:0] _15_;
  wire _16_;
  (* src = "src/multiplier.sv:28.19-28.57" *)
  wire [31:0] _17_;
  (* src = "src/multiplier.sv:13.23-13.34" *)
  reg [55:0] accumulator;
  (* src = "src/multiplier.sv:12.23-12.30" *)
  reg [27:0] counter;
  assign _02_ = accumulator + (* src = "src/multiplier.sv:17.22-17.37" *) a;
  assign _03_ = counter + (* src = "src/multiplier.sv:18.18-18.29" *) 32'd1;
  assign _04_ = ~ (* src = "src/multiplier.sv:21.9-21.21" *) reset_n;
  assign _06_ = counter >= (* src = "src/multiplier.sv:28.36-28.48" *) b;
  assign _07_ = _05_ && (* src = "src/multiplier.sv:28.20-28.48" *) _06_;
  assign _08_ = counter < (* src = "src/multiplier.sv:16.9-16.20" *) b;
  (* \always_ff  = 32'd1 *)
  (* src = "src/multiplier.sv:15.3-25.6" *)
  always @(posedge clk)
    counter <= _15_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/multiplier.sv:15.3-25.6" *)
  always @(posedge clk)
    accumulator <= _11_;
  assign _09_ = _10_ ? (* src = "src/multiplier.sv:16.9-16.20|src/multiplier.sv:16.5-19.8" *) _02_ : accumulator;
  assign _11_ = reset_n ? (* src = "src/multiplier.sv:21.9-21.21|src/multiplier.sv:21.5-24.8" *) _09_ : 56'h00000000000000;
  assign _13_ = _14_ ? (* src = "src/multiplier.sv:16.9-16.20|src/multiplier.sv:16.5-19.8" *) _03_[27:0] : counter;
  assign _15_ = reset_n ? (* src = "src/multiplier.sv:21.9-21.21|src/multiplier.sv:21.5-24.8" *) _13_ : 28'h0000000;
  assign _17_ = _07_ ? (* src = "src/multiplier.sv:28.19-28.57" *) 32'd1 : 32'd0;
  assign result = accumulator;
  assign valid = _17_[0];
  assign _10_ = _08_;
  assign _12_ = _04_;
  assign _00_ = _11_;
  assign _14_ = _08_;
  assign _16_ = _04_;
  assign _01_ = _15_;
  assign _05_ = reset_n;
endmodule

(* hdlname = "callsign" *)
(* src = "src/callsign.sv:1.1-129.10" *)
module callsign(clk, reset_n, callsign_in, callsign_out, valid, a_mul, b_mul, mul_reset_n, mul_result, mul_valid);
  (* src = "src/callsign.sv:2.17-2.20" *)
  input clk;
  wire clk;
  (* src = "src/callsign.sv:3.17-3.24" *)
  input reset_n;
  wire reset_n;
  (* src = "src/callsign.sv:5.24-5.35" *)
  input [35:0] callsign_in;
  wire [35:0] callsign_in;
  (* src = "src/callsign.sv:7.25-7.37" *)
  output [27:0] callsign_out;
  wire [27:0] callsign_out;
  (* src = "src/callsign.sv:8.18-8.23" *)
  output valid;
  wire valid;
  (* src = "src/callsign.sv:11.25-11.30" *)
  output [27:0] a_mul;
  wire [27:0] a_mul;
  (* src = "src/callsign.sv:12.25-12.30" *)
  output [27:0] b_mul;
  wire [27:0] b_mul;
  (* src = "src/callsign.sv:13.18-13.29" *)
  output mul_reset_n;
  reg mul_reset_n;
  (* src = "src/callsign.sv:14.24-14.34" *)
  input [27:0] mul_result;
  wire [27:0] mul_result;
  (* src = "src/callsign.sv:15.17-15.26" *)
  input mul_valid;
  wire mul_valid;
  (* src = "src/callsign.sv:29.3-113.6" *)
  wire [27:0] _000_;
  (* src = "src/callsign.sv:115.14-115.14" *)
  wire [27:0] _001_;
  (* src = "src/callsign.sv:29.3-113.6" *)
  wire _002_;
  (* src = "src/callsign.sv:29.3-113.6" *)
  wire [6:0] _003_;
  (* src = "src/callsign.sv:29.3-113.6" *)
  wire [3:0] _004_;
  (* src = "src/callsign.sv:18.16-18.31" *)
  wire [27:0] _005_;
  (* src = "src/callsign.sv:115.14-115.14" *)
  wire [27:0] _006_;
  (* src = "src/callsign.sv:19.16-19.32" *)
  wire [6:0] _007_;
  (* src = "src/callsign.sv:27.16-27.25" *)
  wire [3:0] _008_;
  (* src = "src/callsign.sv:125.29-125.45" *)
  wire [31:0] _009_;
  (* src = "src/callsign.sv:47.26-47.44" *)
  wire [27:0] _010_;
  (* src = "src/callsign.sv:61.26-61.44" *)
  wire [27:0] _011_;
  (* src = "src/callsign.sv:75.26-75.44" *)
  wire [31:0] _012_;
  (* src = "src/callsign.sv:107.9-107.21" *)
  wire _013_;
  (* src = "src/callsign.sv:126.19-126.29" *)
  wire _014_;
  (* src = "src/callsign.sv:80.15-80.31" *)
  wire _015_;
  wire [27:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire [6:0] _031_;
  wire _032_;
  wire _033_;
  wire [6:0] _034_;
  wire _035_;
  wire [6:0] _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire [6:0] _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire [6:0] _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire [6:0] _049_;
  wire _050_;
  wire [27:0] _051_;
  wire _052_;
  wire _053_;
  wire [27:0] _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire [27:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire [27:0] _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire [27:0] _067_;
  wire _068_;
  wire [3:0] _069_;
  wire _070_;
  wire _071_;
  wire [3:0] _072_;
  wire _073_;
  wire [3:0] _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire [3:0] _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire [3:0] _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire [3:0] _087_;
  wire _088_;
  (* src = "src/callsign.sv:125.29-125.45" *)
  wire [5:0] _089_;
  (* src = "src/callsign.sv:125.29-125.45" *)
  wire [31:0] _090_;
  (* src = "src/callsign.sv:37.24-37.39" *)
  wire [31:0] _091_;
  (* src = "src/callsign.sv:50.26-50.41" *)
  wire [31:0] _092_;
  (* src = "src/callsign.sv:64.26-64.41" *)
  wire [31:0] _093_;
  (* src = "src/callsign.sv:75.26-75.49" *)
  wire [31:0] _094_;
  (* src = "src/callsign.sv:76.26-76.41" *)
  wire [31:0] _095_;
  (* src = "src/callsign.sv:126.18-126.38" *)
  wire [31:0] _096_;
  (* src = "src/callsign.sv:18.16-18.27" *)
  reg [27:0] accumulator = 28'h0000000;
  (* src = "src/callsign.sv:20.16-20.21" *)
  wire [5:0] slice;
  (* src = "src/callsign.sv:19.16-19.27" *)
  reg [6:0] slice_index = 7'h23;
  (* src = "src/callsign.sv:27.16-27.21" *)
  reg [3:0] state = 4'h0;
  assign _009_ = { 25'h0000000, slice_index } + (* src = "src/callsign.sv:125.29-125.45" *) 32'd1;
  assign _010_ = mul_result + (* src = "src/callsign.sv:47.26-47.44" *) slice;
  assign _011_ = mul_result + (* src = "src/callsign.sv:61.26-61.44" *) slice;
  assign _012_ = mul_result + (* src = "src/callsign.sv:75.26-75.44" *) slice;
  assign _013_ = ~ (* src = "src/callsign.sv:107.9-107.21" *) reset_n;
  assign _014_ = state == (* src = "src/callsign.sv:126.19-126.29" *) 4'h8;
  assign _015_ = slice_index <= (* src = "src/callsign.sv:80.15-80.31" *) 32'd5;
  (* \always_ff  = 32'd1 *)
  (* src = "src/callsign.sv:29.3-113.6" *)
  always @(posedge clk)
    state <= _087_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/callsign.sv:29.3-113.6" *)
  always @(posedge clk)
    mul_reset_n <= _029_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/callsign.sv:29.3-113.6" *)
  always @(posedge clk)
    accumulator <= _067_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/callsign.sv:29.3-113.6" *)
  always @(posedge clk)
    slice_index <= _049_;
  function [27:0] _108_;
    input [27:0] a;
    input [55:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/callsign.sv:118.21-118.21|src/callsign.sv:116.12-121.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _108_ = b[27:0];
      2'b1?:
        _108_ = b[55:28];
      default:
        _108_ = a;
    endcase
  endfunction
  assign _016_ = _108_(28'h0000024, 56'h000000a000001b, { _018_, _017_ });
  assign _017_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/callsign.sv:118.21-118.21|src/callsign.sv:116.12-121.12" *) 4'h6;
  assign _018_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/callsign.sv:117.21-117.21|src/callsign.sv:116.12-121.12" *) 4'h4;
  assign _019_ = _020_ ? (* src = "src/callsign.sv:74.13-74.22|src/callsign.sv:74.9-84.12" *) 1'h0 : 1'h1;
  function [0:0] _112_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/callsign.sv:71.10-71.10|src/callsign.sv:32.5-105.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _112_ = b[0:0];
      3'b?1?:
        _112_ = b[1:1];
      3'b1??:
        _112_ = b[2:2];
      default:
        _112_ = a;
    endcase
  endfunction
  assign _021_ = _112_(1'h0, { _026_, _023_, _019_ }, { _028_, _025_, _022_ });
  assign _022_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:71.10-71.10|src/callsign.sv:32.5-105.12" *) 4'h6;
  assign _023_ = _024_ ? (* src = "src/callsign.sv:60.13-60.22|src/callsign.sv:60.9-65.12" *) 1'h0 : 1'h1;
  assign _025_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:57.10-57.10|src/callsign.sv:32.5-105.12" *) 4'h4;
  assign _026_ = _027_ ? (* src = "src/callsign.sv:46.13-46.22|src/callsign.sv:46.9-51.12" *) 1'h0 : 1'h1;
  assign _028_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:43.10-43.10|src/callsign.sv:32.5-105.12" *) 4'h2;
  assign _029_ = reset_n ? (* src = "src/callsign.sv:107.9-107.21|src/callsign.sv:107.5-112.8" *) _021_ : 1'h0;
  function [6:0] _119_;
    input [6:0] a;
    input [62:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _119_ = b[6:0];
      9'b???????1?:
        _119_ = b[13:7];
      9'b??????1??:
        _119_ = b[20:14];
      9'b?????1???:
        _119_ = b[27:21];
      9'b????1????:
        _119_ = b[34:28];
      9'b???1?????:
        _119_ = b[41:35];
      9'b??1??????:
        _119_ = b[48:42];
      9'b?1???????:
        _119_ = b[55:49];
      9'b1????????:
        _119_ = b[62:56];
      default:
        _119_ = a;
    endcase
  endfunction
  assign _031_ = _119_(7'h23, { _091_[6:0], slice_index, _044_, slice_index, _040_, slice_index, _036_, slice_index, 7'h05 }, { _048_, _047_, _046_, _043_, _042_, _039_, _038_, _033_, _032_ });
  assign _032_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *) 4'h8;
  assign _033_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:85.10-85.10|src/callsign.sv:32.5-105.12" *) 4'h7;
  assign _034_ = _035_ ? (* src = "src/callsign.sv:80.15-80.31|src/callsign.sv:80.11-83.14" *) 7'h05 : _095_[6:0];
  assign _036_ = _037_ ? (* src = "src/callsign.sv:74.13-74.22|src/callsign.sv:74.9-84.12" *) _034_ : slice_index;
  assign _038_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:71.10-71.10|src/callsign.sv:32.5-105.12" *) 4'h6;
  assign _039_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:66.10-66.10|src/callsign.sv:32.5-105.12" *) 4'h5;
  assign _040_ = _041_ ? (* src = "src/callsign.sv:60.13-60.22|src/callsign.sv:60.9-65.12" *) _093_[6:0] : slice_index;
  assign _042_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:57.10-57.10|src/callsign.sv:32.5-105.12" *) 4'h4;
  assign _043_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:52.10-52.10|src/callsign.sv:32.5-105.12" *) 4'h3;
  assign _044_ = _045_ ? (* src = "src/callsign.sv:46.13-46.22|src/callsign.sv:46.9-51.12" *) _092_[6:0] : slice_index;
  assign _046_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:43.10-43.10|src/callsign.sv:32.5-105.12" *) 4'h2;
  assign _047_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:38.10-38.10|src/callsign.sv:32.5-105.12" *) 4'h1;
  assign _048_ = ! (* full_case = 32'd1 *) (* src = "src/callsign.sv:32.17-32.17|src/callsign.sv:32.5-105.12" *) state;
  assign _049_ = reset_n ? (* src = "src/callsign.sv:107.9-107.21|src/callsign.sv:107.5-112.8" *) _031_ : 7'h23;
  function [27:0] _134_;
    input [27:0] a;
    input [251:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _134_ = b[27:0];
      9'b???????1?:
        _134_ = b[55:28];
      9'b??????1??:
        _134_ = b[83:56];
      9'b?????1???:
        _134_ = b[111:84];
      9'b????1????:
        _134_ = b[139:112];
      9'b???1?????:
        _134_ = b[167:140];
      9'b??1??????:
        _134_ = b[195:168];
      9'b?1???????:
        _134_ = b[223:196];
      9'b1????????:
        _134_ = b[251:224];
      default:
        _134_ = a;
    endcase
  endfunction
  assign _051_ = _134_(28'h0000000, { 22'h000000, _089_, accumulator, _062_, accumulator, _058_, accumulator, _054_, accumulator, accumulator }, { _066_, _065_, _064_, _061_, _060_, _057_, _056_, _053_, _052_ });
  assign _052_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *) 4'h8;
  assign _053_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:85.10-85.10|src/callsign.sv:32.5-105.12" *) 4'h7;
  assign _054_ = _055_ ? (* src = "src/callsign.sv:74.13-74.22|src/callsign.sv:74.9-84.12" *) _094_[27:0] : accumulator;
  assign _056_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:71.10-71.10|src/callsign.sv:32.5-105.12" *) 4'h6;
  assign _057_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:66.10-66.10|src/callsign.sv:32.5-105.12" *) 4'h5;
  assign _058_ = _059_ ? (* src = "src/callsign.sv:60.13-60.22|src/callsign.sv:60.9-65.12" *) _011_ : accumulator;
  assign _060_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:57.10-57.10|src/callsign.sv:32.5-105.12" *) 4'h4;
  assign _061_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:52.10-52.10|src/callsign.sv:32.5-105.12" *) 4'h3;
  assign _062_ = _063_ ? (* src = "src/callsign.sv:46.13-46.22|src/callsign.sv:46.9-51.12" *) _010_ : accumulator;
  assign _064_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:43.10-43.10|src/callsign.sv:32.5-105.12" *) 4'h2;
  assign _065_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:38.10-38.10|src/callsign.sv:32.5-105.12" *) 4'h1;
  assign _066_ = ! (* full_case = 32'd1 *) (* src = "src/callsign.sv:32.17-32.17|src/callsign.sv:32.5-105.12" *) state;
  assign _067_ = reset_n ? (* src = "src/callsign.sv:107.9-107.21|src/callsign.sv:107.5-112.8" *) _051_ : 28'h0000000;
  function [3:0] _148_;
    input [3:0] a;
    input [35:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _148_ = b[3:0];
      9'b???????1?:
        _148_ = b[7:4];
      9'b??????1??:
        _148_ = b[11:8];
      9'b?????1???:
        _148_ = b[15:12];
      9'b????1????:
        _148_ = b[19:16];
      9'b???1?????:
        _148_ = b[23:20];
      9'b??1??????:
        _148_ = b[27:24];
      9'b?1???????:
        _148_ = b[31:28];
      9'b1????????:
        _148_ = b[35:32];
      default:
        _148_ = a;
    endcase
  endfunction
  assign _069_ = _148_(4'h0, { 8'h12, _082_, 4'h4, _078_, 4'h6, _074_, 8'h68 }, { _086_, _085_, _084_, _081_, _080_, _077_, _076_, _071_, _070_ });
  assign _070_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:91.10-91.10|src/callsign.sv:32.5-105.12" *) 4'h8;
  assign _071_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:85.10-85.10|src/callsign.sv:32.5-105.12" *) 4'h7;
  assign _072_ = _073_ ? (* src = "src/callsign.sv:80.15-80.31|src/callsign.sv:80.11-83.14" *) 4'h8 : 4'h7;
  assign _074_ = _075_ ? (* src = "src/callsign.sv:74.13-74.22|src/callsign.sv:74.9-84.12" *) _072_ : state;
  assign _076_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:71.10-71.10|src/callsign.sv:32.5-105.12" *) 4'h6;
  assign _077_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:66.10-66.10|src/callsign.sv:32.5-105.12" *) 4'h5;
  assign _078_ = _079_ ? (* src = "src/callsign.sv:60.13-60.22|src/callsign.sv:60.9-65.12" *) 4'h5 : state;
  assign _080_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:57.10-57.10|src/callsign.sv:32.5-105.12" *) 4'h4;
  assign _081_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:52.10-52.10|src/callsign.sv:32.5-105.12" *) 4'h3;
  assign _082_ = _083_ ? (* src = "src/callsign.sv:46.13-46.22|src/callsign.sv:46.9-51.12" *) 4'h3 : state;
  assign _084_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:43.10-43.10|src/callsign.sv:32.5-105.12" *) 4'h2;
  assign _085_ = state == (* full_case = 32'd1 *) (* src = "src/callsign.sv:38.10-38.10|src/callsign.sv:32.5-105.12" *) 4'h1;
  assign _086_ = ! (* full_case = 32'd1 *) (* src = "src/callsign.sv:32.17-32.17|src/callsign.sv:32.5-105.12" *) state;
  assign _087_ = reset_n ? (* src = "src/callsign.sv:107.9-107.21|src/callsign.sv:107.5-112.8" *) _069_ : 4'h0;
  wire [35:0] _171_ = callsign_in;
  assign _089_ = _171_[$signed(_090_) +: 6];
  assign _090_ = _009_ - (* src = "src/callsign.sv:125.29-125.45" *) 32'd6;
  assign _091_ = slice_index - (* src = "src/callsign.sv:37.24-37.39" *) 32'd6;
  assign _092_ = slice_index - (* src = "src/callsign.sv:50.26-50.41" *) 32'd6;
  assign _093_ = slice_index - (* src = "src/callsign.sv:64.26-64.41" *) 32'd6;
  assign _094_ = _012_ - (* src = "src/callsign.sv:75.26-75.49" *) 32'd10;
  assign _095_ = slice_index - (* src = "src/callsign.sv:76.26-76.41" *) 32'd6;
  assign _096_ = _014_ ? (* src = "src/callsign.sv:126.18-126.38" *) 32'd1 : 32'd0;
  assign a_mul = accumulator;
  assign slice = _089_;
  assign valid = _096_[0];
  assign callsign_out = accumulator;
  assign _008_ = 4'h0;
  assign _007_ = 7'h23;
  assign _005_ = 28'h0000000;
  assign _001_ = _006_;
  assign _006_ = _016_;
  assign _020_ = mul_valid;
  assign _024_ = mul_valid;
  assign _027_ = mul_valid;
  assign _030_ = _013_;
  assign _002_ = _029_;
  assign _035_ = _015_;
  assign _037_ = mul_valid;
  assign _041_ = mul_valid;
  assign _045_ = mul_valid;
  assign _050_ = _013_;
  assign _003_ = _049_;
  assign _055_ = mul_valid;
  assign _059_ = mul_valid;
  assign _063_ = mul_valid;
  assign _068_ = _013_;
  assign _000_ = _067_;
  assign _073_ = _015_;
  assign _075_ = mul_valid;
  assign _079_ = mul_valid;
  assign _083_ = mul_valid;
  assign _088_ = _013_;
  assign _004_ = _087_;
  assign b_mul = _016_;
endmodule

(* hdlname = "conv" *)
(* src = "src/conv.sv:1.1-53.10" *)
module conv(clk, reset_n, data, encoded_data, valid);
  (* src = "src/conv.sv:2.17-2.20" *)
  input clk;
  wire clk;
  (* src = "src/conv.sv:3.17-3.24" *)
  input reset_n;
  wire reset_n;
  (* src = "src/conv.sv:5.18-5.22" *)
  input [80:0] data;
  wire [80:0] data;
  (* src = "src/conv.sv:7.26-7.38" *)
  output [161:0] encoded_data;
  wire [161:0] encoded_data;
  (* src = "src/conv.sv:8.18-8.23" *)
  output valid;
  wire valid;
  (* src = "src/conv.sv:23.3-48.6" *)
  wire [6:0] _00_;
  (* src = "src/conv.sv:23.3-48.6" *)
  wire [161:0] _01_;
  (* src = "src/conv.sv:23.3-48.6" *)
  wire [31:0] _02_;
  (* src = "src/conv.sv:12.22-12.45" *)
  wire [31:0] _03_;
  (* src = "src/conv.sv:14.22-14.45" *)
  wire [31:0] _04_;
  (* src = "src/conv.sv:23.3-48.6" *)
  wire [1:0] _05_;
  (* src = "src/conv.sv:16.22-16.34" *)
  wire [6:0] _06_;
  (* src = "src/conv.sv:21.17-21.34" *)
  wire [161:0] _07_;
  (* src = "src/conv.sv:11.22-11.30" *)
  wire [31:0] _08_;
  (* src = "src/conv.sv:20.17-20.26" *)
  wire [1:0] _09_;
  (* src = "src/conv.sv:31.71-31.86" *)
  wire [31:0] _10_;
  (* src = "src/conv.sv:31.51-31.66" *)
  wire [31:0] _11_;
  (* src = "src/conv.sv:41.9-41.21" *)
  wire _12_;
  (* src = "src/conv.sv:51.19-51.29" *)
  wire _13_;
  (* src = "src/conv.sv:32.13-32.24" *)
  wire _14_;
  wire [1:0] _15_;
  wire _16_;
  wire [1:0] _17_;
  wire _18_;
  wire _19_;
  wire [1:0] _20_;
  wire _21_;
  wire [161:0] _22_;
  wire _23_;
  wire [161:0] _24_;
  wire _25_;
  wire [6:0] _26_;
  wire _27_;
  wire [6:0] _28_;
  wire _29_;
  wire [6:0] _30_;
  wire _31_;
  wire [31:0] _32_;
  wire _33_;
  wire [31:0] _34_;
  wire _35_;
  (* src = "src/conv.sv:31.69-31.87" *)
  wire _36_;
  (* src = "src/conv.sv:31.49-31.67" *)
  wire _37_;
  (* src = "src/conv.sv:18.28-18.37" *)
  wire _38_;
  (* src = "src/conv.sv:33.22-33.33" *)
  wire [31:0] _39_;
  (* src = "src/conv.sv:51.18-51.38" *)
  wire [31:0] _40_;
  (* src = "src/conv.sv:16.22-16.29" *)
  reg [6:0] counter = 7'h50;
  (* src = "src/conv.sv:17.22-17.33" *)
  wire current_bit;
  (* src = "src/conv.sv:21.17-21.30" *)
  reg [161:0] output_buffer = 162'h00000000000000000000000000000000000000000;
  (* src = "src/conv.sv:11.22-11.26" *)
  reg [31:0] reg0 = 32'd0;
  (* src = "src/conv.sv:12.22-12.30" *)
  wire [31:0] reg0_and;
  (* src = "src/conv.sv:14.22-14.30" *)
  wire [31:0] reg1_and;
  (* src = "src/conv.sv:20.17-20.22" *)
  reg [1:0] state = 2'h0;
  assign _12_ = ~ (* src = "src/conv.sv:41.9-41.21" *) reset_n;
  assign _13_ = state == (* src = "src/conv.sv:51.19-51.29" *) 2'h2;
  assign _14_ = counter > (* src = "src/conv.sv:32.13-32.24" *) 32'd0;
  (* \always_ff  = 32'd1 *)
  (* src = "src/conv.sv:23.3-48.6" *)
  always @(posedge clk)
    state <= _20_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/conv.sv:23.3-48.6" *)
  always @(posedge clk)
    reg0 <= _34_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/conv.sv:23.3-48.6" *)
  always @(posedge clk)
    counter <= _30_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/conv.sv:23.3-48.6" *)
  always @(posedge clk)
    output_buffer <= _24_;
  assign _15_ = _16_ ? (* full_case = 32'd1 *) (* src = "src/conv.sv:32.13-32.24|src/conv.sv:32.9-35.29" *) 2'h0 : 2'h2;
  function [1:0] _49_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _49_ = b[1:0];
      2'b1?:
        _49_ = b[3:2];
      default:
        _49_ = a;
    endcase
  endfunction
  assign _17_ = _49_(state, { 2'h1, _15_ }, { _19_, _18_ });
  assign _18_ = state == (* full_case = 32'd1 *) (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *) 2'h1;
  assign _19_ = ! (* full_case = 32'd1 *) (* src = "src/conv.sv:24.17-24.17|src/conv.sv:24.5-39.12" *) state;
  assign _20_ = reset_n ? (* src = "src/conv.sv:41.9-41.21|src/conv.sv:41.5-47.8" *) _17_ : 2'h0;
  assign _22_ = _23_ ? (* full_case = 32'd1 *) (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *) { output_buffer[159:0], _37_, _36_ } : output_buffer;
  assign _23_ = state == (* full_case = 32'd1 *) (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *) 2'h1;
  assign _24_ = reset_n ? (* src = "src/conv.sv:41.9-41.21|src/conv.sv:41.5-47.8" *) _22_ : 162'h00000000000000000000000000000000000000000;
  assign _26_ = _27_ ? (* full_case = 32'd1 *) (* src = "src/conv.sv:32.13-32.24|src/conv.sv:32.9-35.29" *) _39_[6:0] : counter;
  assign _28_ = _29_ ? (* full_case = 32'd1 *) (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *) _26_ : counter;
  assign _29_ = state == (* full_case = 32'd1 *) (* src = "src/conv.sv:28.10-28.10|src/conv.sv:24.5-39.12" *) 2'h1;
  assign _30_ = reset_n ? (* src = "src/conv.sv:41.9-41.21|src/conv.sv:41.5-47.8" *) _28_ : 7'h50;
  assign _32_ = _33_ ? (* full_case = 32'd1 *) (* src = "src/conv.sv:24.17-24.17|src/conv.sv:24.5-39.12" *) { reg0[30:0], _38_ } : reg0;
  assign _33_ = ! (* full_case = 32'd1 *) (* src = "src/conv.sv:24.17-24.17|src/conv.sv:24.5-39.12" *) state;
  assign _34_ = reset_n ? (* src = "src/conv.sv:41.9-41.21|src/conv.sv:41.5-47.8" *) _32_ : 32'd0;
  assign _36_ = ^ (* src = "src/conv.sv:31.69-31.87" *) _10_;
  assign _37_ = ^ (* src = "src/conv.sv:31.49-31.67" *) _11_;
  wire [80:0] _68_ = data;
  assign _38_ = _68_[counter +: 1];
  assign _39_ = counter - (* src = "src/conv.sv:33.22-33.33" *) 32'd1;
  assign _40_ = _13_ ? (* src = "src/conv.sv:51.18-51.38" *) 32'd1 : 32'd0;
  assign current_bit = _38_;
  assign encoded_data = output_buffer;
  assign valid = _40_[0];
  assign _07_ = 162'h00000000000000000000000000000000000000000;
  assign _09_ = 2'h0;
  assign _06_ = 7'h50;
  assign _04_ = 32'd3831577671;
  assign _03_ = 32'd4073739089;
  assign _08_ = 32'd0;
  assign _16_ = _14_;
  assign _21_ = _12_;
  assign _05_ = _20_;
  assign _25_ = _12_;
  assign _01_ = _24_;
  assign _27_ = _14_;
  assign _31_ = _12_;
  assign _00_ = _30_;
  assign _35_ = _12_;
  assign _02_ = _34_;
  assign reg1_and = 32'd3831577671;
  assign reg0_and = 32'd4073739089;
  assign { _10_[28:27], _10_[25:23], _10_[20:17], _10_[15:14], _10_[9:7], _10_[5:3] } = 17'h00000;
  assign { _10_[31:29], _10_[26], _10_[22:21], _10_[16], _10_[13:10], _10_[6], _10_[2:0] } = { reg0[31:29], reg0[26], reg0[22:21], reg0[16], reg0[13:10], reg0[6], reg0[2:0] };
  assign { _11_[27:26], _11_[24], _11_[21], _11_[19:15], _11_[13], _11_[11:10], _11_[7], _11_[5], _11_[3:1] } = 17'h00000;
  assign { _11_[31:28], _11_[25], _11_[23:22], _11_[20], _11_[14], _11_[12], _11_[9:8], _11_[6], _11_[4], _11_[0] } = { reg0[31:28], reg0[25], reg0[23:22], reg0[20], reg0[14], reg0[12], reg0[9:8], reg0[6], reg0[4], reg0[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "cordic_iterative" *)
(* src = "src/cordic_iterative.v:17.1-177.10" *)
module cordic_iterative(clk_i, rstn_i, strb_data_valid_i, X_i, Y_i, Z_i, X_o, Y_o, Z_o, strb_data_valid_o);
  (* src = "src/cordic_iterative.v:18.30-18.35" *)
  input clk_i;
  wire clk_i;
  (* src = "src/cordic_iterative.v:19.30-19.36" *)
  input rstn_i;
  wire rstn_i;
  (* src = "src/cordic_iterative.v:20.30-20.47" *)
  input strb_data_valid_i;
  wire strb_data_valid_i;
  (* src = "src/cordic_iterative.v:21.31-21.34" *)
  input [18:0] X_i;
  wire [18:0] X_i;
  (* src = "src/cordic_iterative.v:22.31-22.34" *)
  input [18:0] Y_i;
  wire [18:0] Y_i;
  (* src = "src/cordic_iterative.v:23.31-23.34" *)
  input [18:0] Z_i;
  wire [18:0] Z_i;
  (* src = "src/cordic_iterative.v:24.31-24.34" *)
  output [18:0] X_o;
  wire [18:0] X_o;
  (* src = "src/cordic_iterative.v:25.31-25.34" *)
  output [18:0] Y_o;
  wire [18:0] Y_o;
  (* src = "src/cordic_iterative.v:26.31-26.34" *)
  output [18:0] Z_o;
  wire [18:0] Z_o;
  (* src = "src/cordic_iterative.v:27.30-27.47" *)
  output strb_data_valid_o;
  wire strb_data_valid_o;
  (* src = "src/cordic_iterative.v:168.97-168.107" *)
  wire [18:0] _000_;
  (* src = "src/cordic_iterative.v:168.97-168.107" *)
  wire [18:0] _001_;
  (* src = "src/cordic_iterative.v:168.97-168.107" *)
  wire [4:0] _002_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _003_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _004_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _005_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  wire [18:0] _006_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  wire [18:0] _007_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  wire [18:0] _008_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _009_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _010_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _011_;
  (* src = "src/cordic_iterative.v:159.1-165.4" *)
  wire [4:0] _012_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _013_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _014_;
  (* src = "src/cordic_iterative.v:146.1-156.4" *)
  wire [18:0] _015_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _016_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _017_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _018_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _019_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _020_;
  (* src = "src/cordic_iterative.v:103.1-120.4" *)
  wire [18:0] _021_;
  (* src = "src/cordic_iterative.v:113.22-113.40" *)
  wire [18:0] _022_;
  (* src = "src/cordic_iterative.v:163.24-163.42" *)
  wire [4:0] _023_;
  (* src = "src/cordic_iterative.v:72.32-72.56" *)
  wire [31:0] _024_;
  (* src = "src/cordic_iterative.v:147.9-147.25" *)
  wire _025_;
  (* src = "src/cordic_iterative.v:171.29-171.89" *)
  wire _026_;
  (* src = "src/cordic_iterative.v:104.9-104.27" *)
  wire _027_;
  (* src = "src/cordic_iterative.v:160.9-160.16" *)
  wire _028_;
  (* src = "src/cordic_iterative.v:92.9-92.16" *)
  wire _029_;
  (* src = "src/cordic_iterative.v:160.9-160.37" *)
  wire _030_;
  (* src = "src/cordic_iterative.v:109.18-109.37" *)
  wire _031_;
  (* src = "src/cordic_iterative.v:168.34-168.93" *)
  wire _032_;
  (* src = "src/cordic_iterative.v:72.33-72.43" *)
  wire [31:0] _033_;
  (* src = "src/cordic_iterative.v:162.18-162.84" *)
  wire _034_;
  (* src = "src/cordic_iterative.v:106.21-106.30" *)
  wire [18:0] _035_;
  (* src = "src/cordic_iterative.v:112.21-112.30" *)
  wire [18:0] _036_;
  wire [4:0] _037_;
  wire _038_;
  wire [4:0] _039_;
  wire _040_;
  wire [18:0] _041_;
  wire _042_;
  wire [18:0] _043_;
  wire _044_;
  wire [18:0] _045_;
  wire _046_;
  wire [18:0] _047_;
  wire _048_;
  wire [18:0] _049_;
  wire _050_;
  wire [18:0] _051_;
  wire _052_;
  wire [18:0] _053_;
  wire _054_;
  wire [18:0] _055_;
  wire _056_;
  wire [18:0] _057_;
  wire _058_;
  wire [18:0] _059_;
  wire _060_;
  wire [18:0] _061_;
  wire _062_;
  wire [18:0] _063_;
  wire _064_;
  wire [18:0] _065_;
  wire _066_;
  wire [18:0] _067_;
  wire _068_;
  wire [18:0] _069_;
  wire _070_;
  wire [18:0] _071_;
  wire _072_;
  wire [18:0] _073_;
  wire _074_;
  wire [18:0] _075_;
  wire _076_;
  (* src = "src/cordic_iterative.v:72.32-72.56" *)
  wire [18:0] _077_;
  (* src = "src/cordic_iterative.v:108.22-108.40" *)
  wire [18:0] _078_;
  (* src = "src/cordic_iterative.v:168.33-168.165" *)
  wire [18:0] _079_;
  (* src = "src/cordic_iterative.v:69.35-69.35" *)
  wire [18:0] \atan_value$func$src/cordic_iterative.v:168$84.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_iterative.v:69.35-69.35" *)
  wire [18:0] \atan_value$func$src/cordic_iterative.v:168$85.$result ;
  (* nosync = 32'd1 *)
  (* src = "src/cordic_iterative.v:70.38-70.39" *)
  wire [4:0] \atan_value$func$src/cordic_iterative.v:168$85.i ;
  (* src = "src/cordic_iterative.v:83.28-83.39" *)
  wire [18:0] cordic_in_X;
  (* src = "src/cordic_iterative.v:83.42-83.53" *)
  wire [18:0] cordic_in_Y;
  (* src = "src/cordic_iterative.v:83.56-83.67" *)
  wire [18:0] cordic_in_Z;
  (* src = "src/cordic_iterative.v:84.28-84.40" *)
  wire [18:0] cordic_out_X;
  (* src = "src/cordic_iterative.v:84.42-84.54" *)
  wire [18:0] cordic_out_Y;
  (* src = "src/cordic_iterative.v:84.56-84.68" *)
  wire [18:0] cordic_out_Z;
  (* src = "src/cordic_iterative.v:87.28-87.50" *)
  wire [18:0] current_rotation_angle;
  (* src = "src/cordic_iterative.v:79.28-79.36" *)
  reg [18:0] roc_in_X;
  (* src = "src/cordic_iterative.v:79.38-79.46" *)
  reg [18:0] roc_in_Y;
  (* src = "src/cordic_iterative.v:79.48-79.56" *)
  reg [18:0] roc_in_Z;
  (* src = "src/cordic_iterative.v:80.28-80.37" *)
  wire [18:0] roc_out_X;
  (* src = "src/cordic_iterative.v:80.39-80.48" *)
  wire [18:0] roc_out_Y;
  (* src = "src/cordic_iterative.v:80.50-80.59" *)
  wire [18:0] roc_out_Z;
  (* src = "src/cordic_iterative.v:86.33-86.44" *)
  reg [4:0] shift_value;
  assign _022_ = $signed(roc_in_Z) + (* src = "src/cordic_iterative.v:113.22-113.40" *) $signed(19'h40000);
  assign _023_ = shift_value + (* src = "src/cordic_iterative.v:163.24-163.42" *) 1'h1;
  assign _024_ = _033_ + (* src = "src/cordic_iterative.v:72.32-72.56" *) 32'd0;
  assign _025_ = ! (* src = "src/cordic_iterative.v:147.9-147.25" *) shift_value;
  assign _026_ = shift_value == (* src = "src/cordic_iterative.v:171.29-171.89" *) 5'h13;
  assign _027_ = $signed(roc_in_Z) > (* src = "src/cordic_iterative.v:104.9-104.27" *) $signed(19'h40000);
  assign _028_ = ! (* src = "src/cordic_iterative.v:160.9-160.16" *) rstn_i;
  assign _029_ = ! (* src = "src/cordic_iterative.v:92.9-92.16" *) rstn_i;
  assign _030_ = _028_ || (* src = "src/cordic_iterative.v:160.9-160.37" *) strb_data_valid_i;
  assign _031_ = $signed(roc_in_Z) < (* src = "src/cordic_iterative.v:109.18-109.37" *) $signed(19'h40000);
  assign _032_ = shift_value < (* src = "src/cordic_iterative.v:168.34-168.93" *) 5'h13;
  assign _033_ = shift_value * (* src = "src/cordic_iterative.v:72.33-72.43" *) 32'd19;
  assign _034_ = shift_value != (* src = "src/cordic_iterative.v:162.18-162.84" *) 5'h14;
  assign _035_ = - (* src = "src/cordic_iterative.v:106.21-106.30" *) $signed(roc_in_Y);
  assign _036_ = - (* src = "src/cordic_iterative.v:112.21-112.30" *) $signed(roc_in_X);
  (* src = "src/cordic_iterative.v:159.1-165.4" *)
  always @(posedge clk_i)
    shift_value <= _039_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  always @(posedge clk_i)
    roc_in_X <= _075_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  always @(posedge clk_i)
    roc_in_Y <= _071_;
  (* src = "src/cordic_iterative.v:91.1-101.4" *)
  always @(posedge clk_i)
    roc_in_Z <= _067_;
  assign _037_ = _038_ ? (* src = "src/cordic_iterative.v:162.18-162.84|src/cordic_iterative.v:162.14-164.8" *) _023_ : shift_value;
  assign _039_ = _040_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:160.9-160.37|src/cordic_iterative.v:160.5-164.8" *) 5'h00 : _037_;
  assign _041_ = _042_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:147.9-147.25|src/cordic_iterative.v:147.5-155.8" *) roc_out_Z : cordic_out_Z;
  assign _043_ = _044_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:147.9-147.25|src/cordic_iterative.v:147.5-155.8" *) roc_out_Y : cordic_out_Y;
  assign _045_ = _046_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:147.9-147.25|src/cordic_iterative.v:147.5-155.8" *) roc_out_X : cordic_out_X;
  assign _047_ = _048_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:109.18-109.37|src/cordic_iterative.v:109.14-119.8" *) _022_ : roc_in_Z;
  assign _049_ = _050_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) 19'hxxxxx : _047_;
  assign _051_ = _052_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:109.18-109.37|src/cordic_iterative.v:109.14-119.8" *) _036_ : roc_in_Y;
  assign _053_ = _054_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) 19'hxxxxx : _051_;
  assign _055_ = _056_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:109.18-109.37|src/cordic_iterative.v:109.14-119.8" *) roc_in_Y : roc_in_X;
  assign _057_ = _058_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) 19'hxxxxx : _055_;
  assign _059_ = _060_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) _078_ : _021_;
  assign _061_ = _062_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) roc_in_X : _020_;
  assign _063_ = _064_ ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:104.9-104.27|src/cordic_iterative.v:104.5-119.8" *) _035_ : _019_;
  assign _065_ = _066_ ? (* src = "src/cordic_iterative.v:96.18-96.35|src/cordic_iterative.v:96.14-100.8" *) Z_i : roc_in_Z;
  assign _067_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:92.9-92.16|src/cordic_iterative.v:92.5-100.8" *) _065_ : 19'h00000;
  assign _069_ = _070_ ? (* src = "src/cordic_iterative.v:96.18-96.35|src/cordic_iterative.v:96.14-100.8" *) Y_i : roc_in_Y;
  assign _071_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:92.9-92.16|src/cordic_iterative.v:92.5-100.8" *) _069_ : 19'h00000;
  assign _073_ = _074_ ? (* src = "src/cordic_iterative.v:96.18-96.35|src/cordic_iterative.v:96.14-100.8" *) X_i : roc_in_X;
  assign _075_ = rstn_i ? (* full_case = 32'd1 *) (* src = "src/cordic_iterative.v:92.9-92.16|src/cordic_iterative.v:92.5-100.8" *) _073_ : 19'h00000;
  wire [360:0] _122_ = 361'h0000040000800030000a00028000a00029000a20028c00a30028c00a30028bc0a2e828b10a22227ed0972020000;
  assign _077_ = _122_[$signed(_024_) +: 19];
  assign _078_ = $signed(roc_in_Z) - (* src = "src/cordic_iterative.v:108.22-108.40" *) $signed(19'h40000);
  assign _079_ = _032_ ? (* src = "src/cordic_iterative.v:168.33-168.165" *) \atan_value$func$src/cordic_iterative.v:168$84.$result  : 19'h00000;
  (* module_not_derived = 32'd1 *)
  (* src = "src/cordic_iterative.v:130.3-141.2" *)
  \$paramod$f47f037b25469fba9f8cce82a72b0b1f00024a4f\cordic_slice  slice (
    .X_i(cordic_in_X),
    .X_o(cordic_out_X),
    .Y_i(cordic_in_Y),
    .Y_o(cordic_out_Y),
    .Z_i(cordic_in_Z),
    .Z_o(cordic_out_Z),
    .clk_i(clk_i),
    .current_rotation_angle_i(current_rotation_angle),
    .rstn_i(rstn_i),
    .shift_value_i(shift_value)
  );
  assign current_rotation_angle = _079_;
  assign strb_data_valid_o = _026_;
  assign X_o = cordic_out_X;
  assign Y_o = cordic_out_Y;
  assign Z_o = cordic_out_Z;
  assign _000_ = _077_;
  assign _001_ = _077_;
  assign _002_ = shift_value;
  assign _005_ = _015_;
  assign _004_ = _014_;
  assign _003_ = _013_;
  assign _011_ = _018_;
  assign _010_ = _017_;
  assign _009_ = _016_;
  assign _038_ = _034_;
  assign _040_ = _030_;
  assign _012_ = _039_;
  assign _042_ = _025_;
  assign _015_ = _041_;
  assign _044_ = _025_;
  assign _014_ = _043_;
  assign _046_ = _025_;
  assign _013_ = _045_;
  assign _048_ = _031_;
  assign _050_ = _027_;
  assign _021_ = _049_;
  assign _052_ = _031_;
  assign _054_ = _027_;
  assign _020_ = _053_;
  assign _056_ = _031_;
  assign _058_ = _027_;
  assign _019_ = _057_;
  assign _060_ = _027_;
  assign _018_ = _059_;
  assign _062_ = _027_;
  assign _017_ = _061_;
  assign _064_ = _027_;
  assign _016_ = _063_;
  assign _066_ = strb_data_valid_i;
  assign _068_ = _029_;
  assign _008_ = _067_;
  assign _070_ = strb_data_valid_i;
  assign _072_ = _029_;
  assign _007_ = _071_;
  assign _074_ = strb_data_valid_i;
  assign _076_ = _029_;
  assign _006_ = _075_;
  assign \atan_value$func$src/cordic_iterative.v:168$84.$result  = _077_;
  assign \atan_value$func$src/cordic_iterative.v:168$85.$result  = 19'hxxxxx;
  assign \atan_value$func$src/cordic_iterative.v:168$85.i  = 5'hxx;
  assign cordic_in_X = _045_;
  assign cordic_in_Y = _043_;
  assign cordic_in_Z = _041_;
  assign roc_out_X = _063_;
  assign roc_out_Y = _061_;
  assign roc_out_Z = _059_;
endmodule

(* dynports =  1  *)
(* hdlname = "dsmod" *)
(* src = "src/dsmod.v:29.1-175.10" *)
module dsmod(i_rst_n, i_clk, i_ena_mod, i_data, o_data_rd, i_mode, i_osr, o_ds, o_ds_n);
  (* src = "src/dsmod.v:32.12-32.19" *)
  input i_rst_n;
  wire i_rst_n;
  (* src = "src/dsmod.v:33.12-33.17" *)
  input i_clk;
  wire i_clk;
  (* src = "src/dsmod.v:34.12-34.21" *)
  input i_ena_mod;
  wire i_ena_mod;
  (* src = "src/dsmod.v:35.26-35.32" *)
  input [18:0] i_data;
  wire [18:0] i_data;
  (* src = "src/dsmod.v:36.17-36.26" *)
  output o_data_rd;
  wire o_data_rd;
  (* src = "src/dsmod.v:38.12-38.18" *)
  input i_mode;
  wire i_mode;
  (* src = "src/dsmod.v:39.16-39.21" *)
  input [1:0] i_osr;
  wire [1:0] i_osr;
  (* src = "src/dsmod.v:40.17-40.21" *)
  output o_ds;
  wire o_ds;
  (* src = "src/dsmod.v:41.17-41.23" *)
  output o_ds_n;
  wire o_ds_n;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [28:0] _000_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [30:0] _001_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [30:0] _002_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [26:0] _003_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [26:0] _004_;
  (* src = "src/dsmod.v:138.2-146.5" *)
  wire [26:0] _005_;
  (* src = "src/dsmod.v:120.2-135.5" *)
  wire [7:0] _006_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  wire [7:0] _007_;
  (* src = "src/dsmod.v:138.2-146.5" *)
  wire [26:0] _008_;
  (* src = "src/dsmod.v:120.2-135.5" *)
  wire [7:0] _009_;
  (* src = "src/dsmod.v:120.2-135.5" *)
  wire [7:0] _010_;
  (* src = "src/dsmod.v:110.30-110.52" *)
  wire [28:0] _011_;
  (* src = "src/dsmod.v:111.30-111.52" *)
  wire [28:0] _012_;
  (* src = "src/dsmod.v:111.30-111.66" *)
  wire [28:0] _013_;
  (* src = "src/dsmod.v:114.30-114.52" *)
  wire [30:0] _014_;
  (* src = "src/dsmod.v:115.30-115.52" *)
  wire [30:0] _015_;
  (* src = "src/dsmod.v:115.30-115.66" *)
  wire [30:0] _016_;
  (* src = "src/dsmod.v:116.30-116.51" *)
  wire [30:0] _017_;
  (* src = "src/dsmod.v:117.30-117.51" *)
  wire [30:0] _018_;
  (* src = "src/dsmod.v:117.30-117.66" *)
  wire [30:0] _019_;
  (* src = "src/dsmod.v:171.22-171.49" *)
  wire [26:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  (* src = "src/dsmod.v:121.7-121.27" *)
  wire _033_;
  (* src = "src/dsmod.v:165.9-165.33" *)
  wire _034_;
  (* src = "src/dsmod.v:91.19-91.34" *)
  wire _035_;
  (* src = "src/dsmod.v:92.7-92.22" *)
  wire _036_;
  (* src = "src/dsmod.v:99.22-99.42" *)
  wire _037_;
  (* src = "src/dsmod.v:149.7-149.15" *)
  wire _038_;
  (* src = "src/dsmod.v:91.38-91.56" *)
  wire _039_;
  (* src = "src/dsmod.v:92.26-92.44" *)
  wire _040_;
  (* src = "src/dsmod.v:94.20-94.25" *)
  wire _041_;
  wire [7:0] _042_;
  wire _043_;
  wire [30:0] _044_;
  wire _045_;
  wire [30:0] _046_;
  wire _047_;
  wire [28:0] _048_;
  wire _049_;
  wire [26:0] _050_;
  wire _051_;
  wire [26:0] _052_;
  wire _053_;
  wire [26:0] _054_;
  wire _055_;
  wire [26:0] _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire [7:0] _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire [7:0] _066_;
  wire _067_;
  wire [7:0] _068_;
  wire _069_;
  (* src = "src/dsmod.v:140.25-140.65" *)
  wire [26:0] _070_;
  (* src = "src/dsmod.v:141.25-141.65" *)
  wire [26:0] _071_;
  (* src = "src/dsmod.v:142.26-142.67" *)
  wire [26:0] _072_;
  (* src = "src/dsmod.v:143.26-143.67" *)
  wire [26:0] _073_;
  (* src = "src/dsmod.v:110.30-110.66" *)
  wire [28:0] _074_;
  (* src = "src/dsmod.v:114.30-114.66" *)
  wire [30:0] _075_;
  (* src = "src/dsmod.v:116.30-116.66" *)
  wire [30:0] _076_;
  (* src = "src/dsmod.v:133.22-133.40" *)
  wire [7:0] _077_;
  (* src = "src/dsmod.v:140.26-140.49" *)
  wire [26:0] _078_;
  (* src = "src/dsmod.v:141.26-141.49" *)
  wire [26:0] _079_;
  (* src = "src/dsmod.v:142.27-142.50" *)
  wire [26:0] _080_;
  (* src = "src/dsmod.v:143.27-143.50" *)
  wire [26:0] _081_;
  (* src = "src/dsmod.v:110.23-111.66" *)
  wire [28:0] _082_;
  (* src = "src/dsmod.v:114.23-115.66" *)
  wire [30:0] _083_;
  (* src = "src/dsmod.v:116.23-117.66" *)
  wire [30:0] _084_;
  (* src = "src/dsmod.v:91.18-93.10" *)
  wire _085_;
  (* src = "src/dsmod.v:92.6-93.10" *)
  wire _086_;
  (* src = "src/dsmod.v:72.27-72.38" *)
  wire [28:0] accu1_nxt_w;
  (* src = "src/dsmod.v:71.26-71.33" *)
  reg [28:0] accu1_r;
  (* src = "src/dsmod.v:79.27-79.38" *)
  wire [30:0] accu2_nxt_w;
  (* src = "src/dsmod.v:78.26-78.33" *)
  reg [30:0] accu2_r;
  (* src = "src/dsmod.v:81.27-81.38" *)
  wire [30:0] accu3_nxt_w;
  (* src = "src/dsmod.v:80.26-80.33" *)
  reg [30:0] accu3_r;
  (* src = "src/dsmod.v:59.27-59.37" *)
  wire [26:0] data_ext_w;
  (* src = "src/dsmod.v:63.27-63.40" *)
  reg [26:0] data_interp_r;
  (* src = "src/dsmod.v:56.26-56.36" *)
  reg [26:0] data_pre_r;
  (* src = "src/dsmod.v:64.27-64.38" *)
  wire [26:0] data_step_w;
  (* src = "src/dsmod.v:75.27-75.38" *)
  wire [28:0] feedback1_w;
  (* src = "src/dsmod.v:84.27-84.38" *)
  wire [30:0] feedback2_w;
  (* src = "src/dsmod.v:88.15-88.30" *)
  wire [7:0] fetch_ctr_nxt_w;
  (* src = "src/dsmod.v:87.15-87.26" *)
  reg [7:0] fetch_ctr_r;
  (* src = "src/dsmod.v:67.27-67.39" *)
  wire [28:0] input_ext1_w;
  (* src = "src/dsmod.v:68.27-68.39" *)
  wire [30:0] input_ext2_w;
  assign _011_ = $signed(accu1_r) + (* src = "src/dsmod.v:110.30-110.52" *) $signed(input_ext1_w);
  assign _012_ = $signed(accu1_r) + (* src = "src/dsmod.v:111.30-111.52" *) $signed(input_ext1_w);
  assign _013_ = $signed(_012_) + (* src = "src/dsmod.v:111.30-111.66" *) $signed(29'h04000000);
  assign _014_ = $signed(accu2_r) + (* src = "src/dsmod.v:114.30-114.52" *) $signed(input_ext2_w);
  assign _015_ = $signed(accu2_r) + (* src = "src/dsmod.v:115.30-115.52" *) $signed(input_ext2_w);
  assign _016_ = $signed(_015_) + (* src = "src/dsmod.v:115.30-115.66" *) $signed(31'h04000000);
  assign _017_ = $signed(accu3_r) + (* src = "src/dsmod.v:116.30-116.51" *) $signed(accu2_nxt_w);
  assign _018_ = $signed(accu3_r) + (* src = "src/dsmod.v:117.30-117.51" *) $signed(accu2_nxt_w);
  assign _019_ = $signed(_018_) + (* src = "src/dsmod.v:117.30-117.66" *) $signed(31'h04000000);
  assign _020_ = $signed(data_interp_r) + (* src = "src/dsmod.v:171.22-171.49" *) $signed(data_step_w);
  assign _021_ = ~ i_rst_n;
  assign _022_ = ~ i_rst_n;
  assign _023_ = ~ i_rst_n;
  assign _024_ = ~ i_rst_n;
  assign _025_ = ~ i_rst_n;
  assign _026_ = ~ i_rst_n;
  assign _033_ = fetch_ctr_r === (* src = "src/dsmod.v:121.7-121.27" *) 8'h00;
  assign _034_ = fetch_ctr_nxt_w === (* src = "src/dsmod.v:165.9-165.33" *) 8'h00;
  assign _035_ = i_mode === (* src = "src/dsmod.v:91.19-91.34" *) 1'h0;
  assign _036_ = i_mode === (* src = "src/dsmod.v:92.7-92.22" *) 1'h1;
  assign _037_ = fetch_ctr_r === (* src = "src/dsmod.v:99.22-99.42" *) 8'h00;
  assign _038_ = ! (* src = "src/dsmod.v:149.7-149.15" *) i_rst_n;
  assign _039_ = ~ (* src = "src/dsmod.v:91.38-91.56" *) accu1_r[28];
  assign _040_ = ~ (* src = "src/dsmod.v:92.26-92.44" *) accu3_r[30];
  assign _041_ = ~ (* src = "src/dsmod.v:94.20-94.25" *) o_ds;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) data_pre_r <= 27'h0000000;
    else data_pre_r <= _054_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) data_interp_r <= 27'h0000000;
    else data_interp_r <= _050_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) accu1_r <= 29'h00000000;
    else accu1_r <= _048_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) accu2_r <= 31'h00000000;
    else accu2_r <= _046_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) accu3_r <= 31'h00000000;
    else accu3_r <= _044_;
  (* src = "src/dsmod.v:148.4-174.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) fetch_ctr_r <= 8'h00;
    else fetch_ctr_r <= _042_;
  assign _042_ = _043_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) fetch_ctr_nxt_w : fetch_ctr_r;
  assign _044_ = _045_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) _084_ : accu3_r;
  assign _046_ = _047_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) _083_ : accu2_r;
  assign _048_ = _049_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) _082_ : accu1_r;
  assign _050_ = _051_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) _020_ : data_interp_r;
  assign _052_ = _053_ ? (* src = "src/dsmod.v:165.9-165.33|src/dsmod.v:165.5-168.8" *) { i_data, 8'h00 } : data_pre_r;
  assign _054_ = _055_ ? (* src = "src/dsmod.v:158.8-158.17|src/dsmod.v:158.4-172.7" *) _052_ : data_pre_r;
  function [26:0] _125_;
    input [26:0] a;
    input [107:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/dsmod.v:142.68-142.68|src/dsmod.v:139.3-145.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _125_ = b[26:0];
      4'b??1?:
        _125_ = b[53:27];
      4'b?1??:
        _125_ = b[80:54];
      4'b1???:
        _125_ = b[107:81];
      default:
        _125_ = a;
    endcase
  endfunction
  assign _056_ = _125_(27'hxxxxxxx, { _070_, _071_, _072_, _073_ }, { _060_, _059_, _058_, _057_ });
  assign _057_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:142.68-142.68|src/dsmod.v:139.3-145.10" *) 2'h3;
  assign _058_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:141.66-141.66|src/dsmod.v:139.3-145.10" *) 2'h2;
  assign _059_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:140.66-140.66|src/dsmod.v:139.3-145.10" *) 2'h1;
  assign _060_ = ! (* full_case = 32'd1 *) (* src = "src/dsmod.v:139.15-139.15|src/dsmod.v:139.3-145.10" *) i_osr;
  function [7:0] _130_;
    input [7:0] a;
    input [31:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/dsmod.v:127.42-127.42|src/dsmod.v:124.4-130.11" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _130_ = b[7:0];
      4'b??1?:
        _130_ = b[15:8];
      4'b?1??:
        _130_ = b[23:16];
      4'b1???:
        _130_ = b[31:24];
      default:
        _130_ = a;
    endcase
  endfunction
  assign _061_ = _130_(8'hxx, 32'd524255231, { _065_, _064_, _063_, _062_ });
  assign _062_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:127.42-127.42|src/dsmod.v:124.4-130.11" *) 2'h3;
  assign _063_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:126.40-126.40|src/dsmod.v:124.4-130.11" *) 2'h2;
  assign _064_ = i_osr == (* full_case = 32'd1 *) (* src = "src/dsmod.v:125.40-125.40|src/dsmod.v:124.4-130.11" *) 2'h1;
  assign _065_ = ! (* full_case = 32'd1 *) (* src = "src/dsmod.v:124.16-124.16|src/dsmod.v:124.4-130.11" *) i_osr;
  assign _066_ = _067_ ? (* full_case = 32'd1 *) (* src = "src/dsmod.v:121.7-121.27|src/dsmod.v:121.3-134.6" *) _061_ : 8'hxx;
  assign _068_ = _069_ ? (* full_case = 32'd1 *) (* src = "src/dsmod.v:121.7-121.27|src/dsmod.v:121.3-134.6" *) _010_ : _077_;
  assign _074_ = $signed(_011_) - (* src = "src/dsmod.v:110.30-110.66" *) $signed(29'h04000000);
  assign _075_ = $signed(_014_) - (* src = "src/dsmod.v:114.30-114.66" *) $signed(31'h04000000);
  assign _076_ = $signed(_017_) - (* src = "src/dsmod.v:116.30-116.66" *) $signed(31'h04000000);
  assign _077_ = fetch_ctr_r - (* src = "src/dsmod.v:133.22-133.40" *) 1'h1;
  assign _078_ = $signed(data_ext_w) - (* src = "src/dsmod.v:140.26-140.49" *) $signed(data_pre_r);
  assign _079_ = $signed(data_ext_w) - (* src = "src/dsmod.v:141.26-141.49" *) $signed(data_pre_r);
  assign _080_ = $signed(data_ext_w) - (* src = "src/dsmod.v:142.27-142.50" *) $signed(data_pre_r);
  assign _081_ = $signed(data_ext_w) - (* src = "src/dsmod.v:143.27-143.50" *) $signed(data_pre_r);
  assign _082_ = o_ds ? (* src = "src/dsmod.v:110.23-111.66" *) _074_ : _013_;
  assign _083_ = o_ds ? (* src = "src/dsmod.v:114.23-115.66" *) _075_ : _016_;
  assign _084_ = o_ds ? (* src = "src/dsmod.v:116.23-117.66" *) _076_ : _019_;
  assign _085_ = _035_ ? (* src = "src/dsmod.v:91.18-93.10" *) _039_ : _086_;
  assign _086_ = _036_ ? (* src = "src/dsmod.v:92.6-93.10" *) _040_ : 1'h0;
  assign data_ext_w = { i_data, 8'h00 };
  assign o_ds = _085_;
  assign o_ds_n = _041_;
  assign o_data_rd = _037_;
  assign feedback1_w = 29'h04000000;
  assign feedback2_w = 31'h04000000;
  assign input_ext1_w = { data_interp_r[26], data_interp_r[26], data_interp_r };
  assign input_ext2_w = { data_interp_r[26], data_interp_r[26], data_interp_r[26], data_interp_r[26], data_interp_r };
  assign accu1_nxt_w = _082_;
  assign accu2_nxt_w = _083_;
  assign accu3_nxt_w = _084_;
  assign _005_ = _008_;
  assign _006_ = _009_;
  assign _043_ = i_ena_mod;
  assign _007_ = _042_;
  assign _045_ = i_ena_mod;
  assign _002_ = _044_;
  assign _047_ = i_ena_mod;
  assign _001_ = _046_;
  assign _049_ = i_ena_mod;
  assign _000_ = _048_;
  assign _051_ = i_ena_mod;
  assign _003_ = _050_;
  assign _053_ = _034_;
  assign _055_ = i_ena_mod;
  assign _004_ = _054_;
  assign _008_ = _056_;
  assign _067_ = _033_;
  assign _010_ = _066_;
  assign _069_ = _033_;
  assign _009_ = _068_;
  assign data_step_w = _056_;
  assign fetch_ctr_nxt_w = _068_;
  assign _070_ = { _078_[26], _078_[26], _078_[26], _078_[26], _078_[26], _078_[26:5] };
  assign _071_ = { _079_[26], _079_[26], _079_[26], _079_[26], _079_[26], _079_[26], _079_[26:6] };
  assign _072_ = { _080_[26], _080_[26], _080_[26], _080_[26], _080_[26], _080_[26], _080_[26], _080_[26:7] };
  assign _073_ = { _081_[26], _081_[26], _081_[26], _081_[26], _081_[26], _081_[26], _081_[26], _081_[26], _081_[26:8] };
  assign _027_ = _021_;
  assign _028_ = _022_;
  assign _029_ = _023_;
  assign _030_ = _024_;
  assign _031_ = _025_;
  assign _032_ = _026_;
endmodule

(* hdlname = "lo_gen" *)
(* src = "src/lo_gen.v:26.1-140.10" *)
module lo_gen(i_rst_n, i_clk, i_enable, i_div_sel, o_lo_i, o_lo_q, o_lo_ix, o_lo_qx);
  (* src = "src/lo_gen.v:27.11-27.18" *)
  input i_rst_n;
  wire i_rst_n;
  (* src = "src/lo_gen.v:28.11-28.16" *)
  input i_clk;
  wire i_clk;
  (* src = "src/lo_gen.v:29.11-29.19" *)
  input i_enable;
  wire i_enable;
  (* src = "src/lo_gen.v:30.16-30.25" *)
  input [2:0] i_div_sel;
  wire [2:0] i_div_sel;
  (* src = "src/lo_gen.v:31.15-31.21" *)
  output o_lo_i;
  wire o_lo_i;
  (* src = "src/lo_gen.v:32.15-32.21" *)
  output o_lo_q;
  wire o_lo_q;
  (* src = "src/lo_gen.v:33.15-33.22" *)
  output o_lo_ix;
  wire o_lo_ix;
  (* src = "src/lo_gen.v:34.15-34.22" *)
  output o_lo_qx;
  wire o_lo_qx;
  (* src = "src/lo_gen.v:111.4-121.5" *)
  wire [3:0] _000_;
  (* src = "src/lo_gen.v:111.4-121.5" *)
  wire _001_;
  (* src = "src/lo_gen.v:124.2-132.5" *)
  wire _002_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _003_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _004_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _005_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _006_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _007_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _008_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _009_;
  (* src = "src/lo_gen.v:51.2-108.5" *)
  wire _010_;
  (* src = "src/lo_gen.v:118.17-118.32" *)
  wire [3:0] _011_;
  (* src = "src/lo_gen.v:135.23-135.39" *)
  wire _012_;
  (* src = "src/lo_gen.v:136.21-136.37" *)
  wire _013_;
  (* src = "src/lo_gen.v:137.20-137.37" *)
  wire _014_;
  (* src = "src/lo_gen.v:138.20-138.37" *)
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  (* src = "src/lo_gen.v:60.15-60.37" *)
  wire _022_;
  (* src = "src/lo_gen.v:61.15-61.37" *)
  wire _023_;
  (* src = "src/lo_gen.v:62.15-62.37" *)
  wire _024_;
  (* src = "src/lo_gen.v:63.15-63.37" *)
  wire _025_;
  (* src = "src/lo_gen.v:66.15-66.37" *)
  wire _026_;
  (* src = "src/lo_gen.v:67.15-67.37" *)
  wire _027_;
  (* src = "src/lo_gen.v:68.15-68.37" *)
  wire _028_;
  (* src = "src/lo_gen.v:69.15-69.37" *)
  wire _029_;
  (* src = "src/lo_gen.v:72.15-72.37" *)
  wire _030_;
  (* src = "src/lo_gen.v:73.15-73.37" *)
  wire _031_;
  (* src = "src/lo_gen.v:74.15-74.37" *)
  wire _032_;
  (* src = "src/lo_gen.v:75.15-75.37" *)
  wire _033_;
  (* src = "src/lo_gen.v:112.7-112.15" *)
  wire _034_;
  (* src = "src/lo_gen.v:125.7-125.15" *)
  wire _035_;
  (* src = "src/lo_gen.v:117.15-117.22" *)
  wire _036_;
  (* src = "src/lo_gen.v:135.32-135.39" *)
  wire _037_;
  (* src = "src/lo_gen.v:137.20-137.27" *)
  wire _038_;
  (* src = "src/lo_gen.v:138.20-138.27" *)
  wire _039_;
  (* src = "src/lo_gen.v:138.30-138.37" *)
  wire _040_;
  wire _041_;
  wire _042_;
  wire [3:0] _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  (* src = "src/lo_gen.v:39.10-39.17" *)
  wire lo1_i_w;
  (* src = "src/lo_gen.v:39.28-39.36" *)
  wire lo1_ix_w;
  (* src = "src/lo_gen.v:39.19-39.26" *)
  wire lo1_q_w;
  (* src = "src/lo_gen.v:39.38-39.46" *)
  wire lo1_qx_w;
  (* src = "src/lo_gen.v:38.14-38.22" *)
  reg [3:0] lo_ctr_r;
  (* src = "src/lo_gen.v:37.10-37.16" *)
  reg lo_i_r;
  (* src = "src/lo_gen.v:37.18-37.24" *)
  reg lo_q_r;
  assign _011_ = lo_ctr_r + (* src = "src/lo_gen.v:118.17-118.32" *) 1'h1;
  assign _012_ = lo_i_r & (* src = "src/lo_gen.v:135.23-135.39" *) _037_;
  assign _013_ = lo_i_r & (* src = "src/lo_gen.v:136.21-136.37" *) lo_q_r;
  assign _014_ = _038_ & (* src = "src/lo_gen.v:137.20-137.37" *) lo_q_r;
  assign _015_ = _039_ & (* src = "src/lo_gen.v:138.20-138.37" *) _040_;
  assign _016_ = ~ i_rst_n;
  assign _017_ = ~ i_rst_n;
  assign _018_ = ~ i_rst_n;
  assign _022_ = ! (* src = "src/lo_gen.v:60.15-60.37" *) lo_ctr_r[1:0];
  assign _023_ = lo_ctr_r[1:0] == (* src = "src/lo_gen.v:61.15-61.37" *) 2'h1;
  assign _024_ = lo_ctr_r[1:0] == (* src = "src/lo_gen.v:62.15-62.37" *) 2'h2;
  assign _025_ = lo_ctr_r[1:0] == (* src = "src/lo_gen.v:63.15-63.37" *) 2'h3;
  assign _026_ = ! (* src = "src/lo_gen.v:66.15-66.37" *) lo_ctr_r[2:1];
  assign _027_ = lo_ctr_r[2:1] == (* src = "src/lo_gen.v:67.15-67.37" *) 2'h1;
  assign _028_ = lo_ctr_r[2:1] == (* src = "src/lo_gen.v:68.15-68.37" *) 2'h2;
  assign _029_ = lo_ctr_r[2:1] == (* src = "src/lo_gen.v:69.15-69.37" *) 2'h3;
  assign _030_ = ! (* src = "src/lo_gen.v:72.15-72.37" *) lo_ctr_r[3:2];
  assign _031_ = lo_ctr_r[3:2] == (* src = "src/lo_gen.v:73.15-73.37" *) 2'h1;
  assign _032_ = lo_ctr_r[3:2] == (* src = "src/lo_gen.v:74.15-74.37" *) 2'h2;
  assign _033_ = lo_ctr_r[3:2] == (* src = "src/lo_gen.v:75.15-75.37" *) 2'h3;
  assign _034_ = ! (* src = "src/lo_gen.v:112.7-112.15" *) i_rst_n;
  assign _035_ = ! (* src = "src/lo_gen.v:125.7-125.15" *) i_rst_n;
  assign _036_ = ~ (* src = "src/lo_gen.v:117.15-117.22" *) lo_i_r;
  assign _037_ = ~ (* src = "src/lo_gen.v:135.32-135.39" *) lo_q_r;
  assign _038_ = ~ (* src = "src/lo_gen.v:137.20-137.27" *) lo_i_r;
  assign _039_ = ~ (* src = "src/lo_gen.v:138.20-138.27" *) lo_i_r;
  assign _040_ = ~ (* src = "src/lo_gen.v:138.30-138.37" *) lo_q_r;
  (* src = "src/lo_gen.v:124.2-132.5" *)
  always @(negedge i_clk, negedge i_rst_n)
    if (!i_rst_n) lo_q_r <= 1'h0;
    else lo_q_r <= _041_;
  (* src = "src/lo_gen.v:111.4-121.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) lo_i_r <= 1'h0;
    else lo_i_r <= _045_;
  (* src = "src/lo_gen.v:111.4-121.5" *)
  always @(posedge i_clk, negedge i_rst_n)
    if (!i_rst_n) lo_ctr_r <= 4'h0;
    else lo_ctr_r <= _043_;
  assign _041_ = _042_ ? (* src = "src/lo_gen.v:128.8-128.16|src/lo_gen.v:128.4-130.7" *) lo_i_r : lo_q_r;
  assign _043_ = _044_ ? (* src = "src/lo_gen.v:116.8-116.16|src/lo_gen.v:116.4-119.7" *) _011_ : lo_ctr_r;
  assign _045_ = _046_ ? (* src = "src/lo_gen.v:116.8-116.16|src/lo_gen.v:116.4-119.7" *) _036_ : lo_i_r;
  function [0:0] _116_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _116_ = b[0:0];
      8'b??????1?:
        _116_ = b[1:1];
      8'b?????1??:
        _116_ = b[2:2];
      8'b????1???:
        _116_ = b[3:3];
      8'b???1????:
        _116_ = b[4:4];
      8'b??1?????:
        _116_ = b[5:5];
      8'b?1??????:
        _116_ = b[6:6];
      8'b1???????:
        _116_ = b[7:7];
      default:
        _116_ = a;
    endcase
  endfunction
  assign _047_ = _116_(1'hx, { _015_, _025_, _029_, _033_, 4'h1 }, { _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_ });
  assign _048_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *) 3'h7;
  assign _049_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:88.7-88.7|src/lo_gen.v:52.3-107.10" *) 3'h6;
  assign _050_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:82.7-82.7|src/lo_gen.v:52.3-107.10" *) 3'h5;
  assign _051_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:76.7-76.7|src/lo_gen.v:52.3-107.10" *) 3'h4;
  assign _052_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:70.7-70.7|src/lo_gen.v:52.3-107.10" *) 3'h3;
  assign _053_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:64.7-64.7|src/lo_gen.v:52.3-107.10" *) 3'h2;
  assign _054_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:58.7-58.7|src/lo_gen.v:52.3-107.10" *) 3'h1;
  assign _055_ = ! (* full_case = 32'd1 *) (* src = "src/lo_gen.v:52.19-52.19|src/lo_gen.v:52.3-107.10" *) i_div_sel;
  function [0:0] _125_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _125_ = b[0:0];
      8'b??????1?:
        _125_ = b[1:1];
      8'b?????1??:
        _125_ = b[2:2];
      8'b????1???:
        _125_ = b[3:3];
      8'b???1????:
        _125_ = b[4:4];
      8'b??1?????:
        _125_ = b[5:5];
      8'b?1??????:
        _125_ = b[6:6];
      8'b1???????:
        _125_ = b[7:7];
      default:
        _125_ = a;
    endcase
  endfunction
  assign _056_ = _125_(1'hx, { _014_, _024_, _028_, _032_, 4'h2 }, { _064_, _063_, _062_, _061_, _060_, _059_, _058_, _057_ });
  assign _057_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *) 3'h7;
  assign _058_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:88.7-88.7|src/lo_gen.v:52.3-107.10" *) 3'h6;
  assign _059_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:82.7-82.7|src/lo_gen.v:52.3-107.10" *) 3'h5;
  assign _060_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:76.7-76.7|src/lo_gen.v:52.3-107.10" *) 3'h4;
  assign _061_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:70.7-70.7|src/lo_gen.v:52.3-107.10" *) 3'h3;
  assign _062_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:64.7-64.7|src/lo_gen.v:52.3-107.10" *) 3'h2;
  assign _063_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:58.7-58.7|src/lo_gen.v:52.3-107.10" *) 3'h1;
  assign _064_ = ! (* full_case = 32'd1 *) (* src = "src/lo_gen.v:52.19-52.19|src/lo_gen.v:52.3-107.10" *) i_div_sel;
  function [0:0] _134_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _134_ = b[0:0];
      8'b??????1?:
        _134_ = b[1:1];
      8'b?????1??:
        _134_ = b[2:2];
      8'b????1???:
        _134_ = b[3:3];
      8'b???1????:
        _134_ = b[4:4];
      8'b??1?????:
        _134_ = b[5:5];
      8'b?1??????:
        _134_ = b[6:6];
      8'b1???????:
        _134_ = b[7:7];
      default:
        _134_ = a;
    endcase
  endfunction
  assign _065_ = _134_(1'hx, { _013_, _023_, _027_, _031_, 4'h4 }, { _073_, _072_, _071_, _070_, _069_, _068_, _067_, _066_ });
  assign _066_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *) 3'h7;
  assign _067_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:88.7-88.7|src/lo_gen.v:52.3-107.10" *) 3'h6;
  assign _068_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:82.7-82.7|src/lo_gen.v:52.3-107.10" *) 3'h5;
  assign _069_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:76.7-76.7|src/lo_gen.v:52.3-107.10" *) 3'h4;
  assign _070_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:70.7-70.7|src/lo_gen.v:52.3-107.10" *) 3'h3;
  assign _071_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:64.7-64.7|src/lo_gen.v:52.3-107.10" *) 3'h2;
  assign _072_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:58.7-58.7|src/lo_gen.v:52.3-107.10" *) 3'h1;
  assign _073_ = ! (* full_case = 32'd1 *) (* src = "src/lo_gen.v:52.19-52.19|src/lo_gen.v:52.3-107.10" *) i_div_sel;
  function [0:0] _143_;
    input [0:0] a;
    input [7:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _143_ = b[0:0];
      8'b??????1?:
        _143_ = b[1:1];
      8'b?????1??:
        _143_ = b[2:2];
      8'b????1???:
        _143_ = b[3:3];
      8'b???1????:
        _143_ = b[4:4];
      8'b??1?????:
        _143_ = b[5:5];
      8'b?1??????:
        _143_ = b[6:6];
      8'b1???????:
        _143_ = b[7:7];
      default:
        _143_ = a;
    endcase
  endfunction
  assign _074_ = _143_(1'hx, { _012_, _022_, _026_, _030_, 4'h8 }, { _082_, _081_, _080_, _079_, _078_, _077_, _076_, _075_ });
  assign _075_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:94.7-94.7|src/lo_gen.v:52.3-107.10" *) 3'h7;
  assign _076_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:88.7-88.7|src/lo_gen.v:52.3-107.10" *) 3'h6;
  assign _077_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:82.7-82.7|src/lo_gen.v:52.3-107.10" *) 3'h5;
  assign _078_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:76.7-76.7|src/lo_gen.v:52.3-107.10" *) 3'h4;
  assign _079_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:70.7-70.7|src/lo_gen.v:52.3-107.10" *) 3'h3;
  assign _080_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:64.7-64.7|src/lo_gen.v:52.3-107.10" *) 3'h2;
  assign _081_ = i_div_sel == (* full_case = 32'd1 *) (* src = "src/lo_gen.v:58.7-58.7|src/lo_gen.v:52.3-107.10" *) 3'h1;
  assign _082_ = ! (* full_case = 32'd1 *) (* src = "src/lo_gen.v:52.19-52.19|src/lo_gen.v:52.3-107.10" *) i_div_sel;
  assign lo1_i_w = _012_;
  assign lo1_q_w = _013_;
  assign lo1_ix_w = _014_;
  assign lo1_qx_w = _015_;
  assign _006_ = _010_;
  assign _004_ = _008_;
  assign _005_ = _009_;
  assign _003_ = _007_;
  assign _042_ = i_enable;
  assign _002_ = _041_;
  assign _044_ = i_enable;
  assign _000_ = _043_;
  assign _046_ = i_enable;
  assign _001_ = _045_;
  assign _010_ = _047_;
  assign _008_ = _056_;
  assign _009_ = _065_;
  assign _007_ = _074_;
  assign o_lo_i = _074_;
  assign o_lo_q = _065_;
  assign o_lo_ix = _056_;
  assign o_lo_qx = _047_;
  assign _019_ = _016_;
  assign _020_ = _017_;
  assign _021_ = _018_;
endmodule

(* hdlname = "loc_pwr" *)
(* src = "src/loc_pwr.sv:1.1-130.10" *)
module loc_pwr(clk, reset_n, locator, power, M, valid, a_mul, b_mul, mul_reset_n, mul_result, mul_valid);
  (* src = "src/loc_pwr.sv:2.17-2.20" *)
  input clk;
  wire clk;
  (* src = "src/loc_pwr.sv:3.17-3.24" *)
  input reset_n;
  wire reset_n;
  (* src = "src/loc_pwr.sv:5.24-5.31" *)
  input [19:0] locator;
  wire [19:0] locator;
  (* src = "src/loc_pwr.sv:6.24-6.29" *)
  input [5:0] power;
  wire [5:0] power;
  (* src = "src/loc_pwr.sv:8.25-8.26" *)
  output [21:0] M;
  wire [21:0] M;
  (* src = "src/loc_pwr.sv:9.18-9.23" *)
  output valid;
  wire valid;
  (* src = "src/loc_pwr.sv:12.25-12.30" *)
  output [27:0] a_mul;
  wire [27:0] a_mul;
  (* src = "src/loc_pwr.sv:13.25-13.30" *)
  output [27:0] b_mul;
  wire [27:0] b_mul;
  (* src = "src/loc_pwr.sv:14.18-14.29" *)
  output mul_reset_n;
  reg mul_reset_n;
  (* src = "src/loc_pwr.sv:15.24-15.34" *)
  input [55:0] mul_result;
  wire [55:0] mul_result;
  (* src = "src/loc_pwr.sv:16.17-16.26" *)
  input mul_valid;
  wire mul_valid;
  (* src = "src/loc_pwr.sv:103.14-103.14" *)
  wire [27:0] _000_;
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  wire [21:0] _001_;
  (* src = "src/loc_pwr.sv:103.14-103.14" *)
  wire [27:0] _002_;
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  wire _003_;
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  wire _004_;
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  wire [3:0] _005_;
  (* src = "src/loc_pwr.sv:103.14-103.14" *)
  wire [27:0] _006_;
  (* src = "src/loc_pwr.sv:25.16-25.23" *)
  wire [21:0] _007_;
  (* src = "src/loc_pwr.sv:103.14-103.14" *)
  wire [27:0] _008_;
  (* src = "src/loc_pwr.sv:37.9-37.18" *)
  wire _009_;
  (* src = "src/loc_pwr.sv:36.15-36.24" *)
  wire [3:0] _010_;
  (* src = "src/loc_pwr.sv:76.18-76.34" *)
  wire [55:0] _011_;
  (* src = "src/loc_pwr.sv:84.18-84.28" *)
  wire [21:0] _012_;
  (* src = "src/loc_pwr.sv:89.18-89.36" *)
  wire [31:0] _013_;
  (* src = "src/loc_pwr.sv:89.18-89.41" *)
  wire [31:0] _014_;
  (* src = "src/loc_pwr.sv:127.19-127.29" *)
  wire _015_;
  (* src = "src/loc_pwr.sv:98.9-98.21" *)
  wire _016_;
  (* src = "src/loc_pwr.sv:45.13-45.32" *)
  wire _017_;
  (* src = "src/loc_pwr.sv:66.13-66.32" *)
  wire _018_;
  (* src = "src/loc_pwr.sv:75.13-75.32" *)
  wire _019_;
  (* src = "src/loc_pwr.sv:45.26-45.32" *)
  wire _020_;
  (* src = "src/loc_pwr.sv:66.26-66.32" *)
  wire _021_;
  (* src = "src/loc_pwr.sv:75.26-75.32" *)
  wire _022_;
  wire [27:0] _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [27:0] _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire [21:0] _053_;
  wire _054_;
  wire _055_;
  wire [21:0] _056_;
  wire _057_;
  wire _058_;
  wire [21:0] _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire [21:0] _064_;
  wire _065_;
  wire _066_;
  wire [3:0] _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire [3:0] _071_;
  wire _072_;
  wire _073_;
  wire [3:0] _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire [3:0] _079_;
  wire _080_;
  wire _081_;
  wire [3:0] _082_;
  wire _083_;
  (* src = "src/loc_pwr.sv:89.19-89.27" *)
  wire [31:0] _084_;
  (* src = "src/loc_pwr.sv:54.18-54.27" *)
  wire [31:0] _085_;
  (* src = "src/loc_pwr.sv:59.16-59.26" *)
  wire [21:0] _086_;
  (* src = "src/loc_pwr.sv:127.18-127.38" *)
  wire [31:0] _087_;
  (* src = "src/loc_pwr.sv:25.16-25.19" *)
  reg [21:0] acc = 22'h000000;
  (* src = "src/loc_pwr.sv:19.15-19.19" *)
  wire [4:0] loc1;
  (* src = "src/loc_pwr.sv:19.21-19.25" *)
  wire [4:0] loc2;
  (* src = "src/loc_pwr.sv:19.27-19.31" *)
  wire [4:0] loc3;
  (* src = "src/loc_pwr.sv:19.33-19.37" *)
  wire [4:0] loc4;
  (* src = "src/loc_pwr.sv:37.9-37.14" *)
  reg pause = 1'h0;
  (* src = "src/loc_pwr.sv:36.15-36.20" *)
  reg [3:0] state = 4'h0;
  assign _011_ = acc + (* src = "src/loc_pwr.sv:76.18-76.34" *) mul_result;
  assign _012_ = acc + (* src = "src/loc_pwr.sv:84.18-84.28" *) loc4;
  assign _013_ = _084_ + (* src = "src/loc_pwr.sv:89.18-89.36" *) power;
  assign _014_ = _013_ + (* src = "src/loc_pwr.sv:89.18-89.41" *) 32'd64;
  assign _015_ = state == (* src = "src/loc_pwr.sv:127.19-127.29" *) 4'h7;
  assign _016_ = ~ (* src = "src/loc_pwr.sv:98.9-98.21" *) reset_n;
  assign _017_ = mul_valid && (* src = "src/loc_pwr.sv:45.13-45.32" *) _020_;
  assign _018_ = mul_valid && (* src = "src/loc_pwr.sv:66.13-66.32" *) _021_;
  assign _019_ = mul_valid && (* src = "src/loc_pwr.sv:75.13-75.32" *) _022_;
  assign _020_ = ! (* src = "src/loc_pwr.sv:45.26-45.32" *) pause;
  assign _021_ = ! (* src = "src/loc_pwr.sv:66.26-66.32" *) pause;
  assign _022_ = ! (* src = "src/loc_pwr.sv:75.26-75.32" *) pause;
  (* \always_ff  = 32'd1 *)
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  always @(posedge clk)
    state <= _082_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  always @(posedge clk)
    mul_reset_n <= _033_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  always @(posedge clk)
    acc <= _053_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/loc_pwr.sv:39.3-101.6" *)
  always @(posedge clk)
    pause <= _044_;
  function [27:0] _104_;
    input [27:0] a;
    input [83:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:113.10-113.10|src/loc_pwr.sv:104.12-124.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _104_ = b[27:0];
      3'b?1?:
        _104_ = b[55:28];
      3'b1??:
        _104_ = b[83:56];
      default:
        _104_ = a;
    endcase
  endfunction
  assign _023_ = _104_(28'h0000000, { 23'h000000, locator[19:15], 51'h000005a000000, locator[14:10] }, { _026_, _025_, _024_ });
  assign _024_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:113.10-113.10|src/loc_pwr.sv:104.12-124.12" *) 4'h4;
  assign _025_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:108.10-108.10|src/loc_pwr.sv:104.12-124.12" *) 4'h3;
  assign _026_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:104.24-104.24|src/loc_pwr.sv:104.12-124.12" *) state;
  function [27:0] _108_;
    input [27:0] a;
    input [83:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:113.10-113.10|src/loc_pwr.sv:104.12-124.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _108_ = b[27:0];
      3'b?1?:
        _108_ = b[55:28];
      3'b1??:
        _108_ = b[83:56];
      default:
        _108_ = a;
    endcase
  endfunction
  assign _027_ = _108_(28'h0000000, { 34'h000000280, acc, 28'h000000a }, { _030_, _029_, _028_ });
  assign _028_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:113.10-113.10|src/loc_pwr.sv:104.12-124.12" *) 4'h4;
  assign _029_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:108.10-108.10|src/loc_pwr.sv:104.12-124.12" *) 4'h3;
  assign _030_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:104.24-104.24|src/loc_pwr.sv:104.12-124.12" *) state;
  assign _031_ = _032_ ? (* src = "src/loc_pwr.sv:75.13-75.32|src/loc_pwr.sv:75.9-80.12" *) 1'h0 : 1'h1;
  function [0:0] _113_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _113_ = b[0:0];
      4'b??1?:
        _113_ = b[1:1];
      4'b?1??:
        _113_ = b[2:2];
      4'b1???:
        _113_ = b[3:3];
      default:
        _113_ = a;
    endcase
  endfunction
  assign _033_ = _113_(1'h1, { _039_, 1'h0, _035_, _031_ }, { _041_, _038_, _037_, _034_ });
  assign _034_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *) 4'h4;
  assign _035_ = _036_ ? (* src = "src/loc_pwr.sv:66.13-66.32|src/loc_pwr.sv:66.9-71.12" *) 1'h0 : 1'h1;
  assign _037_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:63.10-63.10|src/loc_pwr.sv:43.12-96.12" *) 4'h3;
  assign _038_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:56.10-56.10|src/loc_pwr.sv:43.12-96.12" *) 4'h2;
  assign _039_ = _040_ ? (* src = "src/loc_pwr.sv:45.13-45.32|src/loc_pwr.sv:45.9-50.12" *) 1'h0 : 1'h1;
  assign _041_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:43.24-43.24|src/loc_pwr.sv:43.12-96.12" *) state;
  assign _042_ = _043_ ? (* src = "src/loc_pwr.sv:75.13-75.32|src/loc_pwr.sv:75.9-80.12" *) 1'h1 : 1'h0;
  function [0:0] _121_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _121_ = b[0:0];
      4'b??1?:
        _121_ = b[1:1];
      4'b?1??:
        _121_ = b[2:2];
      4'b1???:
        _121_ = b[3:3];
      default:
        _121_ = a;
    endcase
  endfunction
  assign _044_ = _121_(1'h0, { _050_, 1'h1, _046_, _042_ }, { _052_, _049_, _048_, _045_ });
  assign _045_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *) 4'h4;
  assign _046_ = _047_ ? (* src = "src/loc_pwr.sv:66.13-66.32|src/loc_pwr.sv:66.9-71.12" *) 1'h1 : 1'h0;
  assign _048_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:63.10-63.10|src/loc_pwr.sv:43.12-96.12" *) 4'h3;
  assign _049_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:56.10-56.10|src/loc_pwr.sv:43.12-96.12" *) 4'h2;
  assign _050_ = _051_ ? (* src = "src/loc_pwr.sv:45.13-45.32|src/loc_pwr.sv:45.9-50.12" *) 1'h1 : 1'h0;
  assign _052_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:43.24-43.24|src/loc_pwr.sv:43.12-96.12" *) state;
  function [21:0] _128_;
    input [21:0] a;
    input [153:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:86.10-86.10|src/loc_pwr.sv:43.12-96.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _128_ = b[21:0];
      7'b?????1?:
        _128_ = b[43:22];
      7'b????1??:
        _128_ = b[65:44];
      7'b???1???:
        _128_ = b[87:66];
      7'b??1????:
        _128_ = b[109:88];
      7'b?1?????:
        _128_ = b[131:110];
      7'b1??????:
        _128_ = b[153:132];
      default:
        _128_ = a;
    endcase
  endfunction
  assign _053_ = _128_(acc, { _064_, _085_[21:0], _086_, _059_, _056_, _012_, _014_[21:0] }, { _066_, _063_, _062_, _061_, _058_, _055_, _054_ });
  assign _054_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:86.10-86.10|src/loc_pwr.sv:43.12-96.12" *) 4'h6;
  assign _055_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:81.10-81.10|src/loc_pwr.sv:43.12-96.12" *) 4'h5;
  assign _056_ = _057_ ? (* src = "src/loc_pwr.sv:75.13-75.32|src/loc_pwr.sv:75.9-80.12" *) _011_[21:0] : acc;
  assign _058_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *) 4'h4;
  assign _059_ = _060_ ? (* src = "src/loc_pwr.sv:66.13-66.32|src/loc_pwr.sv:66.9-71.12" *) mul_result[21:0] : acc;
  assign _061_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:63.10-63.10|src/loc_pwr.sv:43.12-96.12" *) 4'h3;
  assign _062_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:56.10-56.10|src/loc_pwr.sv:43.12-96.12" *) 4'h2;
  assign _063_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:51.10-51.10|src/loc_pwr.sv:43.12-96.12" *) 4'h1;
  assign _064_ = _065_ ? (* src = "src/loc_pwr.sv:45.13-45.32|src/loc_pwr.sv:45.9-50.12" *) mul_result[21:0] : acc;
  assign _066_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:43.24-43.24|src/loc_pwr.sv:43.12-96.12" *) state;
  function [3:0] _139_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/loc_pwr.sv:91.10-91.10|src/loc_pwr.sv:43.12-96.12" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _139_ = b[3:0];
      8'b??????1?:
        _139_ = b[7:4];
      8'b?????1??:
        _139_ = b[11:8];
      8'b????1???:
        _139_ = b[15:12];
      8'b???1????:
        _139_ = b[19:16];
      8'b??1?????:
        _139_ = b[23:20];
      8'b?1??????:
        _139_ = b[27:24];
      8'b1???????:
        _139_ = b[31:28];
      default:
        _139_ = a;
    endcase
  endfunction
  assign _067_ = _139_(state, { _079_, 8'h23, _074_, _071_, 12'h677 }, { _081_, _078_, _077_, _076_, _073_, _070_, _069_, _068_ });
  assign _068_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:91.10-91.10|src/loc_pwr.sv:43.12-96.12" *) 4'h7;
  assign _069_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:86.10-86.10|src/loc_pwr.sv:43.12-96.12" *) 4'h6;
  assign _070_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:81.10-81.10|src/loc_pwr.sv:43.12-96.12" *) 4'h5;
  assign _071_ = _072_ ? (* src = "src/loc_pwr.sv:75.13-75.32|src/loc_pwr.sv:75.9-80.12" *) 4'h5 : state;
  assign _073_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:72.10-72.10|src/loc_pwr.sv:43.12-96.12" *) 4'h4;
  assign _074_ = _075_ ? (* src = "src/loc_pwr.sv:66.13-66.32|src/loc_pwr.sv:66.9-71.12" *) 4'h4 : state;
  assign _076_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:63.10-63.10|src/loc_pwr.sv:43.12-96.12" *) 4'h3;
  assign _077_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:56.10-56.10|src/loc_pwr.sv:43.12-96.12" *) 4'h2;
  assign _078_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:51.10-51.10|src/loc_pwr.sv:43.12-96.12" *) 4'h1;
  assign _079_ = _080_ ? (* src = "src/loc_pwr.sv:45.13-45.32|src/loc_pwr.sv:45.9-50.12" *) 4'h1 : state;
  assign _081_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/loc_pwr.sv:43.24-43.24|src/loc_pwr.sv:43.12-96.12" *) state;
  assign _082_ = reset_n ? (* src = "src/loc_pwr.sv:98.9-98.21|src/loc_pwr.sv:98.5-100.8" *) _067_ : 4'h0;
  assign _085_ = 32'd179 - (* src = "src/loc_pwr.sv:54.18-54.27" *) acc;
  assign _086_ = acc - (* src = "src/loc_pwr.sv:59.16-59.26" *) loc3;
  assign _087_ = _015_ ? (* src = "src/loc_pwr.sv:127.18-127.38" *) 32'd1 : 32'd0;
  assign loc1 = locator[19:15];
  assign loc2 = locator[14:10];
  assign loc3 = locator[9:5];
  assign loc4 = locator[4:0];
  assign valid = _087_[0];
  assign M = acc;
  assign _009_ = 1'h0;
  assign _010_ = 4'h0;
  assign _007_ = 22'h000000;
  assign _002_ = _008_;
  assign _000_ = _006_;
  assign _008_ = _023_;
  assign _006_ = _027_;
  assign _032_ = _019_;
  assign _036_ = _018_;
  assign _040_ = _017_;
  assign _003_ = _033_;
  assign _043_ = _019_;
  assign _047_ = _018_;
  assign _051_ = _017_;
  assign _004_ = _044_;
  assign _057_ = _019_;
  assign _060_ = _018_;
  assign _065_ = _017_;
  assign _001_ = _053_;
  assign _072_ = _019_;
  assign _075_ = _018_;
  assign _080_ = _017_;
  assign _083_ = _016_;
  assign _005_ = _082_;
  assign a_mul = _027_;
  assign b_mul = _023_;
  assign _084_ = { 3'h0, acc, 7'h00 };
endmodule

(* hdlname = "sync" *)
(* src = "src/sync.sv:1.1-34.10" *)
module sync(clk, reset_n, data, req_next_symbol, symbol_out, symbol_valid);
  (* src = "src/sync.sv:2.25-2.28" *)
  input clk;
  wire clk;
  (* src = "src/sync.sv:3.25-3.32" *)
  input reset_n;
  wire reset_n;
  (* src = "src/sync.sv:5.25-5.29" *)
  input [161:0] data;
  wire [161:0] data;
  (* src = "src/sync.sv:6.25-6.40" *)
  input req_next_symbol;
  wire req_next_symbol;
  (* src = "src/sync.sv:8.25-8.35" *)
  output [1:0] symbol_out;
  reg [1:0] symbol_out;
  (* src = "src/sync.sv:9.25-9.37" *)
  output symbol_valid;
  reg symbol_valid;
  (* src = "src/sync.sv:15.3-30.6" *)
  wire [9:0] _00_;
  (* src = "src/sync.sv:15.3-30.6" *)
  wire [1:0] _01_;
  (* src = "src/sync.sv:15.3-30.6" *)
  wire _02_;
  (* src = "src/sync.sv:12.23-12.83" *)
  wire [161:0] _03_;
  (* src = "src/sync.sv:13.15-13.22" *)
  wire [9:0] _04_;
  (* src = "src/sync.sv:19.21-19.52" *)
  wire [1:0] _05_;
  (* src = "src/sync.sv:25.9-25.21" *)
  wire _06_;
  (* src = "src/sync.sv:22.11-22.16" *)
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [9:0] _12_;
  wire _13_;
  wire [9:0] _14_;
  wire _15_;
  wire [9:0] _16_;
  wire _17_;
  wire [1:0] _18_;
  wire _19_;
  (* src = "src/sync.sv:19.32-19.35" *)
  wire _20_;
  (* src = "src/sync.sv:19.43-19.46" *)
  wire _21_;
  (* src = "src/sync.sv:19.39-19.51" *)
  wire [1:0] _22_;
  (* src = "src/sync.sv:22.23-22.28" *)
  wire [31:0] _23_;
  (* src = "src/sync.sv:13.15-13.16" *)
  reg [9:0] n = 10'h0a1;
  (* src = "src/sync.sv:12.23-12.34" *)
  wire [161:0] sync_vector;
  assign _05_ = _20_ + (* src = "src/sync.sv:19.21-19.52" *) _22_;
  assign _06_ = ~ (* src = "src/sync.sv:25.9-25.21" *) reset_n;
  assign _07_ = n > (* src = "src/sync.sv:22.11-22.16" *) 32'd0;
  (* \always_ff  = 32'd1 *)
  (* src = "src/sync.sv:15.3-30.6" *)
  always @(posedge clk)
    symbol_out <= _18_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/sync.sv:15.3-30.6" *)
  always @(posedge clk)
    symbol_valid <= _10_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/sync.sv:15.3-30.6" *)
  always @(posedge clk)
    n <= _16_;
  assign _08_ = _09_ ? (* src = "src/sync.sv:18.10-18.25|src/sync.sv:18.6-23.8" *) 1'h1 : 1'h0;
  assign _10_ = reset_n ? (* src = "src/sync.sv:25.9-25.21|src/sync.sv:25.5-29.8" *) _08_ : 1'h0;
  assign _12_ = _13_ ? (* src = "src/sync.sv:22.11-22.16|src/sync.sv:22.7-22.29" *) _23_[9:0] : n;
  assign _14_ = _15_ ? (* src = "src/sync.sv:18.10-18.25|src/sync.sv:18.6-23.8" *) _12_ : n;
  assign _16_ = reset_n ? (* src = "src/sync.sv:25.9-25.21|src/sync.sv:25.5-29.8" *) _14_ : 10'h0a1;
  assign _18_ = _19_ ? (* src = "src/sync.sv:18.10-18.25|src/sync.sv:18.6-23.8" *) _05_ : symbol_out;
  wire [161:0] _39_ = 162'h302389780940b34686aa4b1a8824ecd1c14c06b18;
  assign _20_ = _39_[n +: 1];
  wire [161:0] _40_ = data;
  assign _21_ = _40_[n +: 1];
  assign _23_ = n - (* src = "src/sync.sv:22.23-22.28" *) 32'd1;
  assign _04_ = 10'h0a1;
  assign _03_ = 162'h302389780940b34686aa4b1a8824ecd1c14c06b18;
  assign _09_ = req_next_symbol;
  assign _11_ = _06_;
  assign _02_ = _10_;
  assign _13_ = _07_;
  assign _15_ = req_next_symbol;
  assign _17_ = _06_;
  assign _00_ = _16_;
  assign _19_ = req_next_symbol;
  assign _01_ = _18_;
  assign sync_vector = 162'h302389780940b34686aa4b1a8824ecd1c14c06b18;
  assign _22_ = { _21_, 1'h0 };
endmodule

(* hdlname = "toplevel_uart" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "src/toplevel_uart.sv:1.1-430.10" *)
module toplevel_uart(clk, reset, rx, start_transmission, encoding_valid, cos_ds, cos_ds_n, sin_ds, sin_ds_n, lo_i, lo_q, lo_ix, lo_qx);
  (* src = "src/toplevel_uart.sv:2.18-2.21" *)
  input clk;
  wire clk;
  (* src = "src/toplevel_uart.sv:3.18-3.23" *)
  input reset;
  wire reset;
  (* src = "src/toplevel_uart.sv:4.18-4.20" *)
  input rx;
  wire rx;
  (* src = "src/toplevel_uart.sv:5.18-5.36" *)
  input start_transmission;
  wire start_transmission;
  (* src = "src/toplevel_uart.sv:7.18-7.32" *)
  output encoding_valid;
  wire encoding_valid;
  (* src = "src/toplevel_uart.sv:10.18-10.24" *)
  output cos_ds;
  wire cos_ds;
  (* src = "src/toplevel_uart.sv:11.18-11.26" *)
  output cos_ds_n;
  wire cos_ds_n;
  (* src = "src/toplevel_uart.sv:12.18-12.24" *)
  output sin_ds;
  wire sin_ds;
  (* src = "src/toplevel_uart.sv:13.18-13.26" *)
  output sin_ds_n;
  wire sin_ds_n;
  (* src = "src/toplevel_uart.sv:14.18-14.22" *)
  output lo_i;
  wire lo_i;
  (* src = "src/toplevel_uart.sv:15.18-15.22" *)
  output lo_q;
  wire lo_q;
  (* src = "src/toplevel_uart.sv:16.18-16.23" *)
  output lo_ix;
  wire lo_ix;
  (* src = "src/toplevel_uart.sv:17.18-17.23" *)
  output lo_qx;
  wire lo_qx;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [35:0] _000_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _001_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _002_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _003_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _004_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [25:0] _005_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _006_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _007_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _008_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _009_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _010_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _011_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _012_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _013_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _014_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _015_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _016_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _017_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [2:0] _018_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _019_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [19:0] _020_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [5:0] _021_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _022_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _023_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _024_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [31:0] _025_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [1:0] _026_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [8:0] _027_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [18:0] _028_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire _029_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [7:0] _030_;
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  wire [31:0] _031_;
  (* src = "src/toplevel_uart.sv:27.16-27.28" *)
  wire [35:0] _032_;
  (* src = "src/toplevel_uart.sv:35.16-35.41" *)
  wire [18:0] _033_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _034_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _035_;
  (* src = "src/toplevel_uart.sv:412.14-412.14" *)
  wire [18:0] _036_;
  (* src = "src/toplevel_uart.sv:28.16-28.27" *)
  wire [19:0] _037_;
  (* src = "src/toplevel_uart.sv:29.16-29.25" *)
  wire [5:0] _038_;
  (* src = "src/toplevel_uart.sv:210.17-210.28" *)
  wire [18:0] _039_;
  (* src = "src/toplevel_uart.sv:246.35-246.52" *)
  wire [31:0] _040_;
  (* src = "src/toplevel_uart.sv:228.13-228.36" *)
  wire _041_;
  (* src = "src/toplevel_uart.sv:270.17-270.38" *)
  wire _042_;
  (* src = "src/toplevel_uart.sv:377.9-377.19" *)
  wire _043_;
  (* src = "src/toplevel_uart.sv:240.13-240.47" *)
  wire _044_;
  (* src = "src/toplevel_uart.sv:245.15-245.34" *)
  wire _045_;
  (* src = "src/toplevel_uart.sv:261.17-261.49" *)
  wire _046_;
  wire _047_;
  wire [18:0] _048_;
  wire _049_;
  wire [18:0] _050_;
  wire _051_;
  wire [18:0] _052_;
  wire _053_;
  wire [18:0] _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire [18:0] _095_;
  wire _096_;
  wire [18:0] _097_;
  wire _098_;
  wire [18:0] _099_;
  wire _100_;
  wire [18:0] _101_;
  wire _102_;
  wire [18:0] _103_;
  wire _104_;
  wire [18:0] _105_;
  wire _106_;
  wire [1:0] _107_;
  wire _108_;
  wire [1:0] _109_;
  wire _110_;
  wire _111_;
  wire [8:0] _112_;
  wire _113_;
  wire [8:0] _114_;
  wire _115_;
  wire [8:0] _116_;
  wire _117_;
  wire [8:0] _118_;
  wire _119_;
  wire [8:0] _120_;
  wire _121_;
  wire [25:0] _122_;
  wire _123_;
  wire [25:0] _124_;
  wire _125_;
  wire [25:0] _126_;
  wire _127_;
  wire [25:0] _128_;
  wire _129_;
  wire [25:0] _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire [18:0] _147_;
  wire _148_;
  wire [18:0] _149_;
  wire _150_;
  wire [18:0] _151_;
  wire _152_;
  wire [18:0] _153_;
  wire _154_;
  wire [18:0] _155_;
  wire _156_;
  wire [18:0] _157_;
  wire _158_;
  wire [18:0] _159_;
  wire _160_;
  wire [18:0] _161_;
  wire _162_;
  wire [18:0] _163_;
  wire _164_;
  wire [18:0] _165_;
  wire _166_;
  wire [18:0] _167_;
  wire _168_;
  wire [18:0] _169_;
  wire _170_;
  wire [18:0] _171_;
  wire _172_;
  wire [18:0] _173_;
  wire _174_;
  wire [18:0] _175_;
  wire _176_;
  wire [18:0] _177_;
  wire _178_;
  wire [18:0] _179_;
  wire _180_;
  wire [18:0] _181_;
  wire _182_;
  wire [5:0] _183_;
  wire _184_;
  wire [5:0] _185_;
  wire _186_;
  wire [5:0] _187_;
  wire _188_;
  wire [5:0] _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire [18:0] _197_;
  wire _198_;
  wire [18:0] _199_;
  wire _200_;
  wire [18:0] _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire [4:0] _206_;
  wire _207_;
  wire [4:0] _208_;
  wire _209_;
  wire [4:0] _210_;
  wire _211_;
  wire [4:0] _212_;
  wire _213_;
  wire [4:0] _214_;
  wire _215_;
  wire [4:0] _216_;
  wire _217_;
  wire [4:0] _218_;
  wire _219_;
  wire [4:0] _220_;
  wire _221_;
  wire [5:0] _222_;
  wire _223_;
  wire [5:0] _224_;
  wire _225_;
  wire [5:0] _226_;
  wire _227_;
  wire [5:0] _228_;
  wire _229_;
  wire [5:0] _230_;
  wire _231_;
  wire [5:0] _232_;
  wire _233_;
  wire [5:0] _234_;
  wire _235_;
  wire [5:0] _236_;
  wire _237_;
  wire [5:0] _238_;
  wire _239_;
  wire [5:0] _240_;
  wire _241_;
  wire [7:0] _242_;
  wire _243_;
  wire [7:0] _244_;
  wire _245_;
  wire _246_;
  wire [7:0] _247_;
  wire _248_;
  wire _249_;
  wire [7:0] _250_;
  wire _251_;
  wire [7:0] _252_;
  wire _253_;
  wire _254_;
  wire [31:0] _255_;
  wire _256_;
  wire [31:0] _257_;
  wire _258_;
  wire [31:0] _259_;
  wire _260_;
  wire _261_;
  wire [31:0] _262_;
  wire _263_;
  wire _264_;
  wire [31:0] _265_;
  wire _266_;
  wire [31:0] _267_;
  wire _268_;
  wire _269_;
  wire [31:0] _270_;
  wire _271_;
  wire [31:0] _272_;
  wire _273_;
  wire [31:0] _274_;
  wire _275_;
  wire _276_;
  wire [31:0] _277_;
  wire _278_;
  wire _279_;
  wire [31:0] _280_;
  wire _281_;
  wire _282_;
  wire [31:0] _283_;
  wire _284_;
  wire [31:0] _285_;
  wire _286_;
  wire [31:0] _287_;
  wire _288_;
  wire [2:0] _289_;
  wire _290_;
  wire [2:0] _291_;
  wire _292_;
  wire [2:0] _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  (* src = "src/toplevel_uart.sv:243.29-243.47" *)
  wire [31:0] _300_;
  (* src = "src/toplevel_uart.sv:260.33-260.53" *)
  wire [31:0] _301_;
  (* src = "src/toplevel_uart.sv:273.42-273.62" *)
  wire [31:0] _302_;
  (* src = "src/toplevel_uart.sv:78.16-78.19" *)
  wire [18:0] X_o;
  (* src = "src/toplevel_uart.sv:79.16-79.19" *)
  wire [18:0] Y_o;
  (* src = "src/toplevel_uart.sv:127.16-127.19" *)
  wire [18:0] Z_o;
  (* src = "src/toplevel_uart.sv:20.15-20.19" *)
  wire [7:0] addr;
  (* src = "src/toplevel_uart.sv:27.16-27.24" *)
  reg [35:0] callsign = 36'h000000000;
  (* src = "src/toplevel_uart.sv:35.16-35.24" *)
  reg [18:0] cordic_I = 19'h00135;
  (* src = "src/toplevel_uart.sv:36.16-36.24" *)
  reg [18:0] cordic_Q;
  (* src = "src/toplevel_uart.sv:125.9-125.22" *)
  reg cordic_strb_i;
  (* src = "src/toplevel_uart.sv:126.9-126.22" *)
  wire cordic_strb_o;
  (* src = "src/toplevel_uart.sv:76.16-76.22" *)
  reg [18:0] cosine;
  (* src = "src/toplevel_uart.sv:66.35-66.48" *)
  reg [25:0] cycle_counter;
  (* src = "src/toplevel_uart.sv:21.16-21.20" *)
  wire [15:0] data;
  (* src = "src/toplevel_uart.sv:152.18-152.34" *)
  wire dmod_cos_data_rd;
  (* src = "src/toplevel_uart.sv:167.18-167.34" *)
  wire dmod_sin_data_rd;
  (* src = "src/toplevel_uart.sv:145.16-145.30" *)
  wire [18:0] dsmod_cos_data;
  (* src = "src/toplevel_uart.sv:144.16-144.33" *)
  wire [18:0] dsmod_cos_data_rd;
  (* src = "src/toplevel_uart.sv:146.16-146.29" *)
  reg [18:0] dsmod_cos_reg;
  (* src = "src/toplevel_uart.sv:143.9-143.18" *)
  reg dsmod_ena;
  (* src = "src/toplevel_uart.sv:142.9-142.24" *)
  reg dsmod_from_regs;
  (* src = "src/toplevel_uart.sv:160.16-160.30" *)
  wire [18:0] dsmod_sin_data;
  (* src = "src/toplevel_uart.sv:159.16-159.33" *)
  wire [18:0] dsmod_sin_data_rd;
  (* src = "src/toplevel_uart.sv:161.16-161.29" *)
  reg [18:0] dsmod_sin_reg;
  (* src = "src/toplevel_uart.sv:38.9-38.22" *)
  reg encoder_reset;
  (* src = "src/toplevel_uart.sv:75.16-75.19" *)
  wire [18:0] f_c;
  (* src = "src/toplevel_uart.sv:31.16-31.20" *)
  reg [18:0] f_c0;
  (* src = "src/toplevel_uart.sv:32.16-32.20" *)
  reg [18:0] f_c1;
  (* src = "src/toplevel_uart.sv:33.16-33.20" *)
  reg [18:0] f_c2;
  (* src = "src/toplevel_uart.sv:34.16-34.20" *)
  reg [18:0] f_c3;
  (* src = "src/toplevel_uart.sv:175.15-175.25" *)
  reg [2:0] lo_div_sel;
  (* src = "src/toplevel_uart.sv:174.9-174.18" *)
  reg lo_enable;
  (* src = "src/toplevel_uart.sv:28.16-28.23" *)
  reg [19:0] locator = 20'h00000;
  (* src = "src/toplevel_uart.sv:69.15-69.26" *)
  wire [1:0] next_symbol;
  (* src = "src/toplevel_uart.sv:29.16-29.21" *)
  reg [5:0] power = 6'h00;
  (* src = "src/toplevel_uart.sv:106.10-106.15" *)
  wire ready;
  (* src = "src/toplevel_uart.sv:107.10-107.25" *)
  reg req_next_symbol;
  (* src = "src/toplevel_uart.sv:77.16-77.20" *)
  reg [18:0] sine;
  (* src = "src/toplevel_uart.sv:39.9-39.23" *)
  reg start_encoding;
  (* enum_type = "$enum0" *)
  (* enum_value_00000000000000000000000000000000 = "\\ENCODING" *)
  (* enum_value_00000000000000000000000000000001 = "\\READY" *)
  (* enum_value_00000000000000000000000000000010 = "\\TRANSMIT" *)
  (* enum_value_00000000000000000000000000000011 = "\\FINISH" *)
  (* src = "src/toplevel_uart.sv:200.12-200.17" *)
  (* wiretype = "\\states_t" *)
  reg [31:0] state;
  (* src = "src/toplevel_uart.sv:68.15-68.21" *)
  reg [1:0] symbol;
  (* src = "src/toplevel_uart.sv:67.36-67.50" *)
  reg [8:0] symbol_counter;
  (* src = "src/toplevel_uart.sv:40.17-40.24" *)
  wire [323:0] symbols;
  (* src = "src/toplevel_uart.sv:116.21-116.34" *)
  wire symbols_valid;
  (* src = "src/toplevel_uart.sv:74.16-74.21" *)
  reg [18:0] theta;
  (* src = "src/toplevel_uart.sv:81.15-81.35" *)
  reg transmission_reset_n;
  (* src = "src/toplevel_uart.sv:203.15-203.31" *)
  reg [7:0] transmit_counter;
  (* enum_type = "$enum1" *)
  (* enum_value_00000000000000000000000000000000 = "\\CORDIC_ONLY" *)
  (* enum_value_00000000000000000000000000000001 = "\\DSMOD_ONLY" *)
  (* enum_value_00000000000000000000000000000010 = "\\DSMOD_CORDIC" *)
  (* src = "src/toplevel_uart.sv:201.20-201.34" *)
  (* wiretype = "\\transmit_state_t" *)
  reg [31:0] transmit_state;
  (* src = "src/toplevel_uart.sv:23.9-23.19" *)
  wire uart_valid;
  assign _039_ = theta + (* src = "src/toplevel_uart.sv:210.17-210.28" *) f_c;
  assign _040_ = cycle_counter + (* src = "src/toplevel_uart.sv:246.35-246.52" *) 32'd1;
  assign _042_ = ! (* src = "src/toplevel_uart.sv:270.17-270.38" *) transmit_counter;
  assign _043_ = ~ (* src = "src/toplevel_uart.sv:377.9-377.19" *) reset;
  assign _044_ = cycle_counter >= (* src = "src/toplevel_uart.sv:240.13-240.47" *) 32'd38248000;
  assign _045_ = symbol_counter <= (* src = "src/toplevel_uart.sv:245.15-245.34" *) 32'd1;
  assign _046_ = transmit_counter <= (* src = "src/toplevel_uart.sv:261.17-261.49" *) 32'd20;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    callsign <= { _240_, _236_, _232_, _228_, _189_, _224_ };
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    locator <= { _220_, _216_, _208_, _212_ };
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    power <= _185_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    f_c0 <= _181_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    f_c1 <= _175_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    f_c2 <= _169_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    f_c3 <= _163_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    cordic_I <= _157_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    cordic_Q <= _151_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    encoder_reset <= _145_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    start_encoding <= _137_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    cycle_counter <= _130_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    symbol_counter <= _120_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    symbol <= _109_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    theta <= _105_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    cosine <= _097_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    sine <= _095_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    transmission_reset_n <= _195_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    req_next_symbol <= _089_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    cordic_strb_i <= _082_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    dsmod_from_regs <= _074_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    dsmod_ena <= _067_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    dsmod_cos_reg <= _054_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    dsmod_sin_reg <= _050_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    lo_enable <= _299_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    lo_div_sel <= _293_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    state <= _287_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    transmit_state <= _265_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/toplevel_uart.sv:205.3-410.6" *)
  always @(posedge clk)
    transmit_counter <= _250_;
  assign _047_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _048_ = _049_ ? (* src = "src/toplevel_uart.sv:321.12-321.12|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : dsmod_sin_reg;
  assign _049_ = addr == (* src = "src/toplevel_uart.sv:321.12-321.12|src/toplevel_uart.sv:286.7-368.14" *) 8'h09;
  assign _050_ = _051_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _048_ : dsmod_sin_reg;
  assign _052_ = _053_ ? (* src = "src/toplevel_uart.sv:315.34-315.34|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : dsmod_cos_reg;
  assign _053_ = addr == (* src = "src/toplevel_uart.sv:315.34-315.34|src/toplevel_uart.sv:286.7-368.14" *) 8'h08;
  assign _054_ = _055_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _052_ : dsmod_cos_reg;
  function [0:0] _346_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:277.10-277.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _346_ = b[0:0];
      2'b1?:
        _346_ = b[1:1];
      default:
        _346_ = a;
    endcase
  endfunction
  assign _056_ = _346_(dsmod_ena, { _060_, 1'h0 }, { _062_, _057_ });
  assign _057_ = state == (* src = "src/toplevel_uart.sv:277.10-277.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd3;
  assign _058_ = _059_ ? (* src = "src/toplevel_uart.sv:251.17-251.30|src/toplevel_uart.sv:251.13-256.16" *) 1'h1 : dsmod_ena;
  assign _060_ = _061_ ? (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) _058_ : dsmod_ena;
  assign _061_ = ! (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) transmit_state;
  assign _062_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _063_ = _064_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 1'h0 : _056_;
  assign _064_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _065_ = _066_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _063_ : _056_;
  assign _067_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _065_ : 1'h0;
  function [0:0] _356_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:315.34-315.34|src/toplevel_uart.sv:286.7-368.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _356_ = b[0:0];
      2'b1?:
        _356_ = b[1:1];
      default:
        _356_ = a;
    endcase
  endfunction
  assign _069_ = _356_(dsmod_from_regs, { 1'h0, data[10] }, { _071_, _070_ });
  assign _070_ = addr == (* src = "src/toplevel_uart.sv:315.34-315.34|src/toplevel_uart.sv:286.7-368.14" *) 8'h08;
  assign _071_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _072_ = _073_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _069_ : dsmod_from_regs;
  assign _074_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _072_ : 1'h0;
  function [0:0] _361_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _361_ = b[0:0];
      3'b?1?:
        _361_ = b[1:1];
      3'b1??:
        _361_ = b[2:2];
      default:
        _361_ = a;
    endcase
  endfunction
  assign _076_ = _361_(cordic_strb_i, { 1'h0, _078_, 1'h0 }, { _081_, _080_, _077_ });
  assign _077_ = transmit_state == (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd2;
  assign _078_ = _079_ ? (* src = "src/toplevel_uart.sv:261.17-261.49|src/toplevel_uart.sv:261.13-264.16" *) 1'h1 : cordic_strb_i;
  assign _080_ = transmit_state == (* src = "src/toplevel_uart.sv:257.14-257.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd1;
  assign _081_ = ! (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) transmit_state;
  function [0:0] _366_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _366_ = b[0:0];
      2'b1?:
        _366_ = b[1:1];
      default:
        _366_ = a;
    endcase
  endfunction
  assign _082_ = _366_(cordic_strb_i, { _084_, _076_ }, { _086_, _083_ });
  assign _083_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _084_ = _085_ ? (* src = "src/toplevel_uart.sv:228.13-228.36|src/toplevel_uart.sv:228.9-233.12" *) 1'h1 : cordic_strb_i;
  assign _086_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  assign _087_ = _088_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:240.13-240.47|src/toplevel_uart.sv:240.9-246.53" *) 1'h1 : req_next_symbol;
  function [0:0] _371_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _371_ = b[0:0];
      3'b?1?:
        _371_ = b[1:1];
      3'b1??:
        _371_ = b[2:2];
      default:
        _371_ = a;
    endcase
  endfunction
  assign _089_ = _371_(req_next_symbol, { _092_, 1'h0, _087_ }, { _094_, _091_, _090_ });
  assign _090_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _091_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  assign _092_ = _093_ ? (* src = "src/toplevel_uart.sv:218.13-218.18|src/toplevel_uart.sv:218.9-221.15" *) 1'h1 : req_next_symbol;
  assign _094_ = ! (* src = "src/toplevel_uart.sv:215.17-215.17|src/toplevel_uart.sv:215.5-283.12" *) state;
  assign _095_ = _096_ ? (* src = "src/toplevel_uart.sv:209.9-209.22|src/toplevel_uart.sv:209.5-213.8" *) Y_o : sine;
  assign _097_ = _098_ ? (* src = "src/toplevel_uart.sv:209.9-209.22|src/toplevel_uart.sv:209.5-213.8" *) X_o : cosine;
  assign _099_ = _100_ ? (* src = "src/toplevel_uart.sv:209.9-209.22|src/toplevel_uart.sv:209.5-213.8" *) _039_ : theta;
  assign _101_ = _102_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 19'h00000 : _099_;
  assign _102_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _103_ = _104_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _101_ : _099_;
  assign _105_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _103_ : 19'h00000;
  assign _107_ = _108_ ? (* src = "src/toplevel_uart.sv:237.13-237.26|src/toplevel_uart.sv:237.9-238.33" *) next_symbol : symbol;
  function [1:0] _384_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _384_ = b[1:0];
      2'b1?:
        _384_ = b[3:2];
      default:
        _384_ = a;
    endcase
  endfunction
  assign _109_ = _384_(symbol, { next_symbol, _107_ }, { _111_, _110_ });
  assign _110_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _111_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  assign _112_ = _113_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:240.13-240.47|src/toplevel_uart.sv:240.9-246.53" *) _300_[8:0] : symbol_counter;
  assign _114_ = _115_ ? (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) _112_ : symbol_counter;
  assign _115_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _116_ = _117_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 9'h143 : _114_;
  assign _117_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _118_ = _119_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _116_ : _114_;
  assign _120_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _118_ : 9'h143;
  assign _122_ = _123_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:240.13-240.47|src/toplevel_uart.sv:240.9-246.53" *) 26'h0000000 : _040_[25:0];
  assign _124_ = _125_ ? (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) _122_ : cycle_counter;
  assign _125_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _126_ = _127_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 26'h0000000 : _124_;
  assign _127_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _128_ = _129_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _126_ : _124_;
  assign _130_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _128_ : 26'h0000000;
  function [0:0] _401_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:302.12-302.12|src/toplevel_uart.sv:286.7-368.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _401_ = b[0:0];
      2'b1?:
        _401_ = b[1:1];
      default:
        _401_ = a;
    endcase
  endfunction
  assign _132_ = _401_(start_encoding, 2'h1, { _134_, _133_ });
  assign _133_ = addr == (* src = "src/toplevel_uart.sv:302.12-302.12|src/toplevel_uart.sv:286.7-368.14" *) 8'h01;
  assign _134_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _135_ = _136_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _132_ : start_encoding;
  assign _137_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _135_ : 1'h0;
  assign _139_ = _140_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 1'h0 : encoder_reset;
  assign _140_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _141_ = _142_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _139_ : encoder_reset;
  assign _143_ = _144_ ? (* src = "src/toplevel_uart.sv:372.9-372.23|src/toplevel_uart.sv:372.5-374.8" *) 1'h1 : _141_;
  assign _145_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _143_ : 1'h0;
  assign _147_ = _148_ ? (* src = "src/toplevel_uart.sv:314.34-314.34|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : cordic_Q;
  assign _148_ = addr == (* src = "src/toplevel_uart.sv:314.34-314.34|src/toplevel_uart.sv:286.7-368.14" *) 8'h07;
  assign _149_ = _150_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _147_ : cordic_Q;
  assign _151_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _149_ : 19'h00000;
  assign _153_ = _154_ ? (* src = "src/toplevel_uart.sv:311.30-311.30|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : cordic_I;
  assign _154_ = addr == (* src = "src/toplevel_uart.sv:311.30-311.30|src/toplevel_uart.sv:286.7-368.14" *) 8'h06;
  assign _155_ = _156_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _153_ : cordic_I;
  assign _157_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _155_ : 19'h4d535;
  assign _159_ = _160_ ? (* src = "src/toplevel_uart.sv:310.30-310.30|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : f_c3;
  assign _160_ = addr == (* src = "src/toplevel_uart.sv:310.30-310.30|src/toplevel_uart.sv:286.7-368.14" *) 8'h05;
  assign _161_ = _162_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _159_ : f_c3;
  assign _163_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _161_ : 19'h1c070;
  assign _165_ = _166_ ? (* src = "src/toplevel_uart.sv:309.30-309.30|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : f_c2;
  assign _166_ = addr == (* src = "src/toplevel_uart.sv:309.30-309.30|src/toplevel_uart.sv:286.7-368.14" *) 8'h04;
  assign _167_ = _168_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _165_ : f_c2;
  assign _169_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _167_ : 19'h0e83a;
  assign _171_ = _172_ ? (* src = "src/toplevel_uart.sv:308.30-308.30|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : f_c1;
  assign _172_ = addr == (* src = "src/toplevel_uart.sv:308.30-308.30|src/toplevel_uart.sv:286.7-368.14" *) 8'h03;
  assign _173_ = _174_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _171_ : f_c1;
  assign _175_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _173_ : 19'h0b4b2;
  assign _177_ = _178_ ? (* src = "src/toplevel_uart.sv:305.32-305.32|src/toplevel_uart.sv:286.7-368.14" *) { 9'h000, data[9:0] } : f_c0;
  assign _178_ = addr == (* src = "src/toplevel_uart.sv:305.32-305.32|src/toplevel_uart.sv:286.7-368.14" *) 8'h02;
  assign _179_ = _180_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _177_ : f_c0;
  assign _181_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _179_ : 19'h0b4b1;
  assign _183_ = _184_ ? (* src = "src/toplevel_uart.sv:340.39-340.39|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : power;
  assign _184_ = addr == (* src = "src/toplevel_uart.sv:340.39-340.39|src/toplevel_uart.sv:286.7-368.14" *) 8'h14;
  assign _185_ = _186_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _183_ : power;
  assign _187_ = _188_ ? (* src = "src/toplevel_uart.sv:332.42-332.42|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[11:6];
  assign _188_ = addr == (* src = "src/toplevel_uart.sv:332.42-332.42|src/toplevel_uart.sv:286.7-368.14" *) 8'h0e;
  assign _189_ = _190_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _187_ : callsign[11:6];
  assign _191_ = _192_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 1'h0 : 1'h1;
  assign _192_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _193_ = _194_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _191_ : 1'h1;
  assign _195_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _193_ : 1'h0;
  assign _197_ = _198_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:424.9-424.24|src/toplevel_uart.sv:424.5-427.8" *) dsmod_sin_reg : sine;
  assign _199_ = _200_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:424.9-424.24|src/toplevel_uart.sv:424.5-427.8" *) dsmod_cos_reg : cosine;
  function [18:0] _447_;
    input [18:0] a;
    input [75:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/toplevel_uart.sv:416.25-416.25|src/toplevel_uart.sv:413.5-420.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _447_ = b[18:0];
      4'b??1?:
        _447_ = b[37:19];
      4'b?1??:
        _447_ = b[56:38];
      4'b1???:
        _447_ = b[75:57];
      default:
        _447_ = a;
    endcase
  endfunction
  assign _201_ = _447_(19'hxxxxx, { f_c0, f_c1, f_c2, f_c3 }, { _205_, _204_, _203_, _202_ });
  assign _202_ = symbol == (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:416.25-416.25|src/toplevel_uart.sv:413.5-420.12" *) 2'h3;
  assign _203_ = symbol == (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:415.25-415.25|src/toplevel_uart.sv:413.5-420.12" *) 2'h2;
  assign _204_ = symbol == (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:414.25-414.25|src/toplevel_uart.sv:413.5-420.12" *) 2'h1;
  assign _205_ = ! (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:413.18-413.18|src/toplevel_uart.sv:413.5-420.12" *) symbol;
  assign _206_ = _207_ ? (* src = "src/toplevel_uart.sv:338.41-338.41|src/toplevel_uart.sv:286.7-368.14" *) data[4:0] : locator[9:5];
  assign _207_ = addr == (* src = "src/toplevel_uart.sv:338.41-338.41|src/toplevel_uart.sv:286.7-368.14" *) 8'h12;
  assign _208_ = _209_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _206_ : locator[9:5];
  assign _210_ = _211_ ? (* src = "src/toplevel_uart.sv:339.39-339.39|src/toplevel_uart.sv:286.7-368.14" *) data[4:0] : locator[4:0];
  assign _211_ = addr == (* src = "src/toplevel_uart.sv:339.39-339.39|src/toplevel_uart.sv:286.7-368.14" *) 8'h13;
  assign _212_ = _213_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _210_ : locator[4:0];
  assign _214_ = _215_ ? (* src = "src/toplevel_uart.sv:337.41-337.41|src/toplevel_uart.sv:286.7-368.14" *) data[4:0] : locator[14:10];
  assign _215_ = addr == (* src = "src/toplevel_uart.sv:337.41-337.41|src/toplevel_uart.sv:286.7-368.14" *) 8'h11;
  assign _216_ = _217_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _214_ : locator[14:10];
  assign _218_ = _219_ ? (* src = "src/toplevel_uart.sv:334.40-334.40|src/toplevel_uart.sv:286.7-368.14" *) data[4:0] : locator[19:15];
  assign _219_ = addr == (* src = "src/toplevel_uart.sv:334.40-334.40|src/toplevel_uart.sv:286.7-368.14" *) 8'h10;
  assign _220_ = _221_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _218_ : locator[19:15];
  assign _222_ = _223_ ? (* src = "src/toplevel_uart.sv:333.41-333.41|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[5:0];
  assign _223_ = addr == (* src = "src/toplevel_uart.sv:333.41-333.41|src/toplevel_uart.sv:286.7-368.14" *) 8'h0f;
  assign _224_ = _225_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _222_ : callsign[5:0];
  assign _226_ = _227_ ? (* src = "src/toplevel_uart.sv:331.42-331.42|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[17:12];
  assign _227_ = addr == (* src = "src/toplevel_uart.sv:331.42-331.42|src/toplevel_uart.sv:286.7-368.14" *) 8'h0d;
  assign _228_ = _229_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _226_ : callsign[17:12];
  assign _230_ = _231_ ? (* src = "src/toplevel_uart.sv:330.42-330.42|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[23:18];
  assign _231_ = addr == (* src = "src/toplevel_uart.sv:330.42-330.42|src/toplevel_uart.sv:286.7-368.14" *) 8'h0c;
  assign _232_ = _233_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _230_ : callsign[23:18];
  assign _234_ = _235_ ? (* src = "src/toplevel_uart.sv:329.42-329.42|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[29:24];
  assign _235_ = addr == (* src = "src/toplevel_uart.sv:329.42-329.42|src/toplevel_uart.sv:286.7-368.14" *) 8'h0b;
  assign _236_ = _237_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _234_ : callsign[29:24];
  assign _238_ = _239_ ? (* src = "src/toplevel_uart.sv:325.12-325.12|src/toplevel_uart.sv:286.7-368.14" *) data[5:0] : callsign[35:30];
  assign _239_ = addr == (* src = "src/toplevel_uart.sv:325.12-325.12|src/toplevel_uart.sv:286.7-368.14" *) 8'h0a;
  assign _240_ = _241_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _238_ : callsign[35:30];
  assign _242_ = _243_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:270.17-270.38|src/toplevel_uart.sv:270.13-273.63" *) 8'h7f : _302_[7:0];
  function [7:0] _480_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _480_ = b[7:0];
      3'b?1?:
        _480_ = b[15:8];
      3'b1??:
        _480_ = b[23:16];
      default:
        _480_ = a;
    endcase
  endfunction
  assign _244_ = _480_(transmit_counter, { _247_, _301_[7:0], _242_ }, { _249_, _246_, _245_ });
  assign _245_ = transmit_state == (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd2;
  assign _246_ = transmit_state == (* src = "src/toplevel_uart.sv:257.14-257.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd1;
  assign _247_ = _248_ ? (* src = "src/toplevel_uart.sv:251.17-251.30|src/toplevel_uart.sv:251.13-256.16" *) 8'h7f : transmit_counter;
  assign _249_ = ! (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) transmit_state;
  function [7:0] _485_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _485_ = b[7:0];
      2'b1?:
        _485_ = b[15:8];
      default:
        _485_ = a;
    endcase
  endfunction
  assign _250_ = _485_(transmit_counter, { _252_, _244_ }, { _254_, _251_ });
  assign _251_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _252_ = _253_ ? (* src = "src/toplevel_uart.sv:228.13-228.36|src/toplevel_uart.sv:228.9-233.12" *) 8'h7f : transmit_counter;
  assign _254_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  assign _255_ = _256_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:270.17-270.38|src/toplevel_uart.sv:270.13-273.63" *) 32'd1 : transmit_state;
  function [31:0] _490_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _490_ = b[31:0];
      3'b?1?:
        _490_ = b[63:32];
      3'b1??:
        _490_ = b[95:64];
      default:
        _490_ = a;
    endcase
  endfunction
  assign _257_ = _490_(transmit_state, { _262_, _259_, _255_ }, { _264_, _261_, _258_ });
  assign _258_ = transmit_state == (* src = "src/toplevel_uart.sv:265.14-265.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd2;
  assign _259_ = _260_ ? (* src = "src/toplevel_uart.sv:261.17-261.49|src/toplevel_uart.sv:261.13-264.16" *) 32'd2 : transmit_state;
  assign _261_ = transmit_state == (* src = "src/toplevel_uart.sv:257.14-257.14|src/toplevel_uart.sv:248.9-275.16" *) 32'd1;
  assign _262_ = _263_ ? (* src = "src/toplevel_uart.sv:251.17-251.30|src/toplevel_uart.sv:251.13-256.16" *) 32'd1 : transmit_state;
  assign _264_ = ! (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) transmit_state;
  function [31:0] _496_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _496_ = b[31:0];
      2'b1?:
        _496_ = b[63:32];
      default:
        _496_ = a;
    endcase
  endfunction
  assign _265_ = _496_(transmit_state, { _267_, _257_ }, { _269_, _266_ });
  assign _266_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _267_ = _268_ ? (* src = "src/toplevel_uart.sv:228.13-228.36|src/toplevel_uart.sv:228.9-233.12" *) 32'd0 : transmit_state;
  assign _269_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  function [31:0] _500_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* src = "src/toplevel_uart.sv:277.10-277.10|src/toplevel_uart.sv:215.5-283.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _500_ = b[31:0];
      4'b??1?:
        _500_ = b[63:32];
      4'b?1??:
        _500_ = b[95:64];
      4'b1???:
        _500_ = b[127:96];
      default:
        _500_ = a;
    endcase
  endfunction
  assign _270_ = _500_(state, { _280_, _277_, _274_, 32'h00000003 }, { _282_, _279_, _276_, _271_ });
  assign _271_ = state == (* src = "src/toplevel_uart.sv:277.10-277.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd3;
  assign _272_ = _273_ ? (* src = "src/toplevel_uart.sv:245.15-245.34|src/toplevel_uart.sv:245.11-245.52" *) 32'd3 : state;
  assign _274_ = _275_ ? (* full_case = 32'd1 *) (* src = "src/toplevel_uart.sv:240.13-240.47|src/toplevel_uart.sv:240.9-246.53" *) _272_ : state;
  assign _276_ = state == (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd2;
  assign _277_ = _278_ ? (* src = "src/toplevel_uart.sv:228.13-228.36|src/toplevel_uart.sv:228.9-233.12" *) 32'd2 : state;
  assign _279_ = state == (* src = "src/toplevel_uart.sv:222.10-222.10|src/toplevel_uart.sv:215.5-283.12" *) 32'd1;
  assign _280_ = _281_ ? (* src = "src/toplevel_uart.sv:218.13-218.18|src/toplevel_uart.sv:218.9-221.15" *) 32'd1 : state;
  assign _282_ = ! (* src = "src/toplevel_uart.sv:215.17-215.17|src/toplevel_uart.sv:215.5-283.12" *) state;
  assign _283_ = _284_ ? (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) 32'd0 : _270_;
  assign _284_ = ! (* src = "src/toplevel_uart.sv:286.18-286.18|src/toplevel_uart.sv:286.7-368.14" *) addr;
  assign _285_ = _286_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _283_ : _270_;
  assign _287_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _285_ : 32'd0;
  assign _289_ = _290_ ? (* src = "src/toplevel_uart.sv:321.12-321.12|src/toplevel_uart.sv:286.7-368.14" *) data[12:10] : lo_div_sel;
  assign _290_ = addr == (* src = "src/toplevel_uart.sv:321.12-321.12|src/toplevel_uart.sv:286.7-368.14" *) 8'h09;
  assign _291_ = _292_ ? (* src = "src/toplevel_uart.sv:285.9-285.19|src/toplevel_uart.sv:285.5-369.8" *) _289_ : lo_div_sel;
  assign _293_ = reset ? (* src = "src/toplevel_uart.sv:377.9-377.19|src/toplevel_uart.sv:377.5-409.8" *) _291_ : 3'h0;
  assign _295_ = _296_ ? (* src = "src/toplevel_uart.sv:251.17-251.30|src/toplevel_uart.sv:251.13-256.16" *) 1'h1 : lo_enable;
  assign _297_ = _298_ ? (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) _295_ : lo_enable;
  assign _298_ = ! (* src = "src/toplevel_uart.sv:248.30-248.30|src/toplevel_uart.sv:248.9-275.16" *) transmit_state;
  assign _299_ = _047_ ? (* src = "src/toplevel_uart.sv:234.10-234.10|src/toplevel_uart.sv:215.5-283.12" *) _297_ : lo_enable;
  assign _300_ = symbol_counter - (* src = "src/toplevel_uart.sv:243.29-243.47" *) 32'd2;
  assign _301_ = transmit_counter - (* src = "src/toplevel_uart.sv:260.33-260.53" *) 32'd1;
  assign _302_ = transmit_counter - (* src = "src/toplevel_uart.sv:273.42-273.62" *) 32'd1;
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:129.20-140.4" *)
  cordic_iterative cordic (
    .X_i(cordic_I),
    .X_o(X_o),
    .Y_i(cordic_Q),
    .Y_o(Y_o),
    .Z_i(theta),
    .Z_o(Z_o),
    .clk_i(clk),
    .rstn_i(transmission_reset_n),
    .strb_data_valid_i(cordic_strb_i),
    .strb_data_valid_o(cordic_strb_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:147.9-157.4" *)
  dsmod dsmod_cos (
    .i_clk(clk),
    .i_data(dsmod_cos_data),
    .i_ena_mod(dsmod_ena),
    .i_mode(1'h0),
    .i_osr(2'h2),
    .i_rst_n(transmission_reset_n),
    .o_data_rd(dmod_cos_data_rd),
    .o_ds(cos_ds),
    .o_ds_n(cos_ds_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:162.9-172.4" *)
  dsmod dsmod_sin (
    .i_clk(clk),
    .i_data(dsmod_sin_data),
    .i_ena_mod(dsmod_ena),
    .i_mode(1'h0),
    .i_osr(2'h2),
    .i_rst_n(transmission_reset_n),
    .o_data_rd(dmod_sin_data_rd),
    .o_ds(sin_ds),
    .o_ds_n(sin_ds_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:108.16-118.4" *)
  wspr_encoder encoder (
    .callsign_in(callsign),
    .clk(clk),
    .locator_in(locator),
    .power_in(power),
    .ready(ready),
    .req_next_symbol(req_next_symbol),
    .reset_n(encoder_reset),
    .symbol_out(next_symbol),
    .symbol_valid(symbols_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:176.10-185.4" *)
  lo_gen lo_gen (
    .i_clk(clk),
    .i_div_sel(lo_div_sel),
    .i_enable(lo_enable),
    .i_rst_n(transmission_reset_n),
    .o_lo_i(lo_i),
    .o_lo_ix(lo_ix),
    .o_lo_q(lo_q),
    .o_lo_qx(lo_qx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/toplevel_uart.sv:83.16-90.4" *)
  uart_wrapper uart_wrapper (
    .addr(addr),
    .clk(clk),
    .data(data),
    .reset_n(reset),
    .rx(rx),
    .valid(uart_valid)
  );
  assign encoding_valid = ready;
  assign _033_ = 19'h00135;
  assign _038_ = 6'h00;
  assign _037_ = 20'h00000;
  assign _032_ = 36'h000000000;
  assign _010_ = _035_;
  assign _006_ = _034_;
  assign _017_ = _036_;
  assign _198_ = dsmod_from_regs;
  assign _035_ = _197_;
  assign _200_ = dsmod_from_regs;
  assign _034_ = _199_;
  assign _036_ = _201_;
  assign _209_ = uart_valid;
  assign _020_[9:5] = _208_;
  assign _213_ = uart_valid;
  assign _020_[4:0] = _212_;
  assign _217_ = uart_valid;
  assign _020_[14:10] = _216_;
  assign _221_ = uart_valid;
  assign _020_[19:15] = _220_;
  assign _225_ = uart_valid;
  assign _000_[5:0] = _224_;
  assign _229_ = uart_valid;
  assign _000_[17:12] = _228_;
  assign _233_ = uart_valid;
  assign _000_[23:18] = _232_;
  assign _237_ = uart_valid;
  assign _000_[29:24] = _236_;
  assign _241_ = uart_valid;
  assign _000_[35:30] = _240_;
  assign _243_ = _042_;
  assign _248_ = cordic_strb_o;
  assign _253_ = _041_;
  assign _030_ = _250_;
  assign _256_ = _042_;
  assign _260_ = _046_;
  assign _263_ = cordic_strb_o;
  assign _268_ = _041_;
  assign _031_ = _265_;
  assign _273_ = _045_;
  assign _275_ = _044_;
  assign _278_ = _041_;
  assign _281_ = ready;
  assign _286_ = uart_valid;
  assign _288_ = _043_;
  assign _025_ = _287_;
  assign _292_ = uart_valid;
  assign _294_ = _043_;
  assign _018_ = _293_;
  assign _296_ = cordic_strb_o;
  assign _019_ = _299_;
  assign _051_ = uart_valid;
  assign _011_ = _050_;
  assign _055_ = uart_valid;
  assign _007_ = _054_;
  assign _059_ = cordic_strb_o;
  assign _066_ = uart_valid;
  assign _068_ = _043_;
  assign _008_ = _067_;
  assign _073_ = uart_valid;
  assign _075_ = _043_;
  assign _009_ = _074_;
  assign _079_ = _046_;
  assign _085_ = _041_;
  assign _003_ = _082_;
  assign _088_ = _044_;
  assign _093_ = ready;
  assign _022_ = _089_;
  assign _096_ = cordic_strb_o;
  assign _023_ = _095_;
  assign _098_ = cordic_strb_o;
  assign _004_ = _097_;
  assign _100_ = cordic_strb_o;
  assign _104_ = uart_valid;
  assign _106_ = _043_;
  assign _028_ = _105_;
  assign _108_ = symbols_valid;
  assign _026_ = _109_;
  assign _113_ = _044_;
  assign _119_ = uart_valid;
  assign _121_ = _043_;
  assign _027_ = _120_;
  assign _123_ = _044_;
  assign _129_ = uart_valid;
  assign _131_ = _043_;
  assign _005_ = _130_;
  assign _136_ = uart_valid;
  assign _138_ = _043_;
  assign _024_ = _137_;
  assign _142_ = uart_valid;
  assign _144_ = start_encoding;
  assign _146_ = _043_;
  assign _012_ = _145_;
  assign _150_ = uart_valid;
  assign _152_ = _043_;
  assign _002_ = _151_;
  assign _156_ = uart_valid;
  assign _158_ = _043_;
  assign _001_ = _157_;
  assign _162_ = uart_valid;
  assign _164_ = _043_;
  assign _016_ = _163_;
  assign _168_ = uart_valid;
  assign _170_ = _043_;
  assign _015_ = _169_;
  assign _174_ = uart_valid;
  assign _176_ = _043_;
  assign _014_ = _175_;
  assign _180_ = uart_valid;
  assign _182_ = _043_;
  assign _013_ = _181_;
  assign _186_ = uart_valid;
  assign _021_ = _185_;
  assign _190_ = uart_valid;
  assign _000_[11:6] = _189_;
  assign _194_ = uart_valid;
  assign _196_ = _043_;
  assign _029_ = _195_;
  assign f_c = _201_;
  assign dsmod_cos_data = _199_;
  assign dsmod_sin_data = _197_;
  assign _041_ = start_transmission;
endmodule

(* dynports =  1  *)
(* hdlname = "uart_rx" *)
(* src = "src/uart.v:14.1-133.10" *)
module uart_rx(i_Clock, i_Rx_Serial, o_Rx_DV, o_Rx_Byte);
  (* src = "src/uart.v:15.18-15.25" *)
  input i_Clock;
  wire i_Clock;
  (* src = "src/uart.v:16.18-16.29" *)
  input i_Rx_Serial;
  wire i_Rx_Serial;
  (* src = "src/uart.v:17.18-17.25" *)
  output o_Rx_DV;
  wire o_Rx_DV;
  (* src = "src/uart.v:18.18-18.27" *)
  output [7:0] o_Rx_Byte;
  wire [7:0] o_Rx_Byte;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [5:0] _000_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [7:0] _001_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [5:0] _002_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [8:0] _003_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [7:0] _004_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire _005_;
  (* src = "src/uart.v:49.3-52.6" *)
  wire _006_;
  (* src = "src/uart.v:49.3-52.6" *)
  wire _007_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [2:0] _008_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [5:0] _009_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [7:0] _010_;
  (* src = "src/uart.v:41.13-41.28" *)
  wire [5:0] _011_;
  (* src = "src/uart.v:39.31-39.48" *)
  wire [8:0] _012_;
  (* src = "src/uart.v:42.13-42.26" *)
  wire [7:0] _013_;
  (* src = "src/uart.v:43.13-43.24" *)
  wire _014_;
  (* src = "src/uart.v:36.13-36.29" *)
  wire _015_;
  (* src = "src/uart.v:35.13-35.31" *)
  wire _016_;
  (* src = "src/uart.v:44.13-44.26" *)
  wire [2:0] _017_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [5:0] _018_;
  (* src = "src/uart.v:56.3-128.6" *)
  wire [7:0] _019_;
  (* src = "src/uart.v:108.28-108.45" *)
  wire [31:0] _020_;
  (* src = "src/uart.v:77.28-77.45" *)
  wire [31:0] _021_;
  (* src = "src/uart.v:86.28-86.45" *)
  wire [31:0] _022_;
  (* src = "src/uart.v:94.28-94.43" *)
  wire [31:0] _023_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [7:0] _024_;
  (* nosync = 32'd1 *)
  (* src = "src/uart.v:90.11-90.46" *)
  reg [5:0] _025_;
  (* src = "src/uart.v:64.13-64.30" *)
  wire _026_;
  (* src = "src/uart.v:71.13-71.52" *)
  wire _027_;
  (* src = "src/uart.v:72.15-72.32" *)
  wire _028_;
  (* nosync = 32'd1 *)
  (* src = "src/uart.v:90.11-90.20" *)
  reg [7:0] _029_;
  (* src = "src/uart.v:107.13-107.45" *)
  wire _030_;
  (* src = "src/uart.v:85.13-85.45" *)
  wire _031_;
  (* src = "src/uart.v:93.15-93.30" *)
  wire _032_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [6:0] _033_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [6:0] _034_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [7:0] _035_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [7:0] _036_;
  wire [7:0] _037_;
  wire _038_;
  wire [7:0] _039_;
  wire _040_;
  wire [5:0] _041_;
  wire _042_;
  wire [5:0] _043_;
  wire _044_;
  wire [2:0] _045_;
  wire _046_;
  wire [2:0] _047_;
  wire _048_;
  wire [2:0] _049_;
  wire _050_;
  wire [2:0] _051_;
  wire _052_;
  wire _053_;
  wire [2:0] _054_;
  wire _055_;
  wire [2:0] _056_;
  wire _057_;
  wire _058_;
  wire [2:0] _059_;
  wire _060_;
  wire _061_;
  wire [7:0] _062_;
  wire _063_;
  wire [5:0] _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire [5:0] _072_;
  wire _073_;
  wire [5:0] _074_;
  wire _075_;
  wire [5:0] _076_;
  wire _077_;
  wire _078_;
  wire [8:0] _079_;
  wire _080_;
  wire [8:0] _081_;
  wire _082_;
  wire [8:0] _083_;
  wire _084_;
  wire _085_;
  wire [8:0] _086_;
  wire _087_;
  wire [8:0] _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [7:0] _092_;
  (* src = "src/uart.v:90.11-90.46" *)
  wire [7:0] _093_;
  (* src = "src/uart.v:41.13-41.24" *)
  reg [5:0] r_Bit_Index = 6'h00;
  (* src = "src/uart.v:39.31-39.44" *)
  reg [8:0] r_Clock_Count = 9'h000;
  (* src = "src/uart.v:42.13-42.22" *)
  reg [7:0] r_Rx_Byte = 8'h00;
  (* src = "src/uart.v:43.13-43.20" *)
  reg r_Rx_DV = 1'h0;
  (* src = "src/uart.v:36.13-36.22" *)
  reg r_Rx_Data = 1'h1;
  (* src = "src/uart.v:35.13-35.24" *)
  reg r_Rx_Data_R = 1'h1;
  (* src = "src/uart.v:44.13-44.22" *)
  reg [2:0] r_SM_Main = 3'h0;
  assign _020_ = r_Clock_Count + (* src = "src/uart.v:108.28-108.45" *) 32'd1;
  assign _021_ = r_Clock_Count + (* src = "src/uart.v:77.28-77.45" *) 32'd1;
  assign _022_ = r_Clock_Count + (* src = "src/uart.v:86.28-86.45" *) 32'd1;
  assign _023_ = r_Bit_Index + (* src = "src/uart.v:94.28-94.43" *) 32'd1;
  assign _024_ = r_Rx_Byte & (* src = "src/uart.v:90.11-90.46" *) _035_;
  assign _026_ = ~ (* src = "src/uart.v:64.13-64.30" *) r_Rx_Data;
  assign _027_ = r_Clock_Count == (* src = "src/uart.v:71.13-71.52" *) 9'h0f2;
  assign _028_ = ~ (* src = "src/uart.v:72.15-72.32" *) r_Rx_Data;
  assign _030_ = r_Clock_Count < (* src = "src/uart.v:107.13-107.45" *) 32'd485;
  assign _031_ = r_Clock_Count < (* src = "src/uart.v:85.13-85.45" *) 32'd485;
  assign _032_ = r_Bit_Index < (* src = "src/uart.v:93.15-93.30" *) 32'd7;
  assign _033_ = - (* src = "src/uart.v:90.11-90.46" *) $signed({ 1'h0, r_Bit_Index });
  assign _034_ = - (* src = "src/uart.v:90.11-90.46" *) $signed({ 1'h0, r_Bit_Index });
  assign _035_ = ~ (* src = "src/uart.v:90.11-90.46" *) _092_;
  assign _036_ = _024_ | (* src = "src/uart.v:90.11-90.46" *) _093_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    r_Clock_Count <= _081_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    r_Bit_Index <= _076_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    r_Rx_Byte <= _062_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    r_Rx_DV <= _066_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    r_SM_Main <= _047_;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    _025_ <= 6'hxx;
  (* src = "src/uart.v:56.3-128.6" *)
  always @(posedge i_Clock)
    _029_ <= 8'hxx;
  (* src = "src/uart.v:49.3-52.6" *)
  always @(posedge i_Clock)
    r_Rx_Data_R <= i_Rx_Serial;
  (* src = "src/uart.v:49.3-52.6" *)
  always @(posedge i_Clock)
    r_Rx_Data <= r_Rx_Data_R;
  assign _037_ = _038_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:85.13-85.45|src/uart.v:85.9-100.12" *) r_Rx_Byte : _036_;
  assign _039_ = _040_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) _037_ : 8'hxx;
  assign _040_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _041_ = _042_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:85.13-85.45|src/uart.v:85.9-100.12" *) _025_ : r_Bit_Index;
  assign _043_ = _044_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) _041_ : 6'hxx;
  assign _044_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _045_ = _046_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:107.13-107.45|src/uart.v:107.9-114.12" *) 3'h3 : 3'h4;
  function [2:0] _125_;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/uart.v:101.10-101.10|src/uart.v:58.5-127.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _125_ = b[2:0];
      4'b??1?:
        _125_ = b[5:3];
      4'b?1??:
        _125_ = b[8:6];
      4'b1???:
        _125_ = b[11:9];
      default:
        _125_ = a;
    endcase
  endfunction
  assign _047_ = _125_(3'h0, { _059_, _056_, _051_, _045_ }, { _061_, _058_, _053_, _048_ });
  assign _048_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:101.10-101.10|src/uart.v:58.5-127.12" *) 3'h3;
  assign _049_ = _050_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:93.15-93.30|src/uart.v:93.11-99.14" *) 3'h2 : 3'h3;
  assign _051_ = _052_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:85.13-85.45|src/uart.v:85.9-100.12" *) 3'h2 : _049_;
  assign _053_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _054_ = r_Rx_Data ? (* full_case = 32'd1 *) (* src = "src/uart.v:72.15-72.32|src/uart.v:72.11-75.40" *) 3'h0 : 3'h2;
  assign _056_ = _057_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:71.13-71.52|src/uart.v:71.9-79.12" *) _054_ : 3'h1;
  assign _058_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:67.10-67.10|src/uart.v:58.5-127.12" *) 3'h1;
  assign _059_ = r_Rx_Data ? (* full_case = 32'd1 *) (* src = "src/uart.v:64.13-64.30|src/uart.v:64.9-66.34" *) 3'h0 : 3'h1;
  assign _061_ = ! (* full_case = 32'd1 *) (* src = "src/uart.v:58.21-58.21|src/uart.v:58.5-127.12" *) r_SM_Main;
  assign _062_ = _063_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) _019_ : r_Rx_Byte;
  assign _063_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _064_ = _065_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) _018_ : _025_;
  assign _065_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  function [0:0] _139_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/uart.v:115.10-115.10|src/uart.v:58.5-127.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _139_ = b[0:0];
      3'b?1?:
        _139_ = b[1:1];
      3'b1??:
        _139_ = b[2:2];
      default:
        _139_ = a;
    endcase
  endfunction
  assign _066_ = _139_(r_Rx_DV, { 1'h0, _068_, 1'h0 }, { _071_, _070_, _067_ });
  assign _067_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:115.10-115.10|src/uart.v:58.5-127.12" *) 3'h4;
  assign _068_ = _069_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:107.13-107.45|src/uart.v:107.9-114.12" *) r_Rx_DV : 1'h1;
  assign _070_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:101.10-101.10|src/uart.v:58.5-127.12" *) 3'h3;
  assign _071_ = ! (* full_case = 32'd1 *) (* src = "src/uart.v:58.21-58.21|src/uart.v:58.5-127.12" *) r_SM_Main;
  assign _072_ = _073_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:93.15-93.30|src/uart.v:93.11-99.14" *) _023_[5:0] : 6'h00;
  assign _074_ = _075_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:85.13-85.45|src/uart.v:85.9-100.12" *) r_Bit_Index : _072_;
  function [5:0] _146_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _146_ = b[5:0];
      2'b1?:
        _146_ = b[11:6];
      default:
        _146_ = a;
    endcase
  endfunction
  assign _076_ = _146_(r_Bit_Index, { 6'h00, _074_ }, { _078_, _077_ });
  assign _077_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _078_ = ! (* full_case = 32'd1 *) (* src = "src/uart.v:58.21-58.21|src/uart.v:58.5-127.12" *) r_SM_Main;
  assign _079_ = _080_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:107.13-107.45|src/uart.v:107.9-114.12" *) _020_[8:0] : 9'h000;
  function [8:0] _150_;
    input [8:0] a;
    input [35:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "src/uart.v:101.10-101.10|src/uart.v:58.5-127.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _150_ = b[8:0];
      4'b??1?:
        _150_ = b[17:9];
      4'b?1??:
        _150_ = b[26:18];
      4'b1???:
        _150_ = b[35:27];
      default:
        _150_ = a;
    endcase
  endfunction
  assign _081_ = _150_(r_Clock_Count, { 9'h000, _088_, _083_, _079_ }, { _091_, _090_, _085_, _082_ });
  assign _082_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:101.10-101.10|src/uart.v:58.5-127.12" *) 3'h3;
  assign _083_ = _084_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:85.13-85.45|src/uart.v:85.9-100.12" *) _022_[8:0] : 9'h000;
  assign _085_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:80.10-80.10|src/uart.v:58.5-127.12" *) 3'h2;
  assign _086_ = r_Rx_Data ? (* full_case = 32'd1 *) (* src = "src/uart.v:72.15-72.32|src/uart.v:72.11-75.40" *) r_Clock_Count : 9'h000;
  assign _088_ = _089_ ? (* full_case = 32'd1 *) (* src = "src/uart.v:71.13-71.52|src/uart.v:71.9-79.12" *) _086_ : _021_[8:0];
  assign _090_ = r_SM_Main == (* full_case = 32'd1 *) (* src = "src/uart.v:67.10-67.10|src/uart.v:58.5-127.12" *) 3'h1;
  assign _091_ = ! (* full_case = 32'd1 *) (* src = "src/uart.v:58.21-58.21|src/uart.v:58.5-127.12" *) r_SM_Main;
  assign _092_ = $signed(_033_) < 0 ? 1'h1 << - _033_ : 1'h1 >> _033_;
  assign _093_ = $signed(_034_) < 0 ? r_Rx_Data << - _034_ : r_Rx_Data >> _034_;
  assign o_Rx_DV = r_Rx_DV;
  assign o_Rx_Byte = r_Rx_Byte;
  assign _017_ = 3'h0;
  assign _014_ = 1'h0;
  assign _013_ = 8'h00;
  assign _011_ = 6'h00;
  assign _012_ = 9'h000;
  assign _015_ = 1'h1;
  assign _016_ = 1'h1;
  assign _004_ = _010_;
  assign _001_ = _010_;
  assign _000_ = _009_;
  assign _006_ = r_Rx_Data_R;
  assign _007_ = i_Rx_Serial;
  assign _038_ = _031_;
  assign _019_ = _039_;
  assign _042_ = _031_;
  assign _018_ = _043_;
  assign _046_ = _030_;
  assign _050_ = _032_;
  assign _052_ = _031_;
  assign _055_ = _028_;
  assign _057_ = _027_;
  assign _060_ = _026_;
  assign _008_ = _047_;
  assign _010_ = _062_;
  assign _009_ = _064_;
  assign _069_ = _030_;
  assign _005_ = _066_;
  assign _073_ = _032_;
  assign _075_ = _031_;
  assign _002_ = _076_;
  assign _080_ = _030_;
  assign _084_ = _031_;
  assign _087_ = _028_;
  assign _089_ = _027_;
  assign _003_ = _081_;
endmodule

(* hdlname = "uart_wrapper" *)
(* src = "src/uart_wrapper.sv:1.1-60.10" *)
module uart_wrapper(clk, reset_n, rx, addr, data, valid);
  (* src = "src/uart_wrapper.sv:2.17-2.20" *)
  input clk;
  wire clk;
  (* src = "src/uart_wrapper.sv:3.17-3.24" *)
  input reset_n;
  wire reset_n;
  (* src = "src/uart_wrapper.sv:4.17-4.19" *)
  input rx;
  wire rx;
  (* src = "src/uart_wrapper.sv:6.24-6.28" *)
  output [7:0] addr;
  reg [7:0] addr;
  (* src = "src/uart_wrapper.sv:7.25-7.29" *)
  output [15:0] data;
  reg [15:0] data;
  (* src = "src/uart_wrapper.sv:8.18-8.23" *)
  output valid;
  reg valid;
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  wire [7:0] _00_;
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  wire [31:0] _01_;
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  wire [15:0] _02_;
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  wire _03_;
  (* src = "src/uart_wrapper.sv:27.13-27.27" *)
  wire [31:0] _04_;
  (* src = "src/uart_wrapper.sv:52.9-52.21" *)
  wire _05_;
  wire [7:0] _06_;
  wire _07_;
  wire [7:0] _08_;
  wire _09_;
  wire [7:0] _10_;
  wire _11_;
  wire [7:0] _12_;
  wire _13_;
  wire [7:0] _14_;
  wire _15_;
  wire [7:0] _16_;
  wire _17_;
  wire [31:0] _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire [31:0] _22_;
  wire _23_;
  wire [31:0] _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire [7:0] _32_;
  wire _33_;
  wire [7:0] _34_;
  wire _35_;
  wire [7:0] _36_;
  wire _37_;
  (* src = "src/uart_wrapper.sv:11.9-11.19" *)
  wire byte_valid;
  (* enum_type = "$enum2" *)
  (* enum_value_00000000000000000000000000000000 = "\\ADDR" *)
  (* enum_value_00000000000000000000000000000001 = "\\DATAH" *)
  (* enum_value_00000000000000000000000000000010 = "\\DATA" *)
  (* src = "src/uart_wrapper.sv:27.13-27.20" *)
  (* wiretype = "\\current_t" *)
  reg [31:0] current = 32'd0;
  (* src = "src/uart_wrapper.sv:12.15-12.24" *)
  wire [7:0] uart_byte;
  assign _05_ = ~ (* src = "src/uart_wrapper.sv:52.9-52.21" *) reset_n;
  (* \always_ff  = 32'd1 *)
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  always @(posedge clk)
    addr <= _36_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  always @(posedge clk)
    data <= { _10_, _16_ };
  (* \always_ff  = 32'd1 *)
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  always @(posedge clk)
    valid <= _30_;
  (* \always_ff  = 32'd1 *)
  (* src = "src/uart_wrapper.sv:29.3-58.6" *)
  always @(posedge clk)
    current <= _24_;
  assign _06_ = _07_ ? (* src = "src/uart_wrapper.sv:37.12-37.12|src/uart_wrapper.sv:33.7-49.14" *) uart_byte : data[15:8];
  assign _07_ = current == (* src = "src/uart_wrapper.sv:37.12-37.12|src/uart_wrapper.sv:33.7-49.14" *) 32'd1;
  assign _08_ = _09_ ? (* src = "src/uart_wrapper.sv:32.9-32.19|src/uart_wrapper.sv:32.5-50.8" *) _06_ : data[15:8];
  assign _10_ = reset_n ? (* src = "src/uart_wrapper.sv:52.9-52.21|src/uart_wrapper.sv:52.5-57.8" *) _08_ : 8'h00;
  assign _12_ = _13_ ? (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *) uart_byte : data[7:0];
  assign _13_ = current == (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *) 32'd2;
  assign _14_ = _15_ ? (* src = "src/uart_wrapper.sv:32.9-32.19|src/uart_wrapper.sv:32.5-50.8" *) _12_ : data[7:0];
  assign _16_ = reset_n ? (* src = "src/uart_wrapper.sv:52.9-52.21|src/uart_wrapper.sv:52.5-57.8" *) _14_ : 8'h00;
  function [31:0] _51_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _51_ = b[31:0];
      3'b?1?:
        _51_ = b[63:32];
      3'b1??:
        _51_ = b[95:64];
      default:
        _51_ = a;
    endcase
  endfunction
  assign _18_ = _51_(current, 96'h000000010000000200000000, { _21_, _20_, _19_ });
  assign _19_ = current == (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *) 32'd2;
  assign _20_ = current == (* src = "src/uart_wrapper.sv:37.12-37.12|src/uart_wrapper.sv:33.7-49.14" *) 32'd1;
  assign _21_ = ! (* src = "src/uart_wrapper.sv:33.21-33.21|src/uart_wrapper.sv:33.7-49.14" *) current;
  assign _22_ = _23_ ? (* src = "src/uart_wrapper.sv:32.9-32.19|src/uart_wrapper.sv:32.5-50.8" *) _18_ : current;
  assign _24_ = reset_n ? (* src = "src/uart_wrapper.sv:52.9-52.21|src/uart_wrapper.sv:52.5-57.8" *) _22_ : 32'd0;
  assign _26_ = _27_ ? (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *) 1'h1 : 1'h0;
  assign _27_ = current == (* src = "src/uart_wrapper.sv:42.12-42.12|src/uart_wrapper.sv:33.7-49.14" *) 32'd2;
  assign _28_ = _29_ ? (* src = "src/uart_wrapper.sv:32.9-32.19|src/uart_wrapper.sv:32.5-50.8" *) _26_ : 1'h0;
  assign _30_ = reset_n ? (* src = "src/uart_wrapper.sv:52.9-52.21|src/uart_wrapper.sv:52.5-57.8" *) _28_ : 1'h0;
  assign _32_ = _33_ ? (* src = "src/uart_wrapper.sv:33.21-33.21|src/uart_wrapper.sv:33.7-49.14" *) uart_byte : addr;
  assign _33_ = ! (* src = "src/uart_wrapper.sv:33.21-33.21|src/uart_wrapper.sv:33.7-49.14" *) current;
  assign _34_ = _35_ ? (* src = "src/uart_wrapper.sv:32.9-32.19|src/uart_wrapper.sv:32.5-50.8" *) _32_ : addr;
  assign _36_ = reset_n ? (* src = "src/uart_wrapper.sv:52.9-52.21|src/uart_wrapper.sv:52.5-57.8" *) _34_ : 8'h00;
  (* module_not_derived = 32'd1 *)
  (* src = "src/uart_wrapper.sv:14.11-19.4" *)
  uart_rx uart_rx (
    .i_Clock(clk),
    .i_Rx_Serial(rx),
    .o_Rx_Byte(uart_byte),
    .o_Rx_DV(byte_valid)
  );
  assign _04_ = 32'd0;
  assign _09_ = byte_valid;
  assign _11_ = _05_;
  assign _02_[15:8] = _10_;
  assign _15_ = byte_valid;
  assign _17_ = _05_;
  assign _02_[7:0] = _16_;
  assign _23_ = byte_valid;
  assign _25_ = _05_;
  assign _01_ = _24_;
  assign _29_ = byte_valid;
  assign _31_ = _05_;
  assign _03_ = _30_;
  assign _35_ = byte_valid;
  assign _37_ = _05_;
  assign _00_ = _36_;
endmodule

(* dynports =  1  *)
(* hdlname = "wspr_encoder" *)
(* src = "src/wspr_encoder.sv:1.1-404.10" *)
module wspr_encoder(clk, reset_n, callsign_in, locator_in, power_in, req_next_symbol, symbol_out, ready, symbol_valid);
  (* src = "src/wspr_encoder.sv:2.24-2.27" *)
  input clk;
  wire clk;
  (* src = "src/wspr_encoder.sv:3.24-3.31" *)
  input reset_n;
  wire reset_n;
  (* src = "src/wspr_encoder.sv:5.24-5.35" *)
  input [35:0] callsign_in;
  wire [35:0] callsign_in;
  (* src = "src/wspr_encoder.sv:6.24-6.34" *)
  input [19:0] locator_in;
  wire [19:0] locator_in;
  (* src = "src/wspr_encoder.sv:7.24-7.32" *)
  input [5:0] power_in;
  wire [5:0] power_in;
  (* src = "src/wspr_encoder.sv:9.24-9.39" *)
  input req_next_symbol;
  wire req_next_symbol;
  (* src = "src/wspr_encoder.sv:11.24-11.34" *)
  output [1:0] symbol_out;
  wire [1:0] symbol_out;
  (* src = "src/wspr_encoder.sv:12.24-12.29" *)
  output ready;
  wire ready;
  (* src = "src/wspr_encoder.sv:13.24-13.36" *)
  output symbol_valid;
  wire symbol_valid;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire [27:0] _000_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire [27:0] _001_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _002_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _003_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _004_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _005_;
  (* src = "src/wspr_encoder.sv:129.3-160.6" *)
  wire [31:0] _006_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _007_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire [27:0] _008_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire [27:0] _009_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _010_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _011_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _012_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _013_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _014_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _015_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _016_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _017_;
  (* src = "src/wspr_encoder.sv:163.14-163.14" *)
  wire _018_;
  (* src = "src/wspr_encoder.sv:157.9-157.21" *)
  wire _019_;
  (* src = "src/wspr_encoder.sv:228.9-228.21" *)
  wire _020_;
  (* src = "src/wspr_encoder.sv:238.19-238.32" *)
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire [27:0] _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire [27:0] _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire [31:0] _066_;
  wire _067_;
  wire [31:0] _068_;
  wire _069_;
  wire _070_;
  wire [31:0] _071_;
  wire _072_;
  wire _073_;
  wire [31:0] _074_;
  wire _075_;
  wire _076_;
  wire [31:0] _077_;
  wire _078_;
  (* src = "src/wspr_encoder.sv:238.18-238.41" *)
  wire [31:0] _079_;
  (* src = "src/wspr_encoder.sv:57.16-57.17" *)
  wire [21:0] M;
  (* src = "src/wspr_encoder.sv:60.16-60.19" *)
  wire [27:0] M_a;
  (* src = "src/wspr_encoder.sv:60.21-60.24" *)
  wire [27:0] M_b;
  (* src = "src/wspr_encoder.sv:61.9-61.20" *)
  wire M_mul_reset;
  (* src = "src/wspr_encoder.sv:58.16-58.23" *)
  wire M_valid;
  (* src = "src/wspr_encoder.sv:17.21-17.22" *)
  wire [27:0] a;
  (* src = "src/wspr_encoder.sv:17.24-17.25" *)
  wire [27:0] b;
  (* src = "src/wspr_encoder.sv:40.16-40.26" *)
  wire [27:0] callsign_a;
  (* src = "src/wspr_encoder.sv:40.28-40.38" *)
  wire [27:0] callsign_b;
  (* src = "src/wspr_encoder.sv:37.16-37.32" *)
  wire [27:0] callsign_encoded;
  (* src = "src/wspr_encoder.sv:41.9-41.27" *)
  wire callsign_mul_reset;
  (* src = "src/wspr_encoder.sv:39.16-39.30" *)
  wire callsign_reset;
  (* src = "src/wspr_encoder.sv:38.16-38.30" *)
  wire callsign_valid;
  (* src = "src/wspr_encoder.sv:78.17-78.23" *)
  wire [80:0] fec_in;
  (* src = "src/wspr_encoder.sv:79.17-79.24" *)
  wire [161:0] fec_out;
  (* src = "src/wspr_encoder.sv:80.17-80.26" *)
  wire fec_reset;
  (* src = "src/wspr_encoder.sv:81.17-81.26" *)
  wire fec_valid;
  (* src = "src/wspr_encoder.sv:93.17-93.31" *)
  wire [161:0] interleave_out;
  (* src = "src/wspr_encoder.sv:59.16-59.29" *)
  wire loc_pwr_reset;
  (* src = "src/wspr_encoder.sv:19.23-19.34" *)
  wire mul_reset_n;
  (* src = "src/wspr_encoder.sv:18.23-18.34" *)
  wire [55:0] mult_result;
  (* src = "src/wspr_encoder.sv:20.23-20.33" *)
  wire mult_valid;
  (* enum_type = "$enum3" *)
  (* enum_value_00000000000000000000000000000000 = "\\CALLSIGN" *)
  (* enum_value_00000000000000000000000000000001 = "\\LOC_PWR" *)
  (* enum_value_00000000000000000000000000000010 = "\\FEC" *)
  (* enum_value_00000000000000000000000000000011 = "\\SYNC" *)
  (* enum_value_00000000000000000000000000000100 = "\\VALID" *)
  (* src = "src/wspr_encoder.sv:126.20-126.25" *)
  (* wiretype = "\\encoding_state_t" *)
  reg [31:0] state;
  (* src = "src/wspr_encoder.sv:106.9-106.19" *)
  wire sync_reset;
  assign _019_ = ~ (* src = "src/wspr_encoder.sv:157.9-157.21" *) reset_n;
  assign _020_ = ~ (* src = "src/wspr_encoder.sv:228.9-228.21" *) reset_n;
  assign _021_ = state == (* src = "src/wspr_encoder.sv:238.19-238.32" *) 32'd3;
  (* \always_ff  = 32'd1 *)
  (* src = "src/wspr_encoder.sv:129.3-160.6" *)
  always @(posedge clk)
    state <= _077_;
  assign _022_ = reset_n ? (* full_case = 32'd1 *) (* src = "src/wspr_encoder.sv:228.9-228.21|src/wspr_encoder.sv:228.5-234.8" *) _014_ : 1'h0;
  assign _024_ = reset_n ? (* full_case = 32'd1 *) (* src = "src/wspr_encoder.sv:228.9-228.21|src/wspr_encoder.sv:228.5-234.8" *) _011_ : 1'h0;
  assign _026_ = reset_n ? (* full_case = 32'd1 *) (* src = "src/wspr_encoder.sv:228.9-228.21|src/wspr_encoder.sv:228.5-234.8" *) _012_ : 1'h0;
  assign _028_ = reset_n ? (* full_case = 32'd1 *) (* src = "src/wspr_encoder.sv:228.9-228.21|src/wspr_encoder.sv:228.5-234.8" *) _010_ : 1'h0;
  function [0:0] _088_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _088_ = b[0:0];
      5'b???1?:
        _088_ = b[1:1];
      5'b??1??:
        _088_ = b[2:2];
      5'b?1???:
        _088_ = b[3:3];
      5'b1????:
        _088_ = b[4:4];
      default:
        _088_ = a;
    endcase
  endfunction
  assign _030_ = _088_(1'h0, 5'h1f, { _035_, _034_, _033_, _032_, _031_ });
  assign _031_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _032_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _033_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  assign _034_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:181.10-181.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd1;
  assign _035_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:174.24-174.24|src/wspr_encoder.sv:174.12-226.12" *) state;
  function [27:0] _094_;
    input [27:0] a;
    input [139:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _094_ = b[27:0];
      5'b???1?:
        _094_ = b[55:28];
      5'b??1??:
        _094_ = b[83:56];
      5'b?1???:
        _094_ = b[111:84];
      5'b1????:
        _094_ = b[139:112];
      default:
        _094_ = a;
    endcase
  endfunction
  assign _036_ = _094_(28'h0000000, { callsign_b, M_b, callsign_b, callsign_b, callsign_b }, { _041_, _040_, _039_, _038_, _037_ });
  assign _037_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _038_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _039_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  assign _040_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:181.10-181.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd1;
  assign _041_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:174.24-174.24|src/wspr_encoder.sv:174.12-226.12" *) state;
  function [27:0] _100_;
    input [27:0] a;
    input [139:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _100_ = b[27:0];
      5'b???1?:
        _100_ = b[55:28];
      5'b??1??:
        _100_ = b[83:56];
      5'b?1???:
        _100_ = b[111:84];
      5'b1????:
        _100_ = b[139:112];
      default:
        _100_ = a;
    endcase
  endfunction
  assign _042_ = _100_(28'h0000000, { callsign_a, M_a, callsign_a, callsign_a, callsign_a }, { _047_, _046_, _045_, _044_, _043_ });
  assign _043_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _044_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _045_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  assign _046_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:181.10-181.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd1;
  assign _047_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:174.24-174.24|src/wspr_encoder.sv:174.12-226.12" *) state;
  function [0:0] _106_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _106_ = b[0:0];
      5'b???1?:
        _106_ = b[1:1];
      5'b??1??:
        _106_ = b[2:2];
      5'b?1???:
        _106_ = b[3:3];
      5'b1????:
        _106_ = b[4:4];
      default:
        _106_ = a;
    endcase
  endfunction
  assign _048_ = _106_(1'h0, { callsign_mul_reset, M_mul_reset, callsign_mul_reset, callsign_mul_reset, callsign_mul_reset }, { _053_, _052_, _051_, _050_, _049_ });
  assign _049_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _050_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _051_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  assign _052_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:181.10-181.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd1;
  assign _053_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:174.24-174.24|src/wspr_encoder.sv:174.12-226.12" *) state;
  function [0:0] _112_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _112_ = b[0:0];
      2'b1?:
        _112_ = b[1:1];
      default:
        _112_ = a;
    endcase
  endfunction
  assign _054_ = _112_(1'h0, 2'h3, { _056_, _055_ });
  assign _055_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _056_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  function [0:0] _115_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _115_ = b[0:0];
      3'b?1?:
        _115_ = b[1:1];
      3'b1??:
        _115_ = b[2:2];
      default:
        _115_ = a;
    endcase
  endfunction
  assign _057_ = _115_(1'h0, 3'h7, { _060_, _059_, _058_ });
  assign _058_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _059_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _060_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  function [0:0] _119_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _119_ = b[0:0];
      4'b??1?:
        _119_ = b[1:1];
      4'b?1??:
        _119_ = b[2:2];
      4'b1???:
        _119_ = b[3:3];
      default:
        _119_ = a;
    endcase
  endfunction
  assign _061_ = _119_(1'h0, 4'hf, { _065_, _064_, _063_, _062_ });
  assign _062_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:211.10-211.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd4;
  assign _063_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:196.10-196.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd3;
  assign _064_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:190.10-190.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd2;
  assign _065_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:181.10-181.10|src/wspr_encoder.sv:174.12-226.12" *) 32'd1;
  function [31:0] _124_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "src/wspr_encoder.sv:150.10-150.10|src/wspr_encoder.sv:130.12-155.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _124_ = b[31:0];
      4'b??1?:
        _124_ = b[63:32];
      4'b?1??:
        _124_ = b[95:64];
      4'b1???:
        _124_ = b[127:96];
      default:
        _124_ = a;
    endcase
  endfunction
  assign _066_ = _124_(state, { _074_, _071_, _068_, 32'h00000004 }, { _076_, _073_, _070_, _067_ });
  assign _067_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:150.10-150.10|src/wspr_encoder.sv:130.12-155.12" *) 32'd4;
  assign _068_ = _069_ ? (* src = "src/wspr_encoder.sv:140.13-140.22|src/wspr_encoder.sv:140.9-140.38" *) 32'd3 : state;
  assign _070_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:137.10-137.10|src/wspr_encoder.sv:130.12-155.12" *) 32'd2;
  assign _071_ = _072_ ? (* src = "src/wspr_encoder.sv:136.13-136.20|src/wspr_encoder.sv:136.9-136.35" *) 32'd2 : state;
  assign _073_ = state == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:133.10-133.10|src/wspr_encoder.sv:130.12-155.12" *) 32'd1;
  assign _074_ = _075_ ? (* src = "src/wspr_encoder.sv:132.13-132.27|src/wspr_encoder.sv:132.9-132.46" *) 32'd1 : state;
  assign _076_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "src/wspr_encoder.sv:130.24-130.24|src/wspr_encoder.sv:130.12-155.12" *) state;
  assign _077_ = reset_n ? (* src = "src/wspr_encoder.sv:157.9-157.21|src/wspr_encoder.sv:157.5-159.8" *) _066_ : 32'd0;
  assign _079_ = _021_ ? (* src = "src/wspr_encoder.sv:238.18-238.41" *) 32'd1 : 32'd0;
  (* module_not_derived = 32'd1 *)
  (* src = "src/wspr_encoder.sv:43.12-55.4" *)
  callsign call_encoder (
    .a_mul(callsign_a),
    .b_mul(callsign_b),
    .callsign_in(callsign_in),
    .callsign_out(callsign_encoded),
    .clk(clk),
    .mul_reset_n(callsign_mul_reset),
    .mul_result(mult_result[27:0]),
    .mul_valid(mult_valid),
    .reset_n(callsign_reset),
    .valid(callsign_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/wspr_encoder.sv:85.8-91.4" *)
  conv fec (
    .clk(clk),
    .data(fec_in),
    .encoded_data(fec_out),
    .reset_n(fec_reset),
    .valid(fec_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/wspr_encoder.sv:63.11-76.4" *)
  loc_pwr loc_pwr_encoder (
    .M(M),
    .a_mul(M_a),
    .b_mul(M_b),
    .clk(clk),
    .locator(locator_in),
    .mul_reset_n(M_mul_reset),
    .mul_result(mult_result),
    .mul_valid(mult_valid),
    .power(power_in),
    .reset_n(loc_pwr_reset),
    .valid(M_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/wspr_encoder.sv:28.5-35.4" *)
  \$paramod\multiplier\WIDTH=s32'00000000000000000000000000011100  mult (
    .a(a),
    .b(b),
    .clk(clk),
    .reset_n(mul_reset_n),
    .result(mult_result),
    .valid(mult_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/wspr_encoder.sv:108.8-115.4" *)
  sync sync (
    .clk(clk),
    .data(interleave_out),
    .req_next_symbol(req_next_symbol),
    .reset_n(sync_reset),
    .symbol_out(symbol_out),
    .symbol_valid(symbol_valid)
  );
  assign fec_in = { callsign_encoded, M, 31'h00000000 };
  assign ready = _079_[0];
  assign interleave_out[161] = fec_out[161];
  assign interleave_out[33] = fec_out[160];
  assign interleave_out[97] = fec_out[159];
  assign interleave_out[129] = fec_out[158];
  assign interleave_out[1] = fec_out[157];
  assign interleave_out[65] = fec_out[156];
  assign interleave_out[145] = fec_out[155];
  assign interleave_out[17] = fec_out[154];
  assign interleave_out[81] = fec_out[153];
  assign interleave_out[113] = fec_out[152];
  assign interleave_out[49] = fec_out[151];
  assign interleave_out[153] = fec_out[150];
  assign interleave_out[25] = fec_out[149];
  assign interleave_out[89] = fec_out[148];
  assign interleave_out[121] = fec_out[147];
  assign interleave_out[57] = fec_out[146];
  assign interleave_out[137] = fec_out[145];
  assign interleave_out[9] = fec_out[144];
  assign interleave_out[73] = fec_out[143];
  assign interleave_out[105] = fec_out[142];
  assign interleave_out[41] = fec_out[141];
  assign interleave_out[157] = fec_out[140];
  assign interleave_out[29] = fec_out[139];
  assign interleave_out[93] = fec_out[138];
  assign interleave_out[125] = fec_out[137];
  assign interleave_out[61] = fec_out[136];
  assign interleave_out[141] = fec_out[135];
  assign interleave_out[13] = fec_out[134];
  assign interleave_out[77] = fec_out[133];
  assign interleave_out[109] = fec_out[132];
  assign interleave_out[45] = fec_out[131];
  assign interleave_out[149] = fec_out[130];
  assign interleave_out[21] = fec_out[129];
  assign interleave_out[85] = fec_out[128];
  assign interleave_out[117] = fec_out[127];
  assign interleave_out[53] = fec_out[126];
  assign interleave_out[133] = fec_out[125];
  assign interleave_out[5] = fec_out[124];
  assign interleave_out[69] = fec_out[123];
  assign interleave_out[101] = fec_out[122];
  assign interleave_out[37] = fec_out[121];
  assign interleave_out[159] = fec_out[120];
  assign interleave_out[31] = fec_out[119];
  assign interleave_out[95] = fec_out[118];
  assign interleave_out[127] = fec_out[117];
  assign interleave_out[63] = fec_out[116];
  assign interleave_out[143] = fec_out[115];
  assign interleave_out[15] = fec_out[114];
  assign interleave_out[79] = fec_out[113];
  assign interleave_out[111] = fec_out[112];
  assign interleave_out[47] = fec_out[111];
  assign interleave_out[151] = fec_out[110];
  assign interleave_out[23] = fec_out[109];
  assign interleave_out[87] = fec_out[108];
  assign interleave_out[119] = fec_out[107];
  assign interleave_out[55] = fec_out[106];
  assign interleave_out[135] = fec_out[105];
  assign interleave_out[7] = fec_out[104];
  assign interleave_out[71] = fec_out[103];
  assign interleave_out[103] = fec_out[102];
  assign interleave_out[39] = fec_out[101];
  assign interleave_out[155] = fec_out[100];
  assign interleave_out[27] = fec_out[99];
  assign interleave_out[91] = fec_out[98];
  assign interleave_out[123] = fec_out[97];
  assign interleave_out[59] = fec_out[96];
  assign interleave_out[139] = fec_out[95];
  assign interleave_out[11] = fec_out[94];
  assign interleave_out[75] = fec_out[93];
  assign interleave_out[107] = fec_out[92];
  assign interleave_out[43] = fec_out[91];
  assign interleave_out[147] = fec_out[90];
  assign interleave_out[19] = fec_out[89];
  assign interleave_out[83] = fec_out[88];
  assign interleave_out[115] = fec_out[87];
  assign interleave_out[51] = fec_out[86];
  assign interleave_out[131] = fec_out[85];
  assign interleave_out[3] = fec_out[84];
  assign interleave_out[67] = fec_out[83];
  assign interleave_out[99] = fec_out[82];
  assign interleave_out[35] = fec_out[81];
  assign interleave_out[160] = fec_out[80];
  assign interleave_out[32] = fec_out[79];
  assign interleave_out[96] = fec_out[78];
  assign interleave_out[128] = fec_out[77];
  assign interleave_out[0] = fec_out[76];
  assign interleave_out[64] = fec_out[75];
  assign interleave_out[144] = fec_out[74];
  assign interleave_out[16] = fec_out[73];
  assign interleave_out[80] = fec_out[72];
  assign interleave_out[112] = fec_out[71];
  assign interleave_out[48] = fec_out[70];
  assign interleave_out[152] = fec_out[69];
  assign interleave_out[24] = fec_out[68];
  assign interleave_out[88] = fec_out[67];
  assign interleave_out[120] = fec_out[66];
  assign interleave_out[56] = fec_out[65];
  assign interleave_out[136] = fec_out[64];
  assign interleave_out[8] = fec_out[63];
  assign interleave_out[72] = fec_out[62];
  assign interleave_out[104] = fec_out[61];
  assign interleave_out[40] = fec_out[60];
  assign interleave_out[156] = fec_out[59];
  assign interleave_out[28] = fec_out[58];
  assign interleave_out[92] = fec_out[57];
  assign interleave_out[124] = fec_out[56];
  assign interleave_out[60] = fec_out[55];
  assign interleave_out[140] = fec_out[54];
  assign interleave_out[12] = fec_out[53];
  assign interleave_out[76] = fec_out[52];
  assign interleave_out[108] = fec_out[51];
  assign interleave_out[44] = fec_out[50];
  assign interleave_out[148] = fec_out[49];
  assign interleave_out[20] = fec_out[48];
  assign interleave_out[84] = fec_out[47];
  assign interleave_out[116] = fec_out[46];
  assign interleave_out[52] = fec_out[45];
  assign interleave_out[132] = fec_out[44];
  assign interleave_out[4] = fec_out[43];
  assign interleave_out[68] = fec_out[42];
  assign interleave_out[100] = fec_out[41];
  assign interleave_out[36] = fec_out[40];
  assign interleave_out[158] = fec_out[39];
  assign interleave_out[30] = fec_out[38];
  assign interleave_out[94] = fec_out[37];
  assign interleave_out[126] = fec_out[36];
  assign interleave_out[62] = fec_out[35];
  assign interleave_out[142] = fec_out[34];
  assign interleave_out[14] = fec_out[33];
  assign interleave_out[78] = fec_out[32];
  assign interleave_out[110] = fec_out[31];
  assign interleave_out[46] = fec_out[30];
  assign interleave_out[150] = fec_out[29];
  assign interleave_out[22] = fec_out[28];
  assign interleave_out[86] = fec_out[27];
  assign interleave_out[118] = fec_out[26];
  assign interleave_out[54] = fec_out[25];
  assign interleave_out[134] = fec_out[24];
  assign interleave_out[6] = fec_out[23];
  assign interleave_out[70] = fec_out[22];
  assign interleave_out[102] = fec_out[21];
  assign interleave_out[38] = fec_out[20];
  assign interleave_out[154] = fec_out[19];
  assign interleave_out[26] = fec_out[18];
  assign interleave_out[90] = fec_out[17];
  assign interleave_out[122] = fec_out[16];
  assign interleave_out[58] = fec_out[15];
  assign interleave_out[138] = fec_out[14];
  assign interleave_out[10] = fec_out[13];
  assign interleave_out[74] = fec_out[12];
  assign interleave_out[106] = fec_out[11];
  assign interleave_out[42] = fec_out[10];
  assign interleave_out[146] = fec_out[9];
  assign interleave_out[18] = fec_out[8];
  assign interleave_out[82] = fec_out[7];
  assign interleave_out[114] = fec_out[6];
  assign interleave_out[50] = fec_out[5];
  assign interleave_out[130] = fec_out[4];
  assign interleave_out[2] = fec_out[3];
  assign interleave_out[66] = fec_out[2];
  assign interleave_out[98] = fec_out[1];
  assign interleave_out[34] = fec_out[0];
  assign _007_ = _018_;
  assign _003_ = _016_;
  assign _004_ = _017_;
  assign _002_ = _015_;
  assign _005_ = _013_;
  assign _001_ = _009_;
  assign _000_ = _008_;
  assign _023_ = _020_;
  assign _018_ = _022_;
  assign _025_ = _020_;
  assign _016_ = _024_;
  assign _027_ = _020_;
  assign _017_ = _026_;
  assign _029_ = _020_;
  assign _015_ = _028_;
  assign _010_ = _030_;
  assign _009_ = _036_;
  assign _008_ = _042_;
  assign _013_ = _048_;
  assign _014_ = _054_;
  assign _011_ = _057_;
  assign _012_ = _061_;
  assign _069_ = fec_valid;
  assign _072_ = M_valid;
  assign _075_ = callsign_valid;
  assign _078_ = _019_;
  assign _006_ = _077_;
  assign a = _042_;
  assign b = _036_;
  assign mul_reset_n = _048_;
  assign callsign_reset = _028_;
  assign loc_pwr_reset = _026_;
  assign fec_reset = _024_;
  assign sync_reset = _022_;
endmodule
