strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f446cee90>",
		fillcolor=turquoise,
		label="21:BL
q[63:0] <= data[63:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0f446cebd0>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f44398f90>",
		fillcolor=turquoise,
		label="44:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0f44398850>]",
		style=filled,
		typ=Block];
	"44:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0f447371d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'ena', 'amount', 'data', 'load']"];
	"Leaf_18:AL" -> "18:AL";
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0f45fa8ad0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0f44398f10>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "38:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b01) && (ena == 1)))",
		lineno=33];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f447a0a50>",
		fillcolor=turquoise,
		label="34:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0f44746510>]",
		style=filled,
		typ=Block];
	"33:IF" -> "34:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b01) && (ena == 1))",
		lineno=33];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0f44726350>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "33:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b00) && (ena == 1)))",
		lineno=26];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f44726750>",
		fillcolor=turquoise,
		label="28:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0f44726150>]",
		style=filled,
		typ=Block];
	"26:IF" -> "28:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b00) && (ena == 1))",
		lineno=26];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f446ce4d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"43:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0f44398f50>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:IF" -> "43:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b10) && (ena == 1)))",
		lineno=38];
	"39:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0f44398fd0>",
		fillcolor=turquoise,
		label="39:BL
q[63:1] <= q[61:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0f44398290>]",
		style=filled,
		typ=Block];
	"38:IF" -> "39:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b10) && (ena == 1))",
		lineno=38];
	"19:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0f447234d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"43:IF" -> "44:BL"	[cond="['amount', 'ena']",
		label="((amount == 2'b11) && (ena == 1))",
		lineno=43];
	"39:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['load']",
		label="(load == 1)",
		lineno=20];
	"34:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
