{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643935162724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643935162725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 21:39:22 2022 " "Processing started: Thu Feb 03 21:39:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643935162725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643935162725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643935162725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643935163242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behaviour " "Found design unit 1: processor-behaviour" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935163955 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935163955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935163955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643935163964 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GT_TEMPORAL_P1 processor.vhd(32) " "VHDL Signal Declaration warning at processor.vhd(32): used implicit default value for signal \"GT_TEMPORAL_P1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643935163966 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LT_TEMPORAL_P1 processor.vhd(32) " "VHDL Signal Declaration warning at processor.vhd(32): used implicit default value for signal \"LT_TEMPORAL_P1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643935163966 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EQ_TEMPORAL_P1 processor.vhd(32) " "VHDL Signal Declaration warning at processor.vhd(32): used implicit default value for signal \"EQ_TEMPORAL_P1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643935163966 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behaviour " "Found design unit 1: controlunit-behaviour" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935163989 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935163989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935163989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:CONTROL " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:CONTROL\"" {  } { { "processor.vhd" "CONTROL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935163992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq controlunit.vhd(57) " "Verilog HDL or VHDL warning at controlunit.vhd(57): object \"eq\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643935163995 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont controlunit.vhd(74) " "Verilog HDL or VHDL warning at controlunit.vhd(74): object \"cont\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643935163995 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DT_INTER controlunit.vhd(315) " "VHDL Process Statement warning at controlunit.vhd(315): signal \"DT_INTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163995 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(451) " "VHDL Process Statement warning at controlunit.vhd(451): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163995 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(451) " "VHDL Process Statement warning at controlunit.vhd(451): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163995 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(453) " "VHDL Process Statement warning at controlunit.vhd(453): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(453) " "VHDL Process Statement warning at controlunit.vhd(453): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(455) " "VHDL Process Statement warning at controlunit.vhd(455): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(455) " "VHDL Process Statement warning at controlunit.vhd(455): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(457) " "VHDL Process Statement warning at controlunit.vhd(457): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(457) " "VHDL Process Statement warning at controlunit.vhd(457): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(459) " "VHDL Process Statement warning at controlunit.vhd(459): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(459) " "VHDL Process Statement warning at controlunit.vhd(459): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163996 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(461) " "VHDL Process Statement warning at controlunit.vhd(461): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(461) " "VHDL Process Statement warning at controlunit.vhd(461): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESTADO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"ESTADO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_TEMPERATURA controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"LD_TEMPERATURA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_UMIDADE controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"LD_UMIDADE\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_TEMPO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"LD_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_INTERVALO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"LD_INTERVALO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_TEMPERATURA controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"CL_TEMPERATURA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163997 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_UMIDADE controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"CL_UMIDADE\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_TEMPO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"CL_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_INTERVALO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"CL_INTERVALO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW1 controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"SW1\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW2 controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"SW2\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_CONTADOR controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"EN_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_ROM controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"EN_ROM\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RST_CONTADOR controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"RST_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARME controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"ALARME\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163998 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRRIGA controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"IRRIGA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"ERROR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADD controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"ADD\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMPO controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"DISP_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_UMID controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"DISP_UMID\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMP controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"DISP_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_INTER controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"DISP_INTER\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gt controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"gt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lt controlunit.vhd(72) " "VHDL Process Statement warning at controlunit.vhd(72): inferring latch(es) for signal or variable \"lt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643935163999 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[0\] controlunit.vhd(72) " "Inferred latch for \"lt\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[1\] controlunit.vhd(72) " "Inferred latch for \"lt\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[2\] controlunit.vhd(72) " "Inferred latch for \"lt\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[3\] controlunit.vhd(72) " "Inferred latch for \"lt\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[4\] controlunit.vhd(72) " "Inferred latch for \"lt\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[5\] controlunit.vhd(72) " "Inferred latch for \"lt\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[0\] controlunit.vhd(72) " "Inferred latch for \"gt\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[2\] controlunit.vhd(72) " "Inferred latch for \"gt\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[3\] controlunit.vhd(72) " "Inferred latch for \"gt\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[5\] controlunit.vhd(72) " "Inferred latch for \"gt\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164000 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[6\] controlunit.vhd(72) " "Inferred latch for \"gt\[6\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[0\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[1\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[2\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[3\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[4\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[5\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[6\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[6\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[7\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[7\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164001 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[8\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[8\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[9\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[9\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[10\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[10\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[11\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[11\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[12\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[12\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[13\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[13\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[14\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[14\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_INTER\[15\] controlunit.vhd(72) " "Inferred latch for \"DISP_INTER\[15\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[0\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[1\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[2\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164002 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[3\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[4\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[5\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[6\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[6\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[7\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[7\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[8\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[8\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[9\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[9\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[10\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[10\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[11\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[11\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164003 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[12\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[12\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[13\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[13\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[14\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[14\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[15\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMP\[15\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[0\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[1\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[2\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[3\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[4\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[5\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164004 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[6\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[6\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[7\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[7\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[8\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[8\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[9\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[9\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[10\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[10\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[11\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[11\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[12\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[12\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[13\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[13\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[14\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[14\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[15\] controlunit.vhd(72) " "Inferred latch for \"DISP_UMID\[15\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164005 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[0\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[1\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[2\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[3\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[4\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[5\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[5\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[6\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[6\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[7\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[7\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[8\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[8\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[9\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[9\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164006 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[10\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[10\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[11\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[11\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[12\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[12\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[13\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[13\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[14\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[14\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[15\] controlunit.vhd(72) " "Inferred latch for \"DISP_TEMPO\[15\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[0\] controlunit.vhd(72) " "Inferred latch for \"ADD\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[1\] controlunit.vhd(72) " "Inferred latch for \"ADD\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[2\] controlunit.vhd(72) " "Inferred latch for \"ADD\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[3\] controlunit.vhd(72) " "Inferred latch for \"ADD\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164007 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR controlunit.vhd(72) " "Inferred latch for \"ERROR\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRRIGA controlunit.vhd(72) " "Inferred latch for \"IRRIGA\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARME controlunit.vhd(72) " "Inferred latch for \"ALARME\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST_CONTADOR controlunit.vhd(72) " "Inferred latch for \"RST_CONTADOR\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_ROM controlunit.vhd(72) " "Inferred latch for \"EN_ROM\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_CONTADOR controlunit.vhd(72) " "Inferred latch for \"EN_CONTADOR\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW2 controlunit.vhd(72) " "Inferred latch for \"SW2\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW1 controlunit.vhd(72) " "Inferred latch for \"SW1\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_INTERVALO controlunit.vhd(72) " "Inferred latch for \"CL_INTERVALO\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164008 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_TEMPO controlunit.vhd(72) " "Inferred latch for \"CL_TEMPO\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_UMIDADE controlunit.vhd(72) " "Inferred latch for \"CL_UMIDADE\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_TEMPERATURA controlunit.vhd(72) " "Inferred latch for \"CL_TEMPERATURA\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_INTERVALO controlunit.vhd(72) " "Inferred latch for \"LD_INTERVALO\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_TEMPO controlunit.vhd(72) " "Inferred latch for \"LD_TEMPO\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_UMIDADE controlunit.vhd(72) " "Inferred latch for \"LD_UMIDADE\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_TEMPERATURA controlunit.vhd(72) " "Inferred latch for \"LD_TEMPERATURA\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[0\] controlunit.vhd(72) " "Inferred latch for \"ESTADO\[0\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[1\] controlunit.vhd(72) " "Inferred latch for \"ESTADO\[1\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[2\] controlunit.vhd(72) " "Inferred latch for \"ESTADO\[2\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164009 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[3\] controlunit.vhd(72) " "Inferred latch for \"ESTADO\[3\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164010 "|processor|controlunit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[4\] controlunit.vhd(72) " "Inferred latch for \"ESTADO\[4\]\" at controlunit.vhd(72)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643935164010 "|processor|controlunit:CONTROL"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164032 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATA " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATA\"" {  } { { "processor.vhd" "DATA" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164034 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x datapath.vhd(140) " "VHDL Signal Declaration warning at datapath.vhd(140): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "datapath.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1643935164036 "|processor|datapath:DATA"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_umidade.vhd 2 1 " "Using design file reg_umidade.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_umidade-reg " "Found design unit 1: reg_umidade-reg" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164059 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_umidade " "Found entity 1: reg_umidade" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_umidade datapath:DATA\|reg_umidade:RG_UMIDADE " "Elaborating entity \"reg_umidade\" for hierarchy \"datapath:DATA\|reg_umidade:RG_UMIDADE\"" {  } { { "datapath.vhd" "RG_UMIDADE" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_ld reg_umidade.vhd(18) " "VHDL Process Statement warning at reg_umidade.vhd(18): signal \"reg_umidade_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164063 "|processor|datapath:DATA|reg_umidade:RG_UMIDADE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_umidade_cl reg_umidade.vhd(21) " "VHDL Process Statement warning at reg_umidade.vhd(21): signal \"reg_umidade_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_umidade.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_umidade.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164063 "|processor|datapath:DATA|reg_umidade:RG_UMIDADE"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_temperatura.vhd 2 1 " "Using design file reg_temperatura.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_temperatura-reg " "Found design unit 1: reg_temperatura-reg" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164083 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_temperatura " "Found entity 1: reg_temperatura" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_temperatura datapath:DATA\|reg_temperatura:RG_TEMPERATURA " "Elaborating entity \"reg_temperatura\" for hierarchy \"datapath:DATA\|reg_temperatura:RG_TEMPERATURA\"" {  } { { "datapath.vhd" "RG_TEMPERATURA" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_ld reg_temperatura.vhd(18) " "VHDL Process Statement warning at reg_temperatura.vhd(18): signal \"reg_temperatura_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164087 "|processor|datapath:DATA|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_temperatura_cl reg_temperatura.vhd(21) " "VHDL Process Statement warning at reg_temperatura.vhd(21): signal \"reg_temperatura_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_temperatura.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_temperatura.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164087 "|processor|datapath:DATA|reg_temperatura:RG_TEMPERATURA"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_tempo.vhd 2 1 " "Using design file reg_tempo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_tempo-reg " "Found design unit 1: reg_tempo-reg" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164107 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_tempo " "Found entity 1: reg_tempo" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_tempo datapath:DATA\|reg_tempo:RG_TEMPO " "Elaborating entity \"reg_tempo\" for hierarchy \"datapath:DATA\|reg_tempo:RG_TEMPO\"" {  } { { "datapath.vhd" "RG_TEMPO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_ld reg_tempo.vhd(18) " "VHDL Process Statement warning at reg_tempo.vhd(18): signal \"reg_tempo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164110 "|processor|datapath:DATA|reg_tempo:RG_TEMPO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_tempo_cl reg_tempo.vhd(21) " "VHDL Process Statement warning at reg_tempo.vhd(21): signal \"reg_tempo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_tempo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_tempo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164110 "|processor|datapath:DATA|reg_tempo:RG_TEMPO"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_intervalo.vhd 2 1 " "Using design file reg_intervalo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_intervalo-reg " "Found design unit 1: reg_intervalo-reg" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164129 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_intervalo " "Found entity 1: reg_intervalo" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_intervalo datapath:DATA\|reg_intervalo:RG_INTERVALO " "Elaborating entity \"reg_intervalo\" for hierarchy \"datapath:DATA\|reg_intervalo:RG_INTERVALO\"" {  } { { "datapath.vhd" "RG_INTERVALO" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_ld reg_intervalo.vhd(18) " "VHDL Process Statement warning at reg_intervalo.vhd(18): signal \"reg_intervalo_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164133 "|processor|datapath:DATA|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_intervalo_cl reg_intervalo.vhd(21) " "VHDL Process Statement warning at reg_intervalo.vhd(21): signal \"reg_intervalo_cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_intervalo.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/reg_intervalo.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643935164133 "|processor|datapath:DATA|reg_intervalo:RG_INTERVALO"}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-behavioral " "Found design unit 1: rom-behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164160 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom datapath:DATA\|rom:RM " "Elaborating entity \"rom\" for hierarchy \"datapath:DATA\|rom:RM\"" {  } { { "datapath.vhd" "RM" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_temporal.vhd 2 1 " "Using design file mux_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_temporal-comportamento " "Found design unit 1: mux_temporal-comportamento" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_temporal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_temporal " "Found entity 1: mux_temporal" {  } { { "mux_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_temporal datapath:DATA\|mux_temporal:M_TEMPORAL " "Elaborating entity \"mux_temporal\" for hierarchy \"datapath:DATA\|mux_temporal:M_TEMPORAL\"" {  } { { "datapath.vhd" "M_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_sensores.vhd 2 1 " "Using design file mux_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_sensores-comportamento " "Found design unit 1: mux_sensores-comportamento" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_sensores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_sensores " "Found entity 1: mux_sensores" {  } { { "mux_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/mux_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sensores datapath:DATA\|mux_sensores:M_SENSORES " "Elaborating entity \"mux_sensores\" for hierarchy \"datapath:DATA\|mux_sensores:M_SENSORES\"" {  } { { "datapath.vhd" "M_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_temporal.vhd 2 1 " "Using design file comparador_temporal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_temporal-comportamento " "Found design unit 1: comparador_temporal-comportamento" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_temporal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164235 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_temporal " "Found entity 1: comparador_temporal" {  } { { "comparador_temporal.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_temporal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_temporal datapath:DATA\|comparador_temporal:COMP_TEMPORAL " "Elaborating entity \"comparador_temporal\" for hierarchy \"datapath:DATA\|comparador_temporal:COMP_TEMPORAL\"" {  } { { "datapath.vhd" "COMP_TEMPORAL" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_sensores.vhd 2 1 " "Using design file comparador_sensores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_sensores-comportamento " "Found design unit 1: comparador_sensores-comportamento" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_sensores.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164257 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_sensores " "Found entity 1: comparador_sensores" {  } { { "comparador_sensores.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/comparador_sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_sensores datapath:DATA\|comparador_sensores:COMP_SENSORES " "Elaborating entity \"comparador_sensores\" for hierarchy \"datapath:DATA\|comparador_sensores:COMP_SENSORES\"" {  } { { "datapath.vhd" "COMP_SENSORES" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamento " "Found design unit 1: contador-comportamento" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/contador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164280 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643935164280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643935164280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador datapath:DATA\|contador:CNT_T " "Elaborating entity \"contador\" for hierarchy \"datapath:DATA\|contador:CNT_T\"" {  } { { "datapath.vhd" "CNT_T" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164282 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlunit:CONTROL\|EN_CONTADOR controlunit:CONTROL\|IRRIGA " "Duplicate LATCH primitive \"controlunit:CONTROL\|EN_CONTADOR\" merged with LATCH primitive \"controlunit:CONTROL\|IRRIGA\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlunit:CONTROL\|CL_UMIDADE controlunit:CONTROL\|CL_TEMPERATURA " "Duplicate LATCH primitive \"controlunit:CONTROL\|CL_UMIDADE\" merged with LATCH primitive \"controlunit:CONTROL\|CL_TEMPERATURA\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlunit:CONTROL\|CL_TEMPO controlunit:CONTROL\|CL_TEMPERATURA " "Duplicate LATCH primitive \"controlunit:CONTROL\|CL_TEMPO\" merged with LATCH primitive \"controlunit:CONTROL\|CL_TEMPERATURA\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlunit:CONTROL\|CL_INTERVALO controlunit:CONTROL\|CL_TEMPERATURA " "Duplicate LATCH primitive \"controlunit:CONTROL\|CL_INTERVALO\" merged with LATCH primitive \"controlunit:CONTROL\|CL_TEMPERATURA\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164972 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlunit:CONTROL\|LD_UMIDADE controlunit:CONTROL\|LD_TEMPERATURA " "Duplicate LATCH primitive \"controlunit:CONTROL\|LD_UMIDADE\" merged with LATCH primitive \"controlunit:CONTROL\|LD_TEMPERATURA\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643935164972 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1643935164972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlunit:CONTROL\|CL_TEMPERATURA " "Latch controlunit:CONTROL\|CL_TEMPERATURA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlunit:CONTROL\|this_state.S12 " "Ports D and ENA on the latch are fed by the same signal controlunit:CONTROL\|this_state.S12" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643935164974 ""}  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/controlunit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643935164974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_INTER_P\[0\] GND " "Pin \"DISP_INTER_P\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|DISP_INTER_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_INTER_P\[8\] GND " "Pin \"DISP_INTER_P\[8\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|DISP_INTER_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISP_INTER_P\[9\] GND " "Pin \"DISP_INTER_P\[9\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|DISP_INTER_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GT_TEMPORAL_P1 GND " "Pin \"GT_TEMPORAL_P1\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|GT_TEMPORAL_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT_TEMPORAL_P1 GND " "Pin \"LT_TEMPORAL_P1\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|LT_TEMPORAL_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQ_TEMPORAL_P1 GND " "Pin \"EQ_TEMPORAL_P1\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/processor/processor.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1643935165043 "|processor|EQ_TEMPORAL_P1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1643935165043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1643935165202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643935165594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643935165594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643935165661 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643935165661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "342 " "Implemented 342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643935165661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643935165661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643935165695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 21:39:25 2022 " "Processing ended: Thu Feb 03 21:39:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643935165695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643935165695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643935165695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643935165695 ""}
