# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do soc_system_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib aud_32
# vmap aud_32 aud_32
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap aud_32 aud_32 
# Modifying modelsim.ini
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/aud_32.v 
# -- Compiling module aud_32
# 
# Top level modules:
# 	aud_32
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 01:39:50 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:50 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_and_video_config_0.v 
# -- Compiling module aud_32_audio_and_video_config_0
# 
# Top level modules:
# 	aud_32_audio_and_video_config_0
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_bit_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_bit_counter.v 
# -- Compiling module altera_up_audio_bit_counter
# 
# Top level modules:
# 	altera_up_audio_bit_counter
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_in_deserializer.v 
# -- Compiling module altera_up_audio_in_deserializer
# 
# Top level modules:
# 	altera_up_audio_in_deserializer
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_out_serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_audio_out_serializer.v 
# -- Compiling module altera_up_audio_out_serializer
# 
# Top level modules:
# 	altera_up_audio_out_serializer
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_clock_edge.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_clock_edge.v 
# -- Compiling module altera_up_clock_edge
# 
# Top level modules:
# 	altera_up_clock_edge
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/altera_up_sync_fifo.v 
# -- Compiling module altera_up_sync_fifo
# 
# Top level modules:
# 	altera_up_sync_fifo
# End time: 01:39:51 on Dec 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:51 on Dec 13,2018
# vlog -reportprogress 300 -vlog01compat -work aud_32 "+incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules" H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v 
# -- Compiling module aud_32_audio_0
# ** Error: H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v(77): (vlog-2730) Undefined variable: 'DW'.
# ** Error: H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v(104): 'DW' already declared in this scope.
# ** Error: H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules/aud_32_audio_0.v(38): Identifier must be declared with a port mode: to_dac_left_channel_data.
# End time: 01:39:52 on Dec 13,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./soc_system_run_msim_rtl_systemverilog.do line 25
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work aud_32 +incdir+H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/aud_32/synthesis/submodules {H:/juanjm2_git/micArray/Working..."
