
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ad88  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002794  0801af68  0801af68  0001bf68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d6fc  0801d6fc  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d6fc  0801d6fc  0001e6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d704  0801d704  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d704  0801d704  0001e704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d708  0801d708  0001e708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801d70c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b78  20000368  0801da74  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee0  0801da74  0001fee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   000301a5  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007e0a  00000000  00000000  0004f53d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025b8  00000000  00000000  00057348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cb9  00000000  00000000  00059900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fe6e  00000000  00000000  0005b5b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003db71  00000000  00000000  0008b427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0100  00000000  00000000  000c8f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9098  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa84  00000000  00000000  001a90dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b3b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801af50 	.word	0x0801af50

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801af50 	.word	0x0801af50

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fe10 	bl	8002b80 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 feca 	bl	8002d00 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 f90c 	bl	8003190 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fc14 	bl	80037ac <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 ff9b 	bl	8003ed0 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 ff90 	bl	8003ed0 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fddd 	bl	8002bc0 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f8de 	bl	80031d0 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 ff97 	bl	8003f50 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 ff90 	bl	8003f50 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 fd2f 	bl	8018db2 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 fd3c 	bl	8018de6 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fff7 	bl	80023ba <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ffd9 	bl	80023ba <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 fd37 	bl	8018ee6 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 ff14 	bl	80062b0 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 ff8b 	bl	80023ba <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fd84 	bl	8003fd0 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 f8da 	bl	800369c <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fb0f 	bl	8003b0c <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f001 fd3c 	bl	8002f6c <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f017 fc73 	bl	8018de6 <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f002 ff37 	bl	8004394 <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 ff3f 	bl	80023ea <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 ff1d 	bl	80023ea <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 fe72 	bl	80062b0 <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f000 feec 	bl	80023ea <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fecb 	bl	80023ea <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f017 fc2d 	bl	8018ee6 <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fe01 	bl	80062b0 <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f017 fc01 	bl	8018ee6 <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fd1f 	bl	8004134 <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 9;

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f000 ffda 	bl	80026d8 <ssd1306_Init>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <display_Boot>:

void display_Boot(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800172e:	2000      	movs	r0, #0
 8001730:	f001 f83c 	bl	80027ac <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001734:	2114      	movs	r1, #20
 8001736:	200a      	movs	r0, #10
 8001738:	f001 f984 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <display_Boot+0x44>)
 800173e:	2201      	movs	r2, #1
 8001740:	9200      	str	r2, [sp, #0]
 8001742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001744:	480a      	ldr	r0, [pc, #40]	@ (8001770 <display_Boot+0x48>)
 8001746:	f001 f957 	bl	80029f8 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800174a:	212d      	movs	r1, #45	@ 0x2d
 800174c:	2019      	movs	r0, #25
 800174e:	f001 f979 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <display_Boot+0x4c>)
 8001754:	2201      	movs	r2, #1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <display_Boot+0x50>)
 800175c:	f001 f94c 	bl	80029f8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001760:	f001 f83c 	bl	80027dc <ssd1306_UpdateScreen>
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0801cefc 	.word	0x0801cefc
 8001770:	0801af68 	.word	0x0801af68
 8001774:	0801cef0 	.word	0x0801cef0
 8001778:	0801af74 	.word	0x0801af74

0800177c <display_StatusPage>:

void display_StatusPage(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b092      	sub	sp, #72	@ 0x48
 8001780:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001782:	4bc2      	ldr	r3, [pc, #776]	@ (8001a8c <display_StatusPage+0x310>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b09      	cmp	r3, #9
 8001788:	f200 8446 	bhi.w	8002018 <display_StatusPage+0x89c>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <display_StatusPage+0x18>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017bd 	.word	0x080017bd
 8001798:	080018a1 	.word	0x080018a1
 800179c:	08001997 	.word	0x08001997
 80017a0:	08001ad1 	.word	0x08001ad1
 80017a4:	08001b4b 	.word	0x08001b4b
 80017a8:	08001be1 	.word	0x08001be1
 80017ac:	08001cb7 	.word	0x08001cb7
 80017b0:	08001dfd 	.word	0x08001dfd
 80017b4:	08001eb7 	.word	0x08001eb7
 80017b8:	08001f3d 	.word	0x08001f3d
		case 0:
			ssd1306_Fill(Black);
 80017bc:	2000      	movs	r0, #0
 80017be:	f000 fff5 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017c2:	2100      	movs	r1, #0
 80017c4:	2019      	movs	r0, #25
 80017c6:	f001 f93d 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ca:	4bb1      	ldr	r3, [pc, #708]	@ (8001a90 <display_StatusPage+0x314>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	9200      	str	r2, [sp, #0]
 80017d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d2:	48b0      	ldr	r0, [pc, #704]	@ (8001a94 <display_StatusPage+0x318>)
 80017d4:	f001 f910 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017d8:	2119      	movs	r1, #25
 80017da:	2002      	movs	r0, #2
 80017dc:	f001 f932 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017e0:	f004 fd5a 	bl	8006298 <modbusGetSlaveAddress>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	f107 0318 	add.w	r3, r7, #24
 80017ec:	49aa      	ldr	r1, [pc, #680]	@ (8001a98 <display_StatusPage+0x31c>)
 80017ee:	4618      	mov	r0, r3
 80017f0:	f017 fa7a 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f4:	4ba9      	ldr	r3, [pc, #676]	@ (8001a9c <display_StatusPage+0x320>)
 80017f6:	f107 0018 	add.w	r0, r7, #24
 80017fa:	2201      	movs	r2, #1
 80017fc:	9200      	str	r2, [sp, #0]
 80017fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001800:	f001 f8fa 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001804:	2128      	movs	r1, #40	@ 0x28
 8001806:	2002      	movs	r0, #2
 8001808:	f001 f91c 	bl	8002a44 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 800180c:	f000 fef6 	bl	80025fc <INA226_ReadBusVoltage>
 8001810:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001814:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001818:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800181c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	dd0a      	ble.n	800183c <display_StatusPage+0xc0>
 8001826:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001828:	f7fe feb6 	bl	8000598 <__aeabi_f2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	f107 0018 	add.w	r0, r7, #24
 8001834:	499a      	ldr	r1, [pc, #616]	@ (8001aa0 <display_StatusPage+0x324>)
 8001836:	f017 fa57 	bl	8018ce8 <siprintf>
 800183a:	e009      	b.n	8001850 <display_StatusPage+0xd4>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800183c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800183e:	f7fe feab 	bl	8000598 <__aeabi_f2d>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	f107 0018 	add.w	r0, r7, #24
 800184a:	4996      	ldr	r1, [pc, #600]	@ (8001aa4 <display_StatusPage+0x328>)
 800184c:	f017 fa4c 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001850:	4b92      	ldr	r3, [pc, #584]	@ (8001a9c <display_StatusPage+0x320>)
 8001852:	f107 0018 	add.w	r0, r7, #24
 8001856:	2201      	movs	r2, #1
 8001858:	9200      	str	r2, [sp, #0]
 800185a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185c:	f001 f8cc 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001860:	2137      	movs	r1, #55	@ 0x37
 8001862:	2002      	movs	r0, #2
 8001864:	f001 f8ee 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001868:	f000 fee8 	bl	800263c <INA226_ReadCurrent>
 800186c:	eef0 7a40 	vmov.f32	s15, s0
 8001870:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001aa8 <display_StatusPage+0x32c>
 8001874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001878:	ee17 0a90 	vmov	r0, s15
 800187c:	f7fe fe8c 	bl	8000598 <__aeabi_f2d>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	f107 0018 	add.w	r0, r7, #24
 8001888:	4988      	ldr	r1, [pc, #544]	@ (8001aac <display_StatusPage+0x330>)
 800188a:	f017 fa2d 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800188e:	4b83      	ldr	r3, [pc, #524]	@ (8001a9c <display_StatusPage+0x320>)
 8001890:	f107 0018 	add.w	r0, r7, #24
 8001894:	2201      	movs	r2, #1
 8001896:	9200      	str	r2, [sp, #0]
 8001898:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189a:	f001 f8ad 	bl	80029f8 <ssd1306_WriteString>
			break;
 800189e:	e3bb      	b.n	8002018 <display_StatusPage+0x89c>
		case 1:
			ssd1306_Fill(Black);
 80018a0:	2000      	movs	r0, #0
 80018a2:	f000 ff83 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80018a6:	2100      	movs	r1, #0
 80018a8:	201e      	movs	r0, #30
 80018aa:	f001 f8cb 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80018ae:	4b78      	ldr	r3, [pc, #480]	@ (8001a90 <display_StatusPage+0x314>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	9200      	str	r2, [sp, #0]
 80018b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b6:	487e      	ldr	r0, [pc, #504]	@ (8001ab0 <display_StatusPage+0x334>)
 80018b8:	f001 f89e 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018bc:	2119      	movs	r1, #25
 80018be:	2002      	movs	r0, #2
 80018c0:	f001 f8c0 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018c4:	2000      	movs	r0, #0
 80018c6:	f001 f95b 	bl	8002b80 <io_coil_read>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <display_StatusPage+0x158>
 80018d0:	4a78      	ldr	r2, [pc, #480]	@ (8001ab4 <display_StatusPage+0x338>)
 80018d2:	e000      	b.n	80018d6 <display_StatusPage+0x15a>
 80018d4:	4a78      	ldr	r2, [pc, #480]	@ (8001ab8 <display_StatusPage+0x33c>)
 80018d6:	f107 0318 	add.w	r3, r7, #24
 80018da:	4978      	ldr	r1, [pc, #480]	@ (8001abc <display_StatusPage+0x340>)
 80018dc:	4618      	mov	r0, r3
 80018de:	f017 fa03 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018e2:	4b6e      	ldr	r3, [pc, #440]	@ (8001a9c <display_StatusPage+0x320>)
 80018e4:	f107 0018 	add.w	r0, r7, #24
 80018e8:	2201      	movs	r2, #1
 80018ea:	9200      	str	r2, [sp, #0]
 80018ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ee:	f001 f883 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018f2:	2128      	movs	r1, #40	@ 0x28
 80018f4:	2002      	movs	r0, #2
 80018f6:	f001 f8a5 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018fa:	2001      	movs	r0, #1
 80018fc:	f001 f940 	bl	8002b80 <io_coil_read>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <display_StatusPage+0x18e>
 8001906:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab4 <display_StatusPage+0x338>)
 8001908:	e000      	b.n	800190c <display_StatusPage+0x190>
 800190a:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab8 <display_StatusPage+0x33c>)
 800190c:	f107 0318 	add.w	r3, r7, #24
 8001910:	496b      	ldr	r1, [pc, #428]	@ (8001ac0 <display_StatusPage+0x344>)
 8001912:	4618      	mov	r0, r3
 8001914:	f017 f9e8 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001918:	4b60      	ldr	r3, [pc, #384]	@ (8001a9c <display_StatusPage+0x320>)
 800191a:	f107 0018 	add.w	r0, r7, #24
 800191e:	2201      	movs	r2, #1
 8001920:	9200      	str	r2, [sp, #0]
 8001922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001924:	f001 f868 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001928:	2119      	movs	r1, #25
 800192a:	203c      	movs	r0, #60	@ 0x3c
 800192c:	f001 f88a 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001930:	2002      	movs	r0, #2
 8001932:	f001 f925 	bl	8002b80 <io_coil_read>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <display_StatusPage+0x1c4>
 800193c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab4 <display_StatusPage+0x338>)
 800193e:	e000      	b.n	8001942 <display_StatusPage+0x1c6>
 8001940:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab8 <display_StatusPage+0x33c>)
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	495f      	ldr	r1, [pc, #380]	@ (8001ac4 <display_StatusPage+0x348>)
 8001948:	4618      	mov	r0, r3
 800194a:	f017 f9cd 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800194e:	4b53      	ldr	r3, [pc, #332]	@ (8001a9c <display_StatusPage+0x320>)
 8001950:	f107 0018 	add.w	r0, r7, #24
 8001954:	2201      	movs	r2, #1
 8001956:	9200      	str	r2, [sp, #0]
 8001958:	cb0e      	ldmia	r3, {r1, r2, r3}
 800195a:	f001 f84d 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800195e:	2128      	movs	r1, #40	@ 0x28
 8001960:	203c      	movs	r0, #60	@ 0x3c
 8001962:	f001 f86f 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001966:	2003      	movs	r0, #3
 8001968:	f001 f90a 	bl	8002b80 <io_coil_read>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <display_StatusPage+0x1fa>
 8001972:	4a50      	ldr	r2, [pc, #320]	@ (8001ab4 <display_StatusPage+0x338>)
 8001974:	e000      	b.n	8001978 <display_StatusPage+0x1fc>
 8001976:	4a50      	ldr	r2, [pc, #320]	@ (8001ab8 <display_StatusPage+0x33c>)
 8001978:	f107 0318 	add.w	r3, r7, #24
 800197c:	4952      	ldr	r1, [pc, #328]	@ (8001ac8 <display_StatusPage+0x34c>)
 800197e:	4618      	mov	r0, r3
 8001980:	f017 f9b2 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001984:	4b45      	ldr	r3, [pc, #276]	@ (8001a9c <display_StatusPage+0x320>)
 8001986:	f107 0018 	add.w	r0, r7, #24
 800198a:	2201      	movs	r2, #1
 800198c:	9200      	str	r2, [sp, #0]
 800198e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001990:	f001 f832 	bl	80029f8 <ssd1306_WriteString>
			break;
 8001994:	e340      	b.n	8002018 <display_StatusPage+0x89c>
		case 2:
			ssd1306_Fill(Black);
 8001996:	2000      	movs	r0, #0
 8001998:	f000 ff08 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800199c:	2100      	movs	r1, #0
 800199e:	2004      	movs	r0, #4
 80019a0:	f001 f850 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80019a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001a90 <display_StatusPage+0x314>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	9200      	str	r2, [sp, #0]
 80019aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019ac:	4847      	ldr	r0, [pc, #284]	@ (8001acc <display_StatusPage+0x350>)
 80019ae:	f001 f823 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019b2:	2119      	movs	r1, #25
 80019b4:	2002      	movs	r0, #2
 80019b6:	f001 f845 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019ba:	2000      	movs	r0, #0
 80019bc:	f001 f9a0 	bl	8002d00 <io_discrete_in_read>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <display_StatusPage+0x24e>
 80019c6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab4 <display_StatusPage+0x338>)
 80019c8:	e000      	b.n	80019cc <display_StatusPage+0x250>
 80019ca:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab8 <display_StatusPage+0x33c>)
 80019cc:	f107 0318 	add.w	r3, r7, #24
 80019d0:	493a      	ldr	r1, [pc, #232]	@ (8001abc <display_StatusPage+0x340>)
 80019d2:	4618      	mov	r0, r3
 80019d4:	f017 f988 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019d8:	4b30      	ldr	r3, [pc, #192]	@ (8001a9c <display_StatusPage+0x320>)
 80019da:	f107 0018 	add.w	r0, r7, #24
 80019de:	2201      	movs	r2, #1
 80019e0:	9200      	str	r2, [sp, #0]
 80019e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019e4:	f001 f808 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019e8:	2128      	movs	r1, #40	@ 0x28
 80019ea:	2002      	movs	r0, #2
 80019ec:	f001 f82a 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019f0:	2001      	movs	r0, #1
 80019f2:	f001 f985 	bl	8002d00 <io_discrete_in_read>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <display_StatusPage+0x284>
 80019fc:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <display_StatusPage+0x338>)
 80019fe:	e000      	b.n	8001a02 <display_StatusPage+0x286>
 8001a00:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab8 <display_StatusPage+0x33c>)
 8001a02:	f107 0318 	add.w	r3, r7, #24
 8001a06:	492e      	ldr	r1, [pc, #184]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f017 f96d 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <display_StatusPage+0x320>)
 8001a10:	f107 0018 	add.w	r0, r7, #24
 8001a14:	2201      	movs	r2, #1
 8001a16:	9200      	str	r2, [sp, #0]
 8001a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a1a:	f000 ffed 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a1e:	2119      	movs	r1, #25
 8001a20:	203c      	movs	r0, #60	@ 0x3c
 8001a22:	f001 f80f 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a26:	2002      	movs	r0, #2
 8001a28:	f001 f96a 	bl	8002d00 <io_discrete_in_read>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <display_StatusPage+0x2ba>
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <display_StatusPage+0x338>)
 8001a34:	e000      	b.n	8001a38 <display_StatusPage+0x2bc>
 8001a36:	4a20      	ldr	r2, [pc, #128]	@ (8001ab8 <display_StatusPage+0x33c>)
 8001a38:	f107 0318 	add.w	r3, r7, #24
 8001a3c:	4921      	ldr	r1, [pc, #132]	@ (8001ac4 <display_StatusPage+0x348>)
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f017 f952 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <display_StatusPage+0x320>)
 8001a46:	f107 0018 	add.w	r0, r7, #24
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	9200      	str	r2, [sp, #0]
 8001a4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a50:	f000 ffd2 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a54:	2128      	movs	r1, #40	@ 0x28
 8001a56:	203c      	movs	r0, #60	@ 0x3c
 8001a58:	f000 fff4 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	f001 f94f 	bl	8002d00 <io_discrete_in_read>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <display_StatusPage+0x2f0>
 8001a68:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <display_StatusPage+0x338>)
 8001a6a:	e000      	b.n	8001a6e <display_StatusPage+0x2f2>
 8001a6c:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <display_StatusPage+0x33c>)
 8001a6e:	f107 0318 	add.w	r3, r7, #24
 8001a72:	4915      	ldr	r1, [pc, #84]	@ (8001ac8 <display_StatusPage+0x34c>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f017 f937 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a7a:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <display_StatusPage+0x320>)
 8001a7c:	f107 0018 	add.w	r0, r7, #24
 8001a80:	2201      	movs	r2, #1
 8001a82:	9200      	str	r2, [sp, #0]
 8001a84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a86:	f000 ffb7 	bl	80029f8 <ssd1306_WriteString>
			break;
 8001a8a:	e2c5      	b.n	8002018 <display_StatusPage+0x89c>
 8001a8c:	20000646 	.word	0x20000646
 8001a90:	0801cefc 	.word	0x0801cefc
 8001a94:	0801af80 	.word	0x0801af80
 8001a98:	0801af88 	.word	0x0801af88
 8001a9c:	0801cee4 	.word	0x0801cee4
 8001aa0:	0801af9c 	.word	0x0801af9c
 8001aa4:	0801afac 	.word	0x0801afac
 8001aa8:	447a0000 	.word	0x447a0000
 8001aac:	0801afbc 	.word	0x0801afbc
 8001ab0:	0801afcc 	.word	0x0801afcc
 8001ab4:	0801afd4 	.word	0x0801afd4
 8001ab8:	0801afd8 	.word	0x0801afd8
 8001abc:	0801afdc 	.word	0x0801afdc
 8001ac0:	0801afe4 	.word	0x0801afe4
 8001ac4:	0801afec 	.word	0x0801afec
 8001ac8:	0801aff4 	.word	0x0801aff4
 8001acc:	0801affc 	.word	0x0801affc
		case 3:
			ssd1306_Fill(Black);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f000 fe6b 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2002      	movs	r0, #2
 8001ada:	f000 ffb3 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ade:	4bb9      	ldr	r3, [pc, #740]	@ (8001dc4 <display_StatusPage+0x648>)
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	9200      	str	r2, [sp, #0]
 8001ae4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae6:	48b8      	ldr	r0, [pc, #736]	@ (8001dc8 <display_StatusPage+0x64c>)
 8001ae8:	f000 ff86 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001aec:	2119      	movs	r1, #25
 8001aee:	2002      	movs	r0, #2
 8001af0:	f000 ffa8 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001af4:	2000      	movs	r0, #0
 8001af6:	f001 fb4b 	bl	8003190 <io_holding_reg_read>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	f107 0318 	add.w	r3, r7, #24
 8001b02:	49b2      	ldr	r1, [pc, #712]	@ (8001dcc <display_StatusPage+0x650>)
 8001b04:	4618      	mov	r0, r3
 8001b06:	f017 f8ef 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b0a:	4bb1      	ldr	r3, [pc, #708]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b0c:	f107 0018 	add.w	r0, r7, #24
 8001b10:	2201      	movs	r2, #1
 8001b12:	9200      	str	r2, [sp, #0]
 8001b14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b16:	f000 ff6f 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b1a:	2128      	movs	r1, #40	@ 0x28
 8001b1c:	2002      	movs	r0, #2
 8001b1e:	f000 ff91 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b22:	2001      	movs	r0, #1
 8001b24:	f001 fb34 	bl	8003190 <io_holding_reg_read>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	f107 0318 	add.w	r3, r7, #24
 8001b30:	49a8      	ldr	r1, [pc, #672]	@ (8001dd4 <display_StatusPage+0x658>)
 8001b32:	4618      	mov	r0, r3
 8001b34:	f017 f8d8 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b38:	4ba5      	ldr	r3, [pc, #660]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b3a:	f107 0018 	add.w	r0, r7, #24
 8001b3e:	2201      	movs	r2, #1
 8001b40:	9200      	str	r2, [sp, #0]
 8001b42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b44:	f000 ff58 	bl	80029f8 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b48:	e266      	b.n	8002018 <display_StatusPage+0x89c>
		case 4:
			ssd1306_Fill(Black);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f000 fe2e 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b50:	2100      	movs	r1, #0
 8001b52:	2002      	movs	r0, #2
 8001b54:	f000 ff76 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b58:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc4 <display_StatusPage+0x648>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	9200      	str	r2, [sp, #0]
 8001b5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b60:	4899      	ldr	r0, [pc, #612]	@ (8001dc8 <display_StatusPage+0x64c>)
 8001b62:	f000 ff49 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b66:	2119      	movs	r1, #25
 8001b68:	2002      	movs	r0, #2
 8001b6a:	f000 ff6b 	bl	8002a44 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b6e:	f107 0317 	add.w	r3, r7, #23
 8001b72:	4619      	mov	r1, r3
 8001b74:	2000      	movs	r0, #0
 8001b76:	f001 fbed 	bl	8003354 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <display_StatusPage+0x408>
 8001b80:	4a95      	ldr	r2, [pc, #596]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b82:	e000      	b.n	8001b86 <display_StatusPage+0x40a>
 8001b84:	4a95      	ldr	r2, [pc, #596]	@ (8001ddc <display_StatusPage+0x660>)
 8001b86:	f107 0318 	add.w	r3, r7, #24
 8001b8a:	4995      	ldr	r1, [pc, #596]	@ (8001de0 <display_StatusPage+0x664>)
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f017 f8ab 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b92:	4b8f      	ldr	r3, [pc, #572]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b94:	f107 0018 	add.w	r0, r7, #24
 8001b98:	2201      	movs	r2, #1
 8001b9a:	9200      	str	r2, [sp, #0]
 8001b9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9e:	f000 ff2b 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ba2:	2128      	movs	r1, #40	@ 0x28
 8001ba4:	2002      	movs	r0, #2
 8001ba6:	f000 ff4d 	bl	8002a44 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001baa:	f107 0316 	add.w	r3, r7, #22
 8001bae:	4619      	mov	r1, r3
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f001 fbcf 	bl	8003354 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001bb6:	7dbb      	ldrb	r3, [r7, #22]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <display_StatusPage+0x444>
 8001bbc:	4a86      	ldr	r2, [pc, #536]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001bbe:	e000      	b.n	8001bc2 <display_StatusPage+0x446>
 8001bc0:	4a86      	ldr	r2, [pc, #536]	@ (8001ddc <display_StatusPage+0x660>)
 8001bc2:	f107 0318 	add.w	r3, r7, #24
 8001bc6:	4987      	ldr	r1, [pc, #540]	@ (8001de4 <display_StatusPage+0x668>)
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f017 f88d 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bce:	4b80      	ldr	r3, [pc, #512]	@ (8001dd0 <display_StatusPage+0x654>)
 8001bd0:	f107 0018 	add.w	r0, r7, #24
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bda:	f000 ff0d 	bl	80029f8 <ssd1306_WriteString>

			break;
 8001bde:	e21b      	b.n	8002018 <display_StatusPage+0x89c>
		case 5:
			ssd1306_Fill(Black);
 8001be0:	2000      	movs	r0, #0
 8001be2:	f000 fde3 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001be6:	2100      	movs	r1, #0
 8001be8:	200c      	movs	r0, #12
 8001bea:	f000 ff2b 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bee:	4b75      	ldr	r3, [pc, #468]	@ (8001dc4 <display_StatusPage+0x648>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	9200      	str	r2, [sp, #0]
 8001bf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf6:	487c      	ldr	r0, [pc, #496]	@ (8001de8 <display_StatusPage+0x66c>)
 8001bf8:	f000 fefe 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001bfc:	2119      	movs	r1, #25
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f000 ff20 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001c04:	2000      	movs	r0, #0
 8001c06:	f001 fdd1 	bl	80037ac <io_input_reg_read>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f107 0318 	add.w	r3, r7, #24
 8001c12:	496e      	ldr	r1, [pc, #440]	@ (8001dcc <display_StatusPage+0x650>)
 8001c14:	4618      	mov	r0, r3
 8001c16:	f017 f867 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001dd0 <display_StatusPage+0x654>)
 8001c1c:	f107 0018 	add.w	r0, r7, #24
 8001c20:	2201      	movs	r2, #1
 8001c22:	9200      	str	r2, [sp, #0]
 8001c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c26:	f000 fee7 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c2a:	2128      	movs	r1, #40	@ 0x28
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	f000 ff09 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c32:	2001      	movs	r0, #1
 8001c34:	f001 fdba 	bl	80037ac <io_input_reg_read>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f107 0318 	add.w	r3, r7, #24
 8001c40:	4964      	ldr	r1, [pc, #400]	@ (8001dd4 <display_StatusPage+0x658>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f017 f850 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c48:	4b61      	ldr	r3, [pc, #388]	@ (8001dd0 <display_StatusPage+0x654>)
 8001c4a:	f107 0018 	add.w	r0, r7, #24
 8001c4e:	2201      	movs	r2, #1
 8001c50:	9200      	str	r2, [sp, #0]
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	f000 fed0 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c58:	2119      	movs	r1, #25
 8001c5a:	203c      	movs	r0, #60	@ 0x3c
 8001c5c:	f000 fef2 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c60:	2002      	movs	r0, #2
 8001c62:	f001 fda3 	bl	80037ac <io_input_reg_read>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461a      	mov	r2, r3
 8001c6a:	f107 0318 	add.w	r3, r7, #24
 8001c6e:	495f      	ldr	r1, [pc, #380]	@ (8001dec <display_StatusPage+0x670>)
 8001c70:	4618      	mov	r0, r3
 8001c72:	f017 f839 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c76:	4b56      	ldr	r3, [pc, #344]	@ (8001dd0 <display_StatusPage+0x654>)
 8001c78:	f107 0018 	add.w	r0, r7, #24
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	9200      	str	r2, [sp, #0]
 8001c80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c82:	f000 feb9 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c86:	2128      	movs	r1, #40	@ 0x28
 8001c88:	203c      	movs	r0, #60	@ 0x3c
 8001c8a:	f000 fedb 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c8e:	2003      	movs	r0, #3
 8001c90:	f001 fd8c 	bl	80037ac <io_input_reg_read>
 8001c94:	4603      	mov	r3, r0
 8001c96:	461a      	mov	r2, r3
 8001c98:	f107 0318 	add.w	r3, r7, #24
 8001c9c:	4954      	ldr	r1, [pc, #336]	@ (8001df0 <display_StatusPage+0x674>)
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f017 f822 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd0 <display_StatusPage+0x654>)
 8001ca6:	f107 0018 	add.w	r0, r7, #24
 8001caa:	2201      	movs	r2, #1
 8001cac:	9200      	str	r2, [sp, #0]
 8001cae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb0:	f000 fea2 	bl	80029f8 <ssd1306_WriteString>
			break;
 8001cb4:	e1b0      	b.n	8002018 <display_StatusPage+0x89c>
		case 6:
			ssd1306_Fill(Black);
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f000 fd78 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	200c      	movs	r0, #12
 8001cc0:	f000 fec0 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc4 <display_StatusPage+0x648>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	9200      	str	r2, [sp, #0]
 8001cca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ccc:	4846      	ldr	r0, [pc, #280]	@ (8001de8 <display_StatusPage+0x66c>)
 8001cce:	f000 fe93 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cd2:	2119      	movs	r1, #25
 8001cd4:	2002      	movs	r0, #2
 8001cd6:	f000 feb5 	bl	8002a44 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001cda:	f107 0315 	add.w	r3, r7, #21
 8001cde:	4619      	mov	r1, r3
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f001 fe2f 	bl	8003944 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ce6:	7d7b      	ldrb	r3, [r7, #21]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <display_StatusPage+0x574>
 8001cec:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001cee:	e000      	b.n	8001cf2 <display_StatusPage+0x576>
 8001cf0:	4a3a      	ldr	r2, [pc, #232]	@ (8001ddc <display_StatusPage+0x660>)
 8001cf2:	f107 0318 	add.w	r3, r7, #24
 8001cf6:	493a      	ldr	r1, [pc, #232]	@ (8001de0 <display_StatusPage+0x664>)
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f016 fff5 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cfe:	4b34      	ldr	r3, [pc, #208]	@ (8001dd0 <display_StatusPage+0x654>)
 8001d00:	f107 0018 	add.w	r0, r7, #24
 8001d04:	2201      	movs	r2, #1
 8001d06:	9200      	str	r2, [sp, #0]
 8001d08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d0a:	f000 fe75 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d0e:	2128      	movs	r1, #40	@ 0x28
 8001d10:	2002      	movs	r0, #2
 8001d12:	f000 fe97 	bl	8002a44 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f001 fe11 	bl	8003944 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d22:	7d3b      	ldrb	r3, [r7, #20]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <display_StatusPage+0x5b0>
 8001d28:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d2a:	e000      	b.n	8001d2e <display_StatusPage+0x5b2>
 8001d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ddc <display_StatusPage+0x660>)
 8001d2e:	f107 0318 	add.w	r3, r7, #24
 8001d32:	492c      	ldr	r1, [pc, #176]	@ (8001de4 <display_StatusPage+0x668>)
 8001d34:	4618      	mov	r0, r3
 8001d36:	f016 ffd7 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d3a:	4b25      	ldr	r3, [pc, #148]	@ (8001dd0 <display_StatusPage+0x654>)
 8001d3c:	f107 0018 	add.w	r0, r7, #24
 8001d40:	2201      	movs	r2, #1
 8001d42:	9200      	str	r2, [sp, #0]
 8001d44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d46:	f000 fe57 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d4a:	2119      	movs	r1, #25
 8001d4c:	203c      	movs	r0, #60	@ 0x3c
 8001d4e:	f000 fe79 	bl	8002a44 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d52:	f107 0313 	add.w	r3, r7, #19
 8001d56:	4619      	mov	r1, r3
 8001d58:	2002      	movs	r0, #2
 8001d5a:	f001 fdf3 	bl	8003944 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d5e:	7cfb      	ldrb	r3, [r7, #19]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <display_StatusPage+0x5ec>
 8001d64:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d66:	e000      	b.n	8001d6a <display_StatusPage+0x5ee>
 8001d68:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <display_StatusPage+0x660>)
 8001d6a:	f107 0318 	add.w	r3, r7, #24
 8001d6e:	4921      	ldr	r1, [pc, #132]	@ (8001df4 <display_StatusPage+0x678>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f016 ffb9 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d76:	4b16      	ldr	r3, [pc, #88]	@ (8001dd0 <display_StatusPage+0x654>)
 8001d78:	f107 0018 	add.w	r0, r7, #24
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	9200      	str	r2, [sp, #0]
 8001d80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d82:	f000 fe39 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d86:	2128      	movs	r1, #40	@ 0x28
 8001d88:	203c      	movs	r0, #60	@ 0x3c
 8001d8a:	f000 fe5b 	bl	8002a44 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d8e:	f107 0312 	add.w	r3, r7, #18
 8001d92:	4619      	mov	r1, r3
 8001d94:	2003      	movs	r0, #3
 8001d96:	f001 fdd5 	bl	8003944 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d9a:	7cbb      	ldrb	r3, [r7, #18]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <display_StatusPage+0x628>
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001da2:	e000      	b.n	8001da6 <display_StatusPage+0x62a>
 8001da4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <display_StatusPage+0x660>)
 8001da6:	f107 0318 	add.w	r3, r7, #24
 8001daa:	4913      	ldr	r1, [pc, #76]	@ (8001df8 <display_StatusPage+0x67c>)
 8001dac:	4618      	mov	r0, r3
 8001dae:	f016 ff9b 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <display_StatusPage+0x654>)
 8001db4:	f107 0018 	add.w	r0, r7, #24
 8001db8:	2201      	movs	r2, #1
 8001dba:	9200      	str	r2, [sp, #0]
 8001dbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dbe:	f000 fe1b 	bl	80029f8 <ssd1306_WriteString>

			break;
 8001dc2:	e129      	b.n	8002018 <display_StatusPage+0x89c>
 8001dc4:	0801cefc 	.word	0x0801cefc
 8001dc8:	0801b008 	.word	0x0801b008
 8001dcc:	0801b014 	.word	0x0801b014
 8001dd0:	0801cee4 	.word	0x0801cee4
 8001dd4:	0801b01c 	.word	0x0801b01c
 8001dd8:	0801b024 	.word	0x0801b024
 8001ddc:	0801b02c 	.word	0x0801b02c
 8001de0:	0801afdc 	.word	0x0801afdc
 8001de4:	0801afe4 	.word	0x0801afe4
 8001de8:	0801b034 	.word	0x0801b034
 8001dec:	0801b040 	.word	0x0801b040
 8001df0:	0801b048 	.word	0x0801b048
 8001df4:	0801afec 	.word	0x0801afec
 8001df8:	0801aff4 	.word	0x0801aff4
		case 7:
			ssd1306_Fill(Black);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f000 fcd5 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001e02:	2100      	movs	r1, #0
 8001e04:	2007      	movs	r0, #7
 8001e06:	f000 fe1d 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001e0a:	4b91      	ldr	r3, [pc, #580]	@ (8002050 <display_StatusPage+0x8d4>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	9200      	str	r2, [sp, #0]
 8001e10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e12:	4890      	ldr	r0, [pc, #576]	@ (8002054 <display_StatusPage+0x8d8>)
 8001e14:	f000 fdf0 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e18:	2119      	movs	r1, #25
 8001e1a:	2002      	movs	r0, #2
 8001e1c:	f000 fe12 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e20:	f7ff fa34 	bl	800128c <automation_get_rule_count>
 8001e24:	4603      	mov	r3, r0
 8001e26:	461a      	mov	r2, r3
 8001e28:	f107 0318 	add.w	r3, r7, #24
 8001e2c:	498a      	ldr	r1, [pc, #552]	@ (8002058 <display_StatusPage+0x8dc>)
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f016 ff5a 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e34:	4b89      	ldr	r3, [pc, #548]	@ (800205c <display_StatusPage+0x8e0>)
 8001e36:	f107 0018 	add.w	r0, r7, #24
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	9200      	str	r2, [sp, #0]
 8001e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e40:	f000 fdda 	bl	80029f8 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	823b      	strh	r3, [r7, #16]
			uint16_t virtHolding = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	81fb      	strh	r3, [r7, #14]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e4c:	f107 0310 	add.w	r3, r7, #16
 8001e50:	4619      	mov	r1, r3
 8001e52:	2000      	movs	r0, #0
 8001e54:	f002 f814 	bl	8003e80 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e58:	f107 030e 	add.w	r3, r7, #14
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	2001      	movs	r0, #1
 8001e60:	f002 f80e 	bl	8003e80 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e64:	2128      	movs	r1, #40	@ 0x28
 8001e66:	2002      	movs	r0, #2
 8001e68:	f000 fdec 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e6c:	8a3b      	ldrh	r3, [r7, #16]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	f107 0318 	add.w	r3, r7, #24
 8001e74:	497a      	ldr	r1, [pc, #488]	@ (8002060 <display_StatusPage+0x8e4>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	f016 ff36 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e7c:	4b77      	ldr	r3, [pc, #476]	@ (800205c <display_StatusPage+0x8e0>)
 8001e7e:	f107 0018 	add.w	r0, r7, #24
 8001e82:	2201      	movs	r2, #1
 8001e84:	9200      	str	r2, [sp, #0]
 8001e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e88:	f000 fdb6 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e8c:	2137      	movs	r1, #55	@ 0x37
 8001e8e:	2002      	movs	r0, #2
 8001e90:	f000 fdd8 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e94:	89fb      	ldrh	r3, [r7, #14]
 8001e96:	461a      	mov	r2, r3
 8001e98:	f107 0318 	add.w	r3, r7, #24
 8001e9c:	4971      	ldr	r1, [pc, #452]	@ (8002064 <display_StatusPage+0x8e8>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f016 ff22 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ea4:	4b6d      	ldr	r3, [pc, #436]	@ (800205c <display_StatusPage+0x8e0>)
 8001ea6:	f107 0018 	add.w	r0, r7, #24
 8001eaa:	2201      	movs	r2, #1
 8001eac:	9200      	str	r2, [sp, #0]
 8001eae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb0:	f000 fda2 	bl	80029f8 <ssd1306_WriteString>
			break;
 8001eb4:	e0b0      	b.n	8002018 <display_StatusPage+0x89c>
		case 8:
			ssd1306_Fill(Black);
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f000 fc78 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	2032      	movs	r0, #50	@ 0x32
 8001ec0:	f000 fdc0 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001ec4:	4b62      	ldr	r3, [pc, #392]	@ (8002050 <display_StatusPage+0x8d4>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	9200      	str	r2, [sp, #0]
 8001eca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ecc:	4866      	ldr	r0, [pc, #408]	@ (8002068 <display_StatusPage+0x8ec>)
 8001ece:	f000 fd93 	bl	80029f8 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f005 fe53 	bl	8007b80 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001eda:	2119      	movs	r1, #25
 8001edc:	2002      	movs	r0, #2
 8001ede:	f000 fdb1 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001ee2:	79bb      	ldrb	r3, [r7, #6]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	797b      	ldrb	r3, [r7, #5]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	793b      	ldrb	r3, [r7, #4]
 8001eec:	f107 0018 	add.w	r0, r7, #24
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	495d      	ldr	r1, [pc, #372]	@ (800206c <display_StatusPage+0x8f0>)
 8001ef6:	f016 fef7 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001efa:	4b58      	ldr	r3, [pc, #352]	@ (800205c <display_StatusPage+0x8e0>)
 8001efc:	f107 0018 	add.w	r0, r7, #24
 8001f00:	2201      	movs	r2, #1
 8001f02:	9200      	str	r2, [sp, #0]
 8001f04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f06:	f000 fd77 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f0a:	2128      	movs	r1, #40	@ 0x28
 8001f0c:	2002      	movs	r0, #2
 8001f0e:	f000 fd99 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f12:	7a3b      	ldrb	r3, [r7, #8]
 8001f14:	461a      	mov	r2, r3
 8001f16:	7a7b      	ldrb	r3, [r7, #9]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	7abb      	ldrb	r3, [r7, #10]
 8001f1c:	f107 0018 	add.w	r0, r7, #24
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	460b      	mov	r3, r1
 8001f24:	4952      	ldr	r1, [pc, #328]	@ (8002070 <display_StatusPage+0x8f4>)
 8001f26:	f016 fedf 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f2a:	4b4c      	ldr	r3, [pc, #304]	@ (800205c <display_StatusPage+0x8e0>)
 8001f2c:	f107 0018 	add.w	r0, r7, #24
 8001f30:	2201      	movs	r2, #1
 8001f32:	9200      	str	r2, [sp, #0]
 8001f34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f36:	f000 fd5f 	bl	80029f8 <ssd1306_WriteString>
			break;
 8001f3a:	e06d      	b.n	8002018 <display_StatusPage+0x89c>
		case 9:
			ssd1306_Fill(Black);
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f000 fc35 	bl	80027ac <ssd1306_Fill>
			ssd1306_SetCursor(5, 0);
 8001f42:	2100      	movs	r1, #0
 8001f44:	2005      	movs	r0, #5
 8001f46:	f000 fd7d 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Emerg. Stop", Font_11x18, White);
 8001f4a:	4b41      	ldr	r3, [pc, #260]	@ (8002050 <display_StatusPage+0x8d4>)
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	9200      	str	r2, [sp, #0]
 8001f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f52:	4848      	ldr	r0, [pc, #288]	@ (8002074 <display_StatusPage+0x8f8>)
 8001f54:	f000 fd50 	bl	80029f8 <ssd1306_WriteString>

			bool defined = emergencyStop_isDefined();
 8001f58:	f000 ff46 	bl	8002de8 <emergencyStop_isDefined>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

			ssd1306_SetCursor(2, 25);
 8001f62:	2119      	movs	r1, #25
 8001f64:	2002      	movs	r0, #2
 8001f66:	f000 fd6d 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "Enabled: %s", defined ? "true" : "false");
 8001f6a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <display_StatusPage+0x7fa>
 8001f72:	4a41      	ldr	r2, [pc, #260]	@ (8002078 <display_StatusPage+0x8fc>)
 8001f74:	e000      	b.n	8001f78 <display_StatusPage+0x7fc>
 8001f76:	4a41      	ldr	r2, [pc, #260]	@ (800207c <display_StatusPage+0x900>)
 8001f78:	f107 0318 	add.w	r3, r7, #24
 8001f7c:	4940      	ldr	r1, [pc, #256]	@ (8002080 <display_StatusPage+0x904>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f016 feb2 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f84:	4b35      	ldr	r3, [pc, #212]	@ (800205c <display_StatusPage+0x8e0>)
 8001f86:	f107 0018 	add.w	r0, r7, #24
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	9200      	str	r2, [sp, #0]
 8001f8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f90:	f000 fd32 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f94:	2128      	movs	r1, #40	@ 0x28
 8001f96:	2002      	movs	r0, #2
 8001f98:	f000 fd54 	bl	8002a44 <ssd1306_SetCursor>
			if (defined) {
 8001f9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00a      	beq.n	8001fba <display_StatusPage+0x83e>
			    sprintf(buf, "D. Input: %u", emergencyStop_getChannel());
 8001fa4:	f000 ff2c 	bl	8002e00 <emergencyStop_getChannel>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	461a      	mov	r2, r3
 8001fac:	f107 0318 	add.w	r3, r7, #24
 8001fb0:	4934      	ldr	r1, [pc, #208]	@ (8002084 <display_StatusPage+0x908>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f016 fe98 	bl	8018ce8 <siprintf>
 8001fb8:	e005      	b.n	8001fc6 <display_StatusPage+0x84a>
			} else {
			    sprintf(buf, "D. Input: -");
 8001fba:	f107 0318 	add.w	r3, r7, #24
 8001fbe:	4932      	ldr	r1, [pc, #200]	@ (8002088 <display_StatusPage+0x90c>)
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f016 fe91 	bl	8018ce8 <siprintf>
			}
			ssd1306_WriteString(buf, Font_6x8, White);
 8001fc6:	4b25      	ldr	r3, [pc, #148]	@ (800205c <display_StatusPage+0x8e0>)
 8001fc8:	f107 0018 	add.w	r0, r7, #24
 8001fcc:	2201      	movs	r2, #1
 8001fce:	9200      	str	r2, [sp, #0]
 8001fd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fd2:	f000 fd11 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001fd6:	2137      	movs	r1, #55	@ 0x37
 8001fd8:	2002      	movs	r0, #2
 8001fda:	f000 fd33 	bl	8002a44 <ssd1306_SetCursor>
			sprintf(buf, "Input Mode: %s", defined ? (emergencyStop_getInputMode() == EMERGENCY_STOP_NO ? "NO" : "NC") : "-");
 8001fde:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d008      	beq.n	8001ff8 <display_StatusPage+0x87c>
 8001fe6:	f000 ff17 	bl	8002e18 <emergencyStop_getInputMode>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <display_StatusPage+0x878>
 8001ff0:	4b26      	ldr	r3, [pc, #152]	@ (800208c <display_StatusPage+0x910>)
 8001ff2:	e002      	b.n	8001ffa <display_StatusPage+0x87e>
 8001ff4:	4b26      	ldr	r3, [pc, #152]	@ (8002090 <display_StatusPage+0x914>)
 8001ff6:	e000      	b.n	8001ffa <display_StatusPage+0x87e>
 8001ff8:	4b26      	ldr	r3, [pc, #152]	@ (8002094 <display_StatusPage+0x918>)
 8001ffa:	f107 0018 	add.w	r0, r7, #24
 8001ffe:	461a      	mov	r2, r3
 8002000:	4925      	ldr	r1, [pc, #148]	@ (8002098 <display_StatusPage+0x91c>)
 8002002:	f016 fe71 	bl	8018ce8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8002006:	4b15      	ldr	r3, [pc, #84]	@ (800205c <display_StatusPage+0x8e0>)
 8002008:	f107 0018 	add.w	r0, r7, #24
 800200c:	2201      	movs	r2, #1
 800200e:	9200      	str	r2, [sp, #0]
 8002010:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002012:	f000 fcf1 	bl	80029f8 <ssd1306_WriteString>
			break;
 8002016:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8002018:	2138      	movs	r1, #56	@ 0x38
 800201a:	206e      	movs	r0, #110	@ 0x6e
 800201c:	f000 fd12 	bl	8002a44 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8002020:	4b1e      	ldr	r3, [pc, #120]	@ (800209c <display_StatusPage+0x920>)
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	461a      	mov	r2, r3
 8002026:	4b1e      	ldr	r3, [pc, #120]	@ (80020a0 <display_StatusPage+0x924>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	f107 0018 	add.w	r0, r7, #24
 800202e:	491d      	ldr	r1, [pc, #116]	@ (80020a4 <display_StatusPage+0x928>)
 8002030:	f016 fe5a 	bl	8018ce8 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8002034:	4b09      	ldr	r3, [pc, #36]	@ (800205c <display_StatusPage+0x8e0>)
 8002036:	f107 0018 	add.w	r0, r7, #24
 800203a:	2201      	movs	r2, #1
 800203c:	9200      	str	r2, [sp, #0]
 800203e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002040:	f000 fcda 	bl	80029f8 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002044:	f000 fbca 	bl	80027dc <ssd1306_UpdateScreen>
}
 8002048:	bf00      	nop
 800204a:	3740      	adds	r7, #64	@ 0x40
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	0801cefc 	.word	0x0801cefc
 8002054:	0801b050 	.word	0x0801b050
 8002058:	0801b05c 	.word	0x0801b05c
 800205c:	0801cee4 	.word	0x0801cee4
 8002060:	0801b068 	.word	0x0801b068
 8002064:	0801b078 	.word	0x0801b078
 8002068:	0801b08c 	.word	0x0801b08c
 800206c:	0801b090 	.word	0x0801b090
 8002070:	0801b0a0 	.word	0x0801b0a0
 8002074:	0801b0b4 	.word	0x0801b0b4
 8002078:	0801b0c0 	.word	0x0801b0c0
 800207c:	0801b0c8 	.word	0x0801b0c8
 8002080:	0801b0d0 	.word	0x0801b0d0
 8002084:	0801b0dc 	.word	0x0801b0dc
 8002088:	0801b0ec 	.word	0x0801b0ec
 800208c:	0801b0f8 	.word	0x0801b0f8
 8002090:	0801b0fc 	.word	0x0801b0fc
 8002094:	0801b100 	.word	0x0801b100
 8002098:	0801b104 	.word	0x0801b104
 800209c:	20000646 	.word	0x20000646
 80020a0:	20000000 	.word	0x20000000
 80020a4:	0801b114 	.word	0x0801b114

080020a8 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 80020b2:	2000      	movs	r0, #0
 80020b4:	f000 fb7a 	bl	80027ac <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 80020b8:	2100      	movs	r1, #0
 80020ba:	2019      	movs	r0, #25
 80020bc:	f000 fcc2 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 80020c0:	4b3b      	ldr	r3, [pc, #236]	@ (80021b0 <display_FactoryResetPage+0x108>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	9200      	str	r2, [sp, #0]
 80020c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c8:	483a      	ldr	r0, [pc, #232]	@ (80021b4 <display_FactoryResetPage+0x10c>)
 80020ca:	f000 fc95 	bl	80029f8 <ssd1306_WriteString>

	switch (page) {
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d867      	bhi.n	80021a4 <display_FactoryResetPage+0xfc>
 80020d4:	a201      	add	r2, pc, #4	@ (adr r2, 80020dc <display_FactoryResetPage+0x34>)
 80020d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020da:	bf00      	nop
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	0800211b 	.word	0x0800211b
 80020e4:	08002149 	.word	0x08002149
 80020e8:	08002177 	.word	0x08002177
		case 0:
			ssd1306_SetCursor(2, 25);
 80020ec:	2119      	movs	r1, #25
 80020ee:	2002      	movs	r0, #2
 80020f0:	f000 fca8 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 80020f4:	4b30      	ldr	r3, [pc, #192]	@ (80021b8 <display_FactoryResetPage+0x110>)
 80020f6:	2201      	movs	r2, #1
 80020f8:	9200      	str	r2, [sp, #0]
 80020fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020fc:	482f      	ldr	r0, [pc, #188]	@ (80021bc <display_FactoryResetPage+0x114>)
 80020fe:	f000 fc7b 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002102:	2128      	movs	r1, #40	@ 0x28
 8002104:	2002      	movs	r0, #2
 8002106:	f000 fc9d 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 800210a:	4b2b      	ldr	r3, [pc, #172]	@ (80021b8 <display_FactoryResetPage+0x110>)
 800210c:	2201      	movs	r2, #1
 800210e:	9200      	str	r2, [sp, #0]
 8002110:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002112:	482b      	ldr	r0, [pc, #172]	@ (80021c0 <display_FactoryResetPage+0x118>)
 8002114:	f000 fc70 	bl	80029f8 <ssd1306_WriteString>
			break;
 8002118:	e044      	b.n	80021a4 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 800211a:	2119      	movs	r1, #25
 800211c:	2002      	movs	r0, #2
 800211e:	f000 fc91 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8002122:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <display_FactoryResetPage+0x110>)
 8002124:	2201      	movs	r2, #1
 8002126:	9200      	str	r2, [sp, #0]
 8002128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800212a:	4826      	ldr	r0, [pc, #152]	@ (80021c4 <display_FactoryResetPage+0x11c>)
 800212c:	f000 fc64 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002130:	2128      	movs	r1, #40	@ 0x28
 8002132:	2002      	movs	r0, #2
 8002134:	f000 fc86 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002138:	4b1f      	ldr	r3, [pc, #124]	@ (80021b8 <display_FactoryResetPage+0x110>)
 800213a:	2201      	movs	r2, #1
 800213c:	9200      	str	r2, [sp, #0]
 800213e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002140:	4821      	ldr	r0, [pc, #132]	@ (80021c8 <display_FactoryResetPage+0x120>)
 8002142:	f000 fc59 	bl	80029f8 <ssd1306_WriteString>
			break;
 8002146:	e02d      	b.n	80021a4 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8002148:	2119      	movs	r1, #25
 800214a:	2002      	movs	r0, #2
 800214c:	f000 fc7a 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8002150:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <display_FactoryResetPage+0x110>)
 8002152:	2201      	movs	r2, #1
 8002154:	9200      	str	r2, [sp, #0]
 8002156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002158:	481c      	ldr	r0, [pc, #112]	@ (80021cc <display_FactoryResetPage+0x124>)
 800215a:	f000 fc4d 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800215e:	2128      	movs	r1, #40	@ 0x28
 8002160:	2002      	movs	r0, #2
 8002162:	f000 fc6f 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002166:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <display_FactoryResetPage+0x110>)
 8002168:	2201      	movs	r2, #1
 800216a:	9200      	str	r2, [sp, #0]
 800216c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800216e:	4816      	ldr	r0, [pc, #88]	@ (80021c8 <display_FactoryResetPage+0x120>)
 8002170:	f000 fc42 	bl	80029f8 <ssd1306_WriteString>
			break;
 8002174:	e016      	b.n	80021a4 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8002176:	2119      	movs	r1, #25
 8002178:	2002      	movs	r0, #2
 800217a:	f000 fc63 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 800217e:	4b0e      	ldr	r3, [pc, #56]	@ (80021b8 <display_FactoryResetPage+0x110>)
 8002180:	2201      	movs	r2, #1
 8002182:	9200      	str	r2, [sp, #0]
 8002184:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002186:	4812      	ldr	r0, [pc, #72]	@ (80021d0 <display_FactoryResetPage+0x128>)
 8002188:	f000 fc36 	bl	80029f8 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800218c:	2128      	movs	r1, #40	@ 0x28
 800218e:	2002      	movs	r0, #2
 8002190:	f000 fc58 	bl	8002a44 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002194:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <display_FactoryResetPage+0x110>)
 8002196:	2201      	movs	r2, #1
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800219c:	480a      	ldr	r0, [pc, #40]	@ (80021c8 <display_FactoryResetPage+0x120>)
 800219e:	f000 fc2b 	bl	80029f8 <ssd1306_WriteString>
			break;
 80021a2:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 80021a4:	f000 fb1a 	bl	80027dc <ssd1306_UpdateScreen>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	0801cefc 	.word	0x0801cefc
 80021b4:	0801b11c 	.word	0x0801b11c
 80021b8:	0801cee4 	.word	0x0801cee4
 80021bc:	0801b124 	.word	0x0801b124
 80021c0:	0801b138 	.word	0x0801b138
 80021c4:	0801b148 	.word	0x0801b148
 80021c8:	0801af74 	.word	0x0801af74
 80021cc:	0801b15c 	.word	0x0801b15c
 80021d0:	0801b170 	.word	0x0801b170

080021d4 <display_EmergencyStop>:

void display_EmergencyStop(void) {
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 fae6 	bl	80027ac <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80021e0:	2100      	movs	r1, #0
 80021e2:	2005      	movs	r0, #5
 80021e4:	f000 fc2e 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 80021e8:	4b10      	ldr	r3, [pc, #64]	@ (800222c <display_EmergencyStop+0x58>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	9200      	str	r2, [sp, #0]
 80021ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021f0:	480f      	ldr	r0, [pc, #60]	@ (8002230 <display_EmergencyStop+0x5c>)
 80021f2:	f000 fc01 	bl	80029f8 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 80021f6:	2119      	movs	r1, #25
 80021f8:	2002      	movs	r0, #2
 80021fa:	f000 fc23 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 80021fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002234 <display_EmergencyStop+0x60>)
 8002200:	2201      	movs	r2, #1
 8002202:	9200      	str	r2, [sp, #0]
 8002204:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002206:	480c      	ldr	r0, [pc, #48]	@ (8002238 <display_EmergencyStop+0x64>)
 8002208:	f000 fbf6 	bl	80029f8 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 800220c:	2128      	movs	r1, #40	@ 0x28
 800220e:	2002      	movs	r0, #2
 8002210:	f000 fc18 	bl	8002a44 <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 8002214:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <display_EmergencyStop+0x60>)
 8002216:	2201      	movs	r2, #1
 8002218:	9200      	str	r2, [sp, #0]
 800221a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800221c:	4807      	ldr	r0, [pc, #28]	@ (800223c <display_EmergencyStop+0x68>)
 800221e:	f000 fbeb 	bl	80029f8 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002222:	f000 fadb 	bl	80027dc <ssd1306_UpdateScreen>
}
 8002226:	bf00      	nop
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	0801cefc 	.word	0x0801cefc
 8002230:	0801b184 	.word	0x0801b184
 8002234:	0801cee4 	.word	0x0801cee4
 8002238:	0801b190 	.word	0x0801b190
 800223c:	0801b1a8 	.word	0x0801b1a8

08002240 <display_BtnPress>:

void display_BtnPress() {
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8002244:	4b09      	ldr	r3, [pc, #36]	@ (800226c <display_BtnPress+0x2c>)
 8002246:	881a      	ldrh	r2, [r3, #0]
 8002248:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <display_BtnPress+0x30>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d103      	bne.n	8002258 <display_BtnPress+0x18>
		currentPage = 0;
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <display_BtnPress+0x2c>)
 8002252:	2200      	movs	r2, #0
 8002254:	801a      	strh	r2, [r3, #0]
 8002256:	e005      	b.n	8002264 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <display_BtnPress+0x2c>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	3301      	adds	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	4b02      	ldr	r3, [pc, #8]	@ (800226c <display_BtnPress+0x2c>)
 8002262:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8002264:	f7ff fa8a 	bl	800177c <display_StatusPage>
}
 8002268:	bf00      	nop
 800226a:	bd80      	pop	{r7, pc}
 800226c:	20000646 	.word	0x20000646
 8002270:	20000000 	.word	0x20000000

08002274 <display_setPage>:

void display_setPage(uint16_t page) {
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800227e:	4b07      	ldr	r3, [pc, #28]	@ (800229c <display_setPage+0x28>)
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	88fa      	ldrh	r2, [r7, #6]
 8002284:	429a      	cmp	r2, r3
 8002286:	d803      	bhi.n	8002290 <display_setPage+0x1c>
	currentPage = page;
 8002288:	4a05      	ldr	r2, [pc, #20]	@ (80022a0 <display_setPage+0x2c>)
 800228a:	88fb      	ldrh	r3, [r7, #6]
 800228c:	8013      	strh	r3, [r2, #0]
 800228e:	e000      	b.n	8002292 <display_setPage+0x1e>
	if (page > endPage) return;
 8002290:	bf00      	nop
}
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	20000000 	.word	0x20000000
 80022a0:	20000646 	.word	0x20000646

080022a4 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08c      	sub	sp, #48	@ 0x30
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	6039      	str	r1, [r7, #0]
 80022ae:	80fb      	strh	r3, [r7, #6]
 80022b0:	4613      	mov	r3, r2
 80022b2:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80022b4:	e04d      	b.n	8002352 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	f003 031f 	and.w	r3, r3, #31
 80022be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 80022c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022c6:	f1c3 0320 	rsb	r3, r3, #32
 80022ca:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 80022ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	88ba      	ldrh	r2, [r7, #4]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d202      	bcs.n	80022e0 <EEPROM_Write+0x3c>
 80022da:	88bb      	ldrh	r3, [r7, #4]
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	e001      	b.n	80022e4 <EEPROM_Write+0x40>
 80022e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80022e4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 80022e8:	88fb      	ldrh	r3, [r7, #6]
 80022ea:	0a1b      	lsrs	r3, r3, #8
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 80022f2:	88fb      	ldrh	r3, [r7, #6]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 80022f8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80022fc:	f107 0308 	add.w	r3, r7, #8
 8002300:	3302      	adds	r3, #2
 8002302:	6839      	ldr	r1, [r7, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f016 fdee 	bl	8018ee6 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 800230a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800230e:	b29b      	uxth	r3, r3
 8002310:	3302      	adds	r3, #2
 8002312:	b29a      	uxth	r2, r3
 8002314:	f107 0308 	add.w	r3, r7, #8
 8002318:	4619      	mov	r1, r3
 800231a:	20ae      	movs	r0, #174	@ 0xae
 800231c:	f000 f888 	bl	8002430 <I2C_Transmit>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <EEPROM_Write+0x86>
			return false;
 8002326:	2300      	movs	r3, #0
 8002328:	e017      	b.n	800235a <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 800232a:	2005      	movs	r0, #5
 800232c:	f006 fb3a 	bl	80089a4 <HAL_Delay>

		memAddr += writeLen;
 8002330:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002334:	b29a      	uxth	r2, r3
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	4413      	add	r3, r2
 800233a:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 800233c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	4413      	add	r3, r2
 8002344:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8002346:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800234a:	b29b      	uxth	r3, r3
 800234c:	88ba      	ldrh	r2, [r7, #4]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002352:	88bb      	ldrh	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1ae      	bne.n	80022b6 <EEPROM_Write+0x12>
	}

	return true;
 8002358:	2301      	movs	r3, #1
}
 800235a:	4618      	mov	r0, r3
 800235c:	3730      	adds	r7, #48	@ 0x30
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	4603      	mov	r3, r0
 800236a:	6039      	str	r1, [r7, #0]
 800236c:	80fb      	strh	r3, [r7, #6]
 800236e:	4613      	mov	r3, r2
 8002370:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	0a1b      	lsrs	r3, r3, #8
 8002376:	b29b      	uxth	r3, r3
 8002378:	b2db      	uxtb	r3, r3
 800237a:	733b      	strb	r3, [r7, #12]
 800237c:	88fb      	ldrh	r3, [r7, #6]
 800237e:	b2db      	uxtb	r3, r3
 8002380:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002382:	f107 030c 	add.w	r3, r7, #12
 8002386:	2202      	movs	r2, #2
 8002388:	4619      	mov	r1, r3
 800238a:	20ae      	movs	r0, #174	@ 0xae
 800238c:	f000 f850 	bl	8002430 <I2C_Transmit>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <EEPROM_Read+0x38>
		return false;
 8002396:	2300      	movs	r3, #0
 8002398:	e00b      	b.n	80023b2 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800239a:	88bb      	ldrh	r3, [r7, #4]
 800239c:	461a      	mov	r2, r3
 800239e:	6839      	ldr	r1, [r7, #0]
 80023a0:	20af      	movs	r0, #175	@ 0xaf
 80023a2:	f000 f85f 	bl	8002464 <I2C_Receive>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <EEPROM_Read+0x4e>
		return false;
 80023ac:	2300      	movs	r3, #0
 80023ae:	e000      	b.n	80023b2 <EEPROM_Read+0x50>
	}

	return true;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	6039      	str	r1, [r7, #0]
 80023c4:	80fb      	strh	r3, [r7, #6]
 80023c6:	4613      	mov	r3, r2
 80023c8:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 80023ca:	88bb      	ldrh	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <EEPROM_WriteBlock+0x1a>
 80023d0:	2301      	movs	r3, #1
 80023d2:	e006      	b.n	80023e2 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80023d4:	88ba      	ldrh	r2, [r7, #4]
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	6839      	ldr	r1, [r7, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff ff62 	bl	80022a4 <EEPROM_Write>
 80023e0:	4603      	mov	r3, r0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	4603      	mov	r3, r0
 80023f2:	6039      	str	r1, [r7, #0]
 80023f4:	80fb      	strh	r3, [r7, #6]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80023fa:	88ba      	ldrh	r2, [r7, #4]
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	6839      	ldr	r1, [r7, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ffae 	bl	8002362 <EEPROM_Read>
 8002406:	4603      	mov	r3, r0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002418:	4a04      	ldr	r2, [pc, #16]	@ (800242c <I2C_Setup+0x1c>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6013      	str	r3, [r2, #0]
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000648 	.word	0x20000648

08002430 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af02      	add	r7, sp, #8
 8002436:	4603      	mov	r3, r0
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	80fb      	strh	r3, [r7, #6]
 800243c:	4613      	mov	r3, r2
 800243e:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8002440:	4b07      	ldr	r3, [pc, #28]	@ (8002460 <I2C_Transmit+0x30>)
 8002442:	6818      	ldr	r0, [r3, #0]
 8002444:	88bb      	ldrh	r3, [r7, #4]
 8002446:	88f9      	ldrh	r1, [r7, #6]
 8002448:	f04f 32ff 	mov.w	r2, #4294967295
 800244c:	9200      	str	r2, [sp, #0]
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	f009 f800 	bl	800b454 <HAL_I2C_Master_Transmit>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000648 	.word	0x20000648

08002464 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af02      	add	r7, sp, #8
 800246a:	4603      	mov	r3, r0
 800246c:	6039      	str	r1, [r7, #0]
 800246e:	80fb      	strh	r3, [r7, #6]
 8002470:	4613      	mov	r3, r2
 8002472:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002474:	4b07      	ldr	r3, [pc, #28]	@ (8002494 <I2C_Receive+0x30>)
 8002476:	6818      	ldr	r0, [r3, #0]
 8002478:	88bb      	ldrh	r3, [r7, #4]
 800247a:	88f9      	ldrh	r1, [r7, #6]
 800247c:	f04f 32ff 	mov.w	r2, #4294967295
 8002480:	9200      	str	r2, [sp, #0]
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	f009 f8fe 	bl	800b684 <HAL_I2C_Master_Receive>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000648 	.word	0x20000648

08002498 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b08e      	sub	sp, #56	@ 0x38
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	4608      	mov	r0, r1
 80024a2:	4611      	mov	r1, r2
 80024a4:	461a      	mov	r2, r3
 80024a6:	4603      	mov	r3, r0
 80024a8:	817b      	strh	r3, [r7, #10]
 80024aa:	460b      	mov	r3, r1
 80024ac:	727b      	strb	r3, [r7, #9]
 80024ae:	4613      	mov	r3, r2
 80024b0:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 80024b2:	897b      	ldrh	r3, [r7, #10]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	f107 0109 	add.w	r1, r7, #9
 80024bc:	2201      	movs	r2, #1
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff ffb6 	bl	8002430 <I2C_Transmit>
 80024c4:	4603      	mov	r3, r0
 80024c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80024ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00d      	beq.n	80024ee <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 80024d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80024d6:	f107 0014 	add.w	r0, r7, #20
 80024da:	4a17      	ldr	r2, [pc, #92]	@ (8002538 <I2C_Read+0xa0>)
 80024dc:	2120      	movs	r1, #32
 80024de:	f016 fbcd 	bl	8018c7c <sniprintf>
		usb_serial_println(msg);
 80024e2:	f107 0314 	add.w	r3, r7, #20
 80024e6:	4618      	mov	r0, r3
 80024e8:	f002 ffe2 	bl	80054b0 <usb_serial_println>
 80024ec:	e020      	b.n	8002530 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80024ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	b21b      	sxth	r3, r3
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	b21b      	sxth	r3, r3
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	88fa      	ldrh	r2, [r7, #6]
 8002500:	68f9      	ldr	r1, [r7, #12]
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ffae 	bl	8002464 <I2C_Receive>
 8002508:	4603      	mov	r3, r0
 800250a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800250e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00c      	beq.n	8002530 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800251a:	f107 0014 	add.w	r0, r7, #20
 800251e:	4a07      	ldr	r2, [pc, #28]	@ (800253c <I2C_Read+0xa4>)
 8002520:	2120      	movs	r1, #32
 8002522:	f016 fbab 	bl	8018c7c <sniprintf>
		usb_serial_println(msg);
 8002526:	f107 0314 	add.w	r3, r7, #20
 800252a:	4618      	mov	r0, r3
 800252c:	f002 ffc0 	bl	80054b0 <usb_serial_println>
		return;
	}
#endif
}
 8002530:	3738      	adds	r7, #56	@ 0x38
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	0801b1bc 	.word	0x0801b1bc
 800253c:	0801b1d4 	.word	0x0801b1d4

08002540 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	460a      	mov	r2, r1
 800254a:	71fb      	strb	r3, [r7, #7]
 800254c:	4613      	mov	r3, r2
 800254e:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002554:	88bb      	ldrh	r3, [r7, #4]
 8002556:	0a1b      	lsrs	r3, r3, #8
 8002558:	b29b      	uxth	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 800255e:	88bb      	ldrh	r3, [r7, #4]
 8002560:	b2db      	uxtb	r3, r3
 8002562:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002564:	f107 030c 	add.w	r3, r7, #12
 8002568:	2203      	movs	r2, #3
 800256a:	4619      	mov	r1, r3
 800256c:	2080      	movs	r0, #128	@ 0x80
 800256e:	f7ff ff5f 	bl	8002430 <I2C_Transmit>
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	4603      	mov	r3, r0
 8002582:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002584:	79fa      	ldrb	r2, [r7, #7]
 8002586:	f107 000c 	add.w	r0, r7, #12
 800258a:	2302      	movs	r3, #2
 800258c:	2140      	movs	r1, #64	@ 0x40
 800258e:	f7ff ff83 	bl	8002498 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002592:	7b3b      	ldrb	r3, [r7, #12]
 8002594:	b21b      	sxth	r3, r3
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	b21a      	sxth	r2, r3
 800259a:	7b7b      	ldrb	r3, [r7, #13]
 800259c:	b21b      	sxth	r3, r3
 800259e:	4313      	orrs	r3, r2
 80025a0:	b21b      	sxth	r3, r3
 80025a2:	b29b      	uxth	r3, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80025b4:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <INA226_Init+0x34>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	2354      	movs	r3, #84	@ 0x54
 80025be:	461a      	mov	r2, r3
 80025c0:	f016 fc91 	bl	8018ee6 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80025c4:	f244 1127 	movw	r1, #16679	@ 0x4127
 80025c8:	2000      	movs	r0, #0
 80025ca:	f7ff ffb9 	bl	8002540 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80025ce:	f240 1155 	movw	r1, #341	@ 0x155
 80025d2:	2005      	movs	r0, #5
 80025d4:	f7ff ffb4 	bl	8002540 <INA226_WriteRegister>
}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	2000064c 	.word	0x2000064c

080025e4 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80025ec:	2002      	movs	r0, #2
 80025ee:	f7ff ffc4 	bl	800257a <INA226_ReadRegister>
 80025f2:	4603      	mov	r3, r0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002600:	2000      	movs	r0, #0
 8002602:	f7ff ffef 	bl	80025e4 <INA226_ReadBusVoltageRaw>
 8002606:	4603      	mov	r3, r0
 8002608:	ee07 3a90 	vmov	s15, r3
 800260c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002610:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002620 <INA226_ReadBusVoltage+0x24>
 8002614:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	3aa3d70a 	.word	0x3aa3d70a

08002624 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 800262c:	2004      	movs	r0, #4
 800262e:	f7ff ffa4 	bl	800257a <INA226_ReadRegister>
 8002632:	4603      	mov	r3, r0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002640:	2000      	movs	r0, #0
 8002642:	f7ff ffef 	bl	8002624 <INA226_ReadCurrentRaw>
 8002646:	4603      	mov	r3, r0
 8002648:	ee07 3a90 	vmov	s15, r3
 800264c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002650:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002660 <INA226_ReadCurrent+0x24>
 8002654:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002658:	eeb0 0a67 	vmov.f32	s0, s15
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	391d4952 	.word	0x391d4952

08002664 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af04      	add	r7, sp, #16
 800267a:	4603      	mov	r3, r0
 800267c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800267e:	f04f 33ff 	mov.w	r3, #4294967295
 8002682:	9302      	str	r3, [sp, #8]
 8002684:	2301      	movs	r3, #1
 8002686:	9301      	str	r3, [sp, #4]
 8002688:	1dfb      	adds	r3, r7, #7
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	2301      	movs	r3, #1
 800268e:	2200      	movs	r2, #0
 8002690:	2178      	movs	r1, #120	@ 0x78
 8002692:	4803      	ldr	r0, [pc, #12]	@ (80026a0 <ssd1306_WriteCommand+0x2c>)
 8002694:	f009 f8ec 	bl	800b870 <HAL_I2C_Mem_Write>
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	2000119c 	.word	0x2000119c

080026a4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af04      	add	r7, sp, #16
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	f04f 32ff 	mov.w	r2, #4294967295
 80026b6:	9202      	str	r2, [sp, #8]
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	2301      	movs	r3, #1
 80026c0:	2240      	movs	r2, #64	@ 0x40
 80026c2:	2178      	movs	r1, #120	@ 0x78
 80026c4:	4803      	ldr	r0, [pc, #12]	@ (80026d4 <ssd1306_WriteData+0x30>)
 80026c6:	f009 f8d3 	bl	800b870 <HAL_I2C_Mem_Write>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	2000119c 	.word	0x2000119c

080026d8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80026dc:	f7ff ffc2 	bl	8002664 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80026e0:	2064      	movs	r0, #100	@ 0x64
 80026e2:	f006 f95f 	bl	80089a4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80026e6:	2000      	movs	r0, #0
 80026e8:	f000 f9d8 	bl	8002a9c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80026ec:	2020      	movs	r0, #32
 80026ee:	f7ff ffc1 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80026f2:	2000      	movs	r0, #0
 80026f4:	f7ff ffbe 	bl	8002674 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80026f8:	20b0      	movs	r0, #176	@ 0xb0
 80026fa:	f7ff ffbb 	bl	8002674 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80026fe:	20c8      	movs	r0, #200	@ 0xc8
 8002700:	f7ff ffb8 	bl	8002674 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002704:	2000      	movs	r0, #0
 8002706:	f7ff ffb5 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800270a:	2010      	movs	r0, #16
 800270c:	f7ff ffb2 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002710:	2040      	movs	r0, #64	@ 0x40
 8002712:	f7ff ffaf 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002716:	20ff      	movs	r0, #255	@ 0xff
 8002718:	f000 f9ac 	bl	8002a74 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800271c:	20a1      	movs	r0, #161	@ 0xa1
 800271e:	f7ff ffa9 	bl	8002674 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002722:	20a6      	movs	r0, #166	@ 0xa6
 8002724:	f7ff ffa6 	bl	8002674 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002728:	20a8      	movs	r0, #168	@ 0xa8
 800272a:	f7ff ffa3 	bl	8002674 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800272e:	203f      	movs	r0, #63	@ 0x3f
 8002730:	f7ff ffa0 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002734:	20a4      	movs	r0, #164	@ 0xa4
 8002736:	f7ff ff9d 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800273a:	20d3      	movs	r0, #211	@ 0xd3
 800273c:	f7ff ff9a 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002740:	2000      	movs	r0, #0
 8002742:	f7ff ff97 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002746:	20d5      	movs	r0, #213	@ 0xd5
 8002748:	f7ff ff94 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800274c:	20f0      	movs	r0, #240	@ 0xf0
 800274e:	f7ff ff91 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002752:	20d9      	movs	r0, #217	@ 0xd9
 8002754:	f7ff ff8e 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002758:	2022      	movs	r0, #34	@ 0x22
 800275a:	f7ff ff8b 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800275e:	20da      	movs	r0, #218	@ 0xda
 8002760:	f7ff ff88 	bl	8002674 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002764:	2012      	movs	r0, #18
 8002766:	f7ff ff85 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800276a:	20db      	movs	r0, #219	@ 0xdb
 800276c:	f7ff ff82 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002770:	2020      	movs	r0, #32
 8002772:	f7ff ff7f 	bl	8002674 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002776:	208d      	movs	r0, #141	@ 0x8d
 8002778:	f7ff ff7c 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800277c:	2014      	movs	r0, #20
 800277e:	f7ff ff79 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002782:	2001      	movs	r0, #1
 8002784:	f000 f98a 	bl	8002a9c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002788:	2000      	movs	r0, #0
 800278a:	f000 f80f 	bl	80027ac <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800278e:	f000 f825 	bl	80027dc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002792:	4b05      	ldr	r3, [pc, #20]	@ (80027a8 <ssd1306_Init+0xd0>)
 8002794:	2200      	movs	r2, #0
 8002796:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002798:	4b03      	ldr	r3, [pc, #12]	@ (80027a8 <ssd1306_Init+0xd0>)
 800279a:	2200      	movs	r2, #0
 800279c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800279e:	4b02      	ldr	r3, [pc, #8]	@ (80027a8 <ssd1306_Init+0xd0>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	711a      	strb	r2, [r3, #4]
}
 80027a4:	bf00      	nop
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20000aa0 	.word	0x20000aa0

080027ac <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <ssd1306_Fill+0x14>
 80027bc:	2300      	movs	r3, #0
 80027be:	e000      	b.n	80027c2 <ssd1306_Fill+0x16>
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027c6:	4619      	mov	r1, r3
 80027c8:	4803      	ldr	r0, [pc, #12]	@ (80027d8 <ssd1306_Fill+0x2c>)
 80027ca:	f016 fb0c 	bl	8018de6 <memset>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	200006a0 	.word	0x200006a0

080027dc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80027e2:	2300      	movs	r3, #0
 80027e4:	71fb      	strb	r3, [r7, #7]
 80027e6:	e016      	b.n	8002816 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	3b50      	subs	r3, #80	@ 0x50
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff ff40 	bl	8002674 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7ff ff3d 	bl	8002674 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80027fa:	2010      	movs	r0, #16
 80027fc:	f7ff ff3a 	bl	8002674 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	01db      	lsls	r3, r3, #7
 8002804:	4a08      	ldr	r2, [pc, #32]	@ (8002828 <ssd1306_UpdateScreen+0x4c>)
 8002806:	4413      	add	r3, r2
 8002808:	2180      	movs	r1, #128	@ 0x80
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff ff4a 	bl	80026a4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	3301      	adds	r3, #1
 8002814:	71fb      	strb	r3, [r7, #7]
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	2b07      	cmp	r3, #7
 800281a:	d9e5      	bls.n	80027e8 <ssd1306_UpdateScreen+0xc>
    }
}
 800281c:	bf00      	nop
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	200006a0 	.word	0x200006a0

0800282c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
 8002836:	460b      	mov	r3, r1
 8002838:	71bb      	strb	r3, [r7, #6]
 800283a:	4613      	mov	r3, r2
 800283c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	2b00      	cmp	r3, #0
 8002844:	db3d      	blt.n	80028c2 <ssd1306_DrawPixel+0x96>
 8002846:	79bb      	ldrb	r3, [r7, #6]
 8002848:	2b3f      	cmp	r3, #63	@ 0x3f
 800284a:	d83a      	bhi.n	80028c2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800284c:	797b      	ldrb	r3, [r7, #5]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d11a      	bne.n	8002888 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002852:	79fa      	ldrb	r2, [r7, #7]
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	08db      	lsrs	r3, r3, #3
 8002858:	b2d8      	uxtb	r0, r3
 800285a:	4603      	mov	r3, r0
 800285c:	01db      	lsls	r3, r3, #7
 800285e:	4413      	add	r3, r2
 8002860:	4a1b      	ldr	r2, [pc, #108]	@ (80028d0 <ssd1306_DrawPixel+0xa4>)
 8002862:	5cd3      	ldrb	r3, [r2, r3]
 8002864:	b25a      	sxtb	r2, r3
 8002866:	79bb      	ldrb	r3, [r7, #6]
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	2101      	movs	r1, #1
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	b25b      	sxtb	r3, r3
 8002874:	4313      	orrs	r3, r2
 8002876:	b259      	sxtb	r1, r3
 8002878:	79fa      	ldrb	r2, [r7, #7]
 800287a:	4603      	mov	r3, r0
 800287c:	01db      	lsls	r3, r3, #7
 800287e:	4413      	add	r3, r2
 8002880:	b2c9      	uxtb	r1, r1
 8002882:	4a13      	ldr	r2, [pc, #76]	@ (80028d0 <ssd1306_DrawPixel+0xa4>)
 8002884:	54d1      	strb	r1, [r2, r3]
 8002886:	e01d      	b.n	80028c4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002888:	79fa      	ldrb	r2, [r7, #7]
 800288a:	79bb      	ldrb	r3, [r7, #6]
 800288c:	08db      	lsrs	r3, r3, #3
 800288e:	b2d8      	uxtb	r0, r3
 8002890:	4603      	mov	r3, r0
 8002892:	01db      	lsls	r3, r3, #7
 8002894:	4413      	add	r3, r2
 8002896:	4a0e      	ldr	r2, [pc, #56]	@ (80028d0 <ssd1306_DrawPixel+0xa4>)
 8002898:	5cd3      	ldrb	r3, [r2, r3]
 800289a:	b25a      	sxtb	r2, r3
 800289c:	79bb      	ldrb	r3, [r7, #6]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	2101      	movs	r1, #1
 80028a4:	fa01 f303 	lsl.w	r3, r1, r3
 80028a8:	b25b      	sxtb	r3, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	b25b      	sxtb	r3, r3
 80028ae:	4013      	ands	r3, r2
 80028b0:	b259      	sxtb	r1, r3
 80028b2:	79fa      	ldrb	r2, [r7, #7]
 80028b4:	4603      	mov	r3, r0
 80028b6:	01db      	lsls	r3, r3, #7
 80028b8:	4413      	add	r3, r2
 80028ba:	b2c9      	uxtb	r1, r1
 80028bc:	4a04      	ldr	r2, [pc, #16]	@ (80028d0 <ssd1306_DrawPixel+0xa4>)
 80028be:	54d1      	strb	r1, [r2, r3]
 80028c0:	e000      	b.n	80028c4 <ssd1306_DrawPixel+0x98>
        return;
 80028c2:	bf00      	nop
    }
}
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	200006a0 	.word	0x200006a0

080028d4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80028d4:	b590      	push	{r4, r7, lr}
 80028d6:	b089      	sub	sp, #36	@ 0x24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4604      	mov	r4, r0
 80028dc:	4638      	mov	r0, r7
 80028de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80028e2:	4623      	mov	r3, r4
 80028e4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	2b1f      	cmp	r3, #31
 80028ea:	d902      	bls.n	80028f2 <ssd1306_WriteChar+0x1e>
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	2b7e      	cmp	r3, #126	@ 0x7e
 80028f0:	d901      	bls.n	80028f6 <ssd1306_WriteChar+0x22>
        return 0;
 80028f2:	2300      	movs	r3, #0
 80028f4:	e079      	b.n	80029ea <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <ssd1306_WriteChar+0x34>
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	3b20      	subs	r3, #32
 8002902:	4413      	add	r3, r2
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	e000      	b.n	800290a <ssd1306_WriteChar+0x36>
 8002908:	783b      	ldrb	r3, [r7, #0]
 800290a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800290c:	4b39      	ldr	r3, [pc, #228]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	7dfb      	ldrb	r3, [r7, #23]
 8002914:	4413      	add	r3, r2
 8002916:	2b80      	cmp	r3, #128	@ 0x80
 8002918:	dc06      	bgt.n	8002928 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800291a:	4b36      	ldr	r3, [pc, #216]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 800291c:	885b      	ldrh	r3, [r3, #2]
 800291e:	461a      	mov	r2, r3
 8002920:	787b      	ldrb	r3, [r7, #1]
 8002922:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002924:	2b40      	cmp	r3, #64	@ 0x40
 8002926:	dd01      	ble.n	800292c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002928:	2300      	movs	r3, #0
 800292a:	e05e      	b.n	80029ea <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800292c:	2300      	movs	r3, #0
 800292e:	61fb      	str	r3, [r7, #28]
 8002930:	e04d      	b.n	80029ce <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	3b20      	subs	r3, #32
 8002938:	7879      	ldrb	r1, [r7, #1]
 800293a:	fb01 f303 	mul.w	r3, r1, r3
 800293e:	4619      	mov	r1, r3
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	440b      	add	r3, r1
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	4413      	add	r3, r2
 8002948:	881b      	ldrh	r3, [r3, #0]
 800294a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800294c:	2300      	movs	r3, #0
 800294e:	61bb      	str	r3, [r7, #24]
 8002950:	e036      	b.n	80029c0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d013      	beq.n	800298a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002962:	4b24      	ldr	r3, [pc, #144]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	b2da      	uxtb	r2, r3
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	b2db      	uxtb	r3, r3
 800296c:	4413      	add	r3, r2
 800296e:	b2d8      	uxtb	r0, r3
 8002970:	4b20      	ldr	r3, [pc, #128]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 8002972:	885b      	ldrh	r3, [r3, #2]
 8002974:	b2da      	uxtb	r2, r3
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	4413      	add	r3, r2
 800297c:	b2db      	uxtb	r3, r3
 800297e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002982:	4619      	mov	r1, r3
 8002984:	f7ff ff52 	bl	800282c <ssd1306_DrawPixel>
 8002988:	e017      	b.n	80029ba <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800298a:	4b1a      	ldr	r3, [pc, #104]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	b2da      	uxtb	r2, r3
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	4413      	add	r3, r2
 8002996:	b2d8      	uxtb	r0, r3
 8002998:	4b16      	ldr	r3, [pc, #88]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 800299a:	885b      	ldrh	r3, [r3, #2]
 800299c:	b2da      	uxtb	r2, r3
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	4413      	add	r3, r2
 80029a4:	b2d9      	uxtb	r1, r3
 80029a6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bf0c      	ite	eq
 80029ae:	2301      	moveq	r3, #1
 80029b0:	2300      	movne	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	461a      	mov	r2, r3
 80029b6:	f7ff ff39 	bl	800282c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	3301      	adds	r3, #1
 80029be:	61bb      	str	r3, [r7, #24]
 80029c0:	7dfb      	ldrb	r3, [r7, #23]
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d3c4      	bcc.n	8002952 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	3301      	adds	r3, #1
 80029cc:	61fb      	str	r3, [r7, #28]
 80029ce:	787b      	ldrb	r3, [r7, #1]
 80029d0:	461a      	mov	r2, r3
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d3ac      	bcc.n	8002932 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 80029da:	881a      	ldrh	r2, [r3, #0]
 80029dc:	7dfb      	ldrb	r3, [r7, #23]
 80029de:	b29b      	uxth	r3, r3
 80029e0:	4413      	add	r3, r2
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	4b03      	ldr	r3, [pc, #12]	@ (80029f4 <ssd1306_WriteChar+0x120>)
 80029e6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3724      	adds	r7, #36	@ 0x24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd90      	pop	{r4, r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000aa0 	.word	0x20000aa0

080029f8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af02      	add	r7, sp, #8
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	4638      	mov	r0, r7
 8002a02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002a06:	e013      	b.n	8002a30 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	7818      	ldrb	r0, [r3, #0]
 8002a0c:	7e3b      	ldrb	r3, [r7, #24]
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	463b      	mov	r3, r7
 8002a12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a14:	f7ff ff5e 	bl	80028d4 <ssd1306_WriteChar>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d002      	beq.n	8002a2a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	e008      	b.n	8002a3c <ssd1306_WriteString+0x44>
        }
        str++;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1e7      	bne.n	8002a08 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	71fb      	strb	r3, [r7, #7]
 8002a50:	4613      	mov	r3, r2
 8002a52:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	b29a      	uxth	r2, r3
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <ssd1306_SetCursor+0x2c>)
 8002a5a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002a5c:	79bb      	ldrb	r3, [r7, #6]
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	4b03      	ldr	r3, [pc, #12]	@ (8002a70 <ssd1306_SetCursor+0x2c>)
 8002a62:	805a      	strh	r2, [r3, #2]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	20000aa0 	.word	0x20000aa0

08002a74 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002a7e:	2381      	movs	r3, #129	@ 0x81
 8002a80:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff fdf5 	bl	8002674 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff fdf1 	bl	8002674 <ssd1306_WriteCommand>
}
 8002a92:	bf00      	nop
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d005      	beq.n	8002ab8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002aac:	23af      	movs	r3, #175	@ 0xaf
 8002aae:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002ab0:	4b08      	ldr	r3, [pc, #32]	@ (8002ad4 <ssd1306_SetDisplayOn+0x38>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	715a      	strb	r2, [r3, #5]
 8002ab6:	e004      	b.n	8002ac2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002ab8:	23ae      	movs	r3, #174	@ 0xae
 8002aba:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002abc:	4b05      	ldr	r3, [pc, #20]	@ (8002ad4 <ssd1306_SetDisplayOn+0x38>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fdd5 	bl	8002674 <ssd1306_WriteCommand>
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000aa0 	.word	0x20000aa0

08002ad8 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002ae2:	4b23      	ldr	r3, [pc, #140]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d101      	bne.n	8002aee <io_coil_add_channel+0x16>
		return false;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e039      	b.n	8002b62 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a20      	ldr	r2, [pc, #128]	@ (8002b74 <io_coil_add_channel+0x9c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d10b      	bne.n	8002b0e <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002af6:	4b20      	ldr	r3, [pc, #128]	@ (8002b78 <io_coil_add_channel+0xa0>)
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	2b03      	cmp	r3, #3
 8002afc:	d901      	bls.n	8002b02 <io_coil_add_channel+0x2a>
			return false;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e02f      	b.n	8002b62 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8002b02:	4b1d      	ldr	r3, [pc, #116]	@ (8002b78 <io_coil_add_channel+0xa0>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	3301      	adds	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b78 <io_coil_add_channel+0xa0>)
 8002b0c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002b0e:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4a19      	ldr	r2, [pc, #100]	@ (8002b7c <io_coil_add_channel+0xa4>)
 8002b16:	460b      	mov	r3, r1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	440b      	add	r3, r1
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002b24:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <io_coil_add_channel+0xa4>)
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	440b      	add	r3, r1
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	3304      	adds	r3, #4
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	4619      	mov	r1, r3
 8002b42:	4a0e      	ldr	r2, [pc, #56]	@ (8002b7c <io_coil_add_channel+0xa4>)
 8002b44:	460b      	mov	r3, r1
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	440b      	add	r3, r1
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3308      	adds	r3, #8
 8002b50:	2200      	movs	r2, #0
 8002b52:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002b54:	4b06      	ldr	r3, [pc, #24]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	4b04      	ldr	r3, [pc, #16]	@ (8002b70 <io_coil_add_channel+0x98>)
 8002b5e:	801a      	strh	r2, [r3, #0]
	return true;
 8002b60:	2301      	movs	r3, #1
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	20000c28 	.word	0x20000c28
 8002b74:	08002c6d 	.word	0x08002c6d
 8002b78:	20000c2a 	.word	0x20000c2a
 8002b7c:	20000aa8 	.word	0x20000aa8

08002b80 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <io_coil_read+0x38>)
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	88fa      	ldrh	r2, [r7, #6]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d209      	bcs.n	8002ba8 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002b94:	88fa      	ldrh	r2, [r7, #6]
 8002b96:	4909      	ldr	r1, [pc, #36]	@ (8002bbc <io_coil_read+0x3c>)
 8002b98:	4613      	mov	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	e000      	b.n	8002baa <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20000c28 	.word	0x20000c28
 8002bbc:	20000aa8 	.word	0x20000aa8

08002bc0 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	460a      	mov	r2, r1
 8002bca:	80fb      	strh	r3, [r7, #6]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002bd0:	4b19      	ldr	r3, [pc, #100]	@ (8002c38 <io_coil_write+0x78>)
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	88fa      	ldrh	r2, [r7, #6]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d229      	bcs.n	8002c2e <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002bda:	88fa      	ldrh	r2, [r7, #6]
 8002bdc:	4917      	ldr	r1, [pc, #92]	@ (8002c3c <io_coil_write+0x7c>)
 8002bde:	4613      	mov	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d015      	beq.n	8002c1a <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002bee:	88fa      	ldrh	r2, [r7, #6]
 8002bf0:	4912      	ldr	r1, [pc, #72]	@ (8002c3c <io_coil_write+0x7c>)
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	4413      	add	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	681c      	ldr	r4, [r3, #0]
 8002bfe:	88fa      	ldrh	r2, [r7, #6]
 8002c00:	490e      	ldr	r1, [pc, #56]	@ (8002c3c <io_coil_write+0x7c>)
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	797a      	ldrb	r2, [r7, #5]
 8002c12:	b292      	uxth	r2, r2
 8002c14:	4611      	mov	r1, r2
 8002c16:	4618      	mov	r0, r3
 8002c18:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002c1a:	88fa      	ldrh	r2, [r7, #6]
 8002c1c:	4907      	ldr	r1, [pc, #28]	@ (8002c3c <io_coil_write+0x7c>)
 8002c1e:	4613      	mov	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	4413      	add	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	3308      	adds	r3, #8
 8002c2a:	797a      	ldrb	r2, [r7, #5]
 8002c2c:	701a      	strb	r2, [r3, #0]
	}
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd90      	pop	{r4, r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000c28 	.word	0x20000c28
 8002c3c:	20000aa8 	.word	0x20000aa8

08002c40 <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002c46:	2300      	movs	r3, #0
 8002c48:	80fb      	strh	r3, [r7, #6]
 8002c4a:	e007      	b.n	8002c5c <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff ffb5 	bl	8002bc0 <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	80fb      	strh	r3, [r7, #6]
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	2b1f      	cmp	r3, #31
 8002c60:	d9f4      	bls.n	8002c4c <io_coils_emergencystop+0xc>
	}
}
 8002c62:	bf00      	nop
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	889b      	ldrh	r3, [r3, #4]
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	4619      	mov	r1, r3
 8002c88:	f008 fb30 	bl	800b2ec <HAL_GPIO_WritePin>
}
 8002c8c:	bf00      	nop
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a13      	ldr	r2, [pc, #76]	@ (8002cf0 <io_discrete_in_add_channel+0x5c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d109      	bne.n	8002cba <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002ca6:	4b13      	ldr	r3, [pc, #76]	@ (8002cf4 <io_discrete_in_add_channel+0x60>)
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d81a      	bhi.n	8002ce4 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002cae:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <io_discrete_in_add_channel+0x60>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf4 <io_discrete_in_add_channel+0x60>)
 8002cb8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002cba:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf8 <io_discrete_in_add_channel+0x64>)
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <io_discrete_in_add_channel+0x68>)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <io_discrete_in_add_channel+0x64>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8002cfc <io_discrete_in_add_channel+0x68>)
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002cd6:	4b08      	ldr	r3, [pc, #32]	@ (8002cf8 <io_discrete_in_add_channel+0x64>)
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <io_discrete_in_add_channel+0x64>)
 8002ce0:	801a      	strh	r2, [r3, #0]
 8002ce2:	e000      	b.n	8002ce6 <io_discrete_in_add_channel+0x52>
			return;
 8002ce4:	bf00      	nop
}
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	08002d41 	.word	0x08002d41
 8002cf4:	20000c4e 	.word	0x20000c4e
 8002cf8:	20000c4c 	.word	0x20000c4c
 8002cfc:	20000c2c 	.word	0x20000c2c

08002d00 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <io_discrete_in_read+0x38>)
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d20c      	bcs.n	8002d2e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002d14:	88fb      	ldrh	r3, [r7, #6]
 8002d16:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <io_discrete_in_read+0x3c>)
 8002d18:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002d1c:	88fb      	ldrh	r3, [r7, #6]
 8002d1e:	4907      	ldr	r1, [pc, #28]	@ (8002d3c <io_discrete_in_read+0x3c>)
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	440b      	add	r3, r1
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	4618      	mov	r0, r3
 8002d28:	4790      	blx	r2
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	e000      	b.n	8002d30 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20000c4c 	.word	0x20000c4c
 8002d3c:	20000c2c 	.word	0x20000c2c

08002d40 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	889b      	ldrh	r3, [r3, #4]
 8002d54:	4619      	mov	r1, r3
 8002d56:	4610      	mov	r0, r2
 8002d58:	f008 fab0 	bl	800b2bc <HAL_GPIO_ReadPin>
 8002d5c:	4603      	mov	r3, r0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
	...

08002d68 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002d72:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <io_discrete_in_check_channel+0x28>)
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d201      	bcs.n	8002d80 <io_discrete_in_check_channel+0x18>
		return true;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	20000c4c 	.word	0x20000c4c

08002d94 <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	460a      	mov	r2, r1
 8002d9e:	80fb      	strh	r3, [r7, #6]
 8002da0:	4613      	mov	r3, r2
 8002da2:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff ffde 	bl	8002d68 <io_discrete_in_check_channel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f083 0301 	eor.w	r3, r3, #1
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <emergencyStop_setInput+0x28>
 8002db8:	2300      	movs	r3, #0
 8002dba:	e00b      	b.n	8002dd4 <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002dbc:	4a07      	ldr	r2, [pc, #28]	@ (8002ddc <emergencyStop_setInput+0x48>)
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002dc2:	4a07      	ldr	r2, [pc, #28]	@ (8002de0 <emergencyStop_setInput+0x4c>)
 8002dc4:	797b      	ldrb	r3, [r7, #5]
 8002dc6:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002dc8:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <emergencyStop_setInput+0x50>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 8002dce:	f7fe fae9 	bl	80013a4 <automation_save_rules>

	return true;
 8002dd2:	2301      	movs	r3, #1
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000c52 	.word	0x20000c52
 8002de0:	20000c55 	.word	0x20000c55
 8002de4:	20000c50 	.word	0x20000c50

08002de8 <emergencyStop_isDefined>:

bool emergencyStop_isDefined(void) {
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
	return defined;
 8002dec:	4b03      	ldr	r3, [pc, #12]	@ (8002dfc <emergencyStop_isDefined+0x14>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	20000c50 	.word	0x20000c50

08002e00 <emergencyStop_getChannel>:

uint16_t emergencyStop_getChannel(void) {
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
	return channel;
 8002e04:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <emergencyStop_getChannel+0x14>)
 8002e06:	881b      	ldrh	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000c52 	.word	0x20000c52

08002e18 <emergencyStop_getInputMode>:

Emergency_Stop_Input_Mode emergencyStop_getInputMode(void) {
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
	return inputMode;
 8002e1c:	4b03      	ldr	r3, [pc, #12]	@ (8002e2c <emergencyStop_getInputMode+0x14>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	20000c55 	.word	0x20000c55

08002e30 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8002e34:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea0 <emergencyStop_check+0x70>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	f083 0301 	eor.w	r3, r3, #1
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <emergencyStop_check+0x16>
 8002e42:	2300      	movs	r3, #0
 8002e44:	e029      	b.n	8002e9a <emergencyStop_check+0x6a>
	if (latched) return true;
 8002e46:	4b17      	ldr	r3, [pc, #92]	@ (8002ea4 <emergencyStop_check+0x74>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <emergencyStop_check+0x22>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e023      	b.n	8002e9a <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002e52:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <emergencyStop_check+0x78>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff ff52 	bl	8002d00 <io_discrete_in_read>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <emergencyStop_check+0x3a>
 8002e62:	4b12      	ldr	r3, [pc, #72]	@ (8002eac <emergencyStop_check+0x7c>)
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00b      	beq.n	8002e82 <emergencyStop_check+0x52>
 8002e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea8 <emergencyStop_check+0x78>)
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ff46 	bl	8002d00 <io_discrete_in_read>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10e      	bne.n	8002e98 <emergencyStop_check+0x68>
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <emergencyStop_check+0x7c>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d10a      	bne.n	8002e98 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 8002e82:	4b08      	ldr	r3, [pc, #32]	@ (8002ea4 <emergencyStop_check+0x74>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8002e88:	f7ff f9a4 	bl	80021d4 <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 8002e8c:	f7ff fed8 	bl	8002c40 <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8002e90:	f000 f9e4 	bl	800325c <io_holding_reg_emergencystop>

		return true;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e000      	b.n	8002e9a <emergencyStop_check+0x6a>
	}

	return false;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000c50 	.word	0x20000c50
 8002ea4:	20000c54 	.word	0x20000c54
 8002ea8:	20000c52 	.word	0x20000c52
 8002eac:	20000c55 	.word	0x20000c55

08002eb0 <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 8002ebe:	8afb      	ldrh	r3, [r7, #22]
 8002ec0:	f107 0210 	add.w	r2, r7, #16
 8002ec4:	4413      	add	r3, r2
 8002ec6:	4a26      	ldr	r2, [pc, #152]	@ (8002f60 <emergencyStop_save+0xb0>)
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 8002ecc:	8afb      	ldrh	r3, [r7, #22]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 8002ed2:	8afb      	ldrh	r3, [r7, #22]
 8002ed4:	f107 0210 	add.w	r2, r7, #16
 8002ed8:	4413      	add	r3, r2
 8002eda:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <emergencyStop_save+0xb4>)
 8002edc:	8812      	ldrh	r2, [r2, #0]
 8002ede:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 8002ee0:	8afb      	ldrh	r3, [r7, #22]
 8002ee2:	3302      	adds	r3, #2
 8002ee4:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8002ee6:	8afb      	ldrh	r3, [r7, #22]
 8002ee8:	f107 0210 	add.w	r2, r7, #16
 8002eec:	4413      	add	r3, r2
 8002eee:	4a1e      	ldr	r2, [pc, #120]	@ (8002f68 <emergencyStop_save+0xb8>)
 8002ef0:	7812      	ldrb	r2, [r2, #0]
 8002ef2:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 8002ef4:	8afb      	ldrh	r3, [r7, #22]
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002efa:	8afa      	ldrh	r2, [r7, #22]
 8002efc:	f107 0110 	add.w	r1, r7, #16
 8002f00:	88fb      	ldrh	r3, [r7, #6]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff fa59 	bl	80023ba <EEPROM_WriteBlock>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f083 0301 	eor.w	r3, r3, #1
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <emergencyStop_save+0x68>
 8002f14:	2300      	movs	r3, #0
 8002f16:	e01f      	b.n	8002f58 <emergencyStop_save+0xa8>
	baseAddress += offset;
 8002f18:	88fa      	ldrh	r2, [r7, #6]
 8002f1a:	8afb      	ldrh	r3, [r7, #22]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002f20:	8afa      	ldrh	r2, [r7, #22]
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f003 f9c1 	bl	80062b0 <modbus_crc16>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002f32:	f107 010e 	add.w	r1, r7, #14
 8002f36:	88fb      	ldrh	r3, [r7, #6]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff fa3d 	bl	80023ba <EEPROM_WriteBlock>
 8002f40:	4603      	mov	r3, r0
 8002f42:	f083 0301 	eor.w	r3, r3, #1
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <emergencyStop_save+0xa0>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	e003      	b.n	8002f58 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 8002f50:	88fb      	ldrh	r3, [r7, #6]
 8002f52:	3302      	adds	r3, #2
 8002f54:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 8002f56:	2301      	movs	r3, #1
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000c50 	.word	0x20000c50
 8002f64:	20000c52 	.word	0x20000c52
 8002f68:	20000c55 	.word	0x20000c55

08002f6c <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	71fb      	strb	r3, [r7, #7]
	defined = false;
 8002f76:	4b09      	ldr	r3, [pc, #36]	@ (8002f9c <emergencyStop_clear+0x30>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 8002f7c:	79fb      	ldrb	r3, [r7, #7]
 8002f7e:	f083 0301 	eor.w	r3, r3, #1
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <emergencyStop_clear+0x24>
		return automation_save_rules();
 8002f88:	f7fe fa0c 	bl	80013a4 <automation_save_rules>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	e000      	b.n	8002f92 <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8002f90:	2301      	movs	r3, #1
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000c50 	.word	0x20000c50

08002fa0 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 8002fa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fa4:	b089      	sub	sp, #36	@ 0x24
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	4603      	mov	r3, r0
 8002faa:	80fb      	strh	r3, [r7, #6]
 8002fac:	466b      	mov	r3, sp
 8002fae:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 8002fb4:	8bf9      	ldrh	r1, [r7, #30]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	61bb      	str	r3, [r7, #24]
 8002fbc:	b28b      	uxth	r3, r1
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4698      	mov	r8, r3
 8002fc2:	4691      	mov	r9, r2
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fd8:	b28b      	uxth	r3, r1
 8002fda:	2200      	movs	r2, #0
 8002fdc:	461c      	mov	r4, r3
 8002fde:	4615      	mov	r5, r2
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	00eb      	lsls	r3, r5, #3
 8002fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fee:	00e2      	lsls	r2, r4, #3
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	3307      	adds	r3, #7
 8002ff4:	08db      	lsrs	r3, r3, #3
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	ebad 0d03 	sub.w	sp, sp, r3
 8002ffc:	466b      	mov	r3, sp
 8002ffe:	3300      	adds	r3, #0
 8003000:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003006:	8bfa      	ldrh	r2, [r7, #30]
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	6979      	ldr	r1, [r7, #20]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff f9ec 	bl	80023ea <EEPROM_LoadBlock>
 8003012:	4603      	mov	r3, r0
 8003014:	f083 0301 	eor.w	r3, r3, #1
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <emergencyStop_load+0x82>
		return false;
 800301e:	2300      	movs	r3, #0
 8003020:	e048      	b.n	80030b4 <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 8003022:	8a7b      	ldrh	r3, [r7, #18]
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4413      	add	r3, r2
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 800302c:	8a7b      	ldrh	r3, [r7, #18]
 800302e:	3301      	adds	r3, #1
 8003030:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 8003032:	8a7b      	ldrh	r3, [r7, #18]
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	4413      	add	r3, r2
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b29b      	uxth	r3, r3
 800303c:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 800303e:	8a7b      	ldrh	r3, [r7, #18]
 8003040:	3302      	adds	r3, #2
 8003042:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 8003044:	8a7b      	ldrh	r3, [r7, #18]
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	4413      	add	r3, r2
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 800304e:	8a7b      	ldrh	r3, [r7, #18]
 8003050:	3301      	adds	r3, #1
 8003052:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	8a7b      	ldrh	r3, [r7, #18]
 8003058:	4413      	add	r3, r2
 800305a:	b29b      	uxth	r3, r3
 800305c:	f107 0108 	add.w	r1, r7, #8
 8003060:	2202      	movs	r2, #2
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff f9c1 	bl	80023ea <EEPROM_LoadBlock>
 8003068:	4603      	mov	r3, r0
 800306a:	f083 0301 	eor.w	r3, r3, #1
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <emergencyStop_load+0xd8>
		return false;
 8003074:	2300      	movs	r3, #0
 8003076:	e01d      	b.n	80030b4 <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003078:	8a7b      	ldrh	r3, [r7, #18]
 800307a:	4619      	mov	r1, r3
 800307c:	6978      	ldr	r0, [r7, #20]
 800307e:	f003 f917 	bl	80062b0 <modbus_crc16>
 8003082:	4603      	mov	r3, r0
 8003084:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 8003086:	893b      	ldrh	r3, [r7, #8]
 8003088:	8a3a      	ldrh	r2, [r7, #16]
 800308a:	429a      	cmp	r2, r3
 800308c:	d004      	beq.n	8003098 <emergencyStop_load+0xf8>
		defined = false;
 800308e:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <emergencyStop_load+0x120>)
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
		return false;
 8003094:	2300      	movs	r3, #0
 8003096:	e00d      	b.n	80030b4 <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 8003098:	7bfa      	ldrb	r2, [r7, #15]
 800309a:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <emergencyStop_load+0x120>)
 800309c:	701a      	strb	r2, [r3, #0]
	if (defined) {
 800309e:	4b08      	ldr	r3, [pc, #32]	@ (80030c0 <emergencyStop_load+0x120>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <emergencyStop_load+0x112>
		channel = temp_channel;
 80030a6:	89ba      	ldrh	r2, [r7, #12]
 80030a8:	4b06      	ldr	r3, [pc, #24]	@ (80030c4 <emergencyStop_load+0x124>)
 80030aa:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 80030ac:	7afa      	ldrb	r2, [r7, #11]
 80030ae:	4b06      	ldr	r3, [pc, #24]	@ (80030c8 <emergencyStop_load+0x128>)
 80030b0:	701a      	strb	r2, [r3, #0]
	}

	return true;
 80030b2:	2301      	movs	r3, #1
 80030b4:	46b5      	mov	sp, r6
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3724      	adds	r7, #36	@ 0x24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030c0:	20000c50 	.word	0x20000c50
 80030c4:	20000c52 	.word	0x20000c52
 80030c8:	20000c55 	.word	0x20000c55

080030cc <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	4613      	mov	r3, r2
 80030d8:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80030da:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	2b20      	cmp	r3, #32
 80030e0:	d101      	bne.n	80030e6 <io_holding_reg_add_channel+0x1a>
		return false;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e045      	b.n	8003172 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4a26      	ldr	r2, [pc, #152]	@ (8003184 <io_holding_reg_add_channel+0xb8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d10b      	bne.n	8003106 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80030ee:	4b26      	ldr	r3, [pc, #152]	@ (8003188 <io_holding_reg_add_channel+0xbc>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d901      	bls.n	80030fa <io_holding_reg_add_channel+0x2e>
			return false;
 80030f6:	2300      	movs	r3, #0
 80030f8:	e03b      	b.n	8003172 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80030fa:	4b23      	ldr	r3, [pc, #140]	@ (8003188 <io_holding_reg_add_channel+0xbc>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	3301      	adds	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	4b21      	ldr	r3, [pc, #132]	@ (8003188 <io_holding_reg_add_channel+0xbc>)
 8003104:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8003106:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	4619      	mov	r1, r3
 800310c:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <io_holding_reg_add_channel+0xc0>)
 800310e:	460b      	mov	r3, r1
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	440b      	add	r3, r1
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	4413      	add	r3, r2
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 800311c:	4b18      	ldr	r3, [pc, #96]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	4619      	mov	r1, r3
 8003122:	4a1a      	ldr	r2, [pc, #104]	@ (800318c <io_holding_reg_add_channel+0xc0>)
 8003124:	460b      	mov	r3, r1
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	440b      	add	r3, r1
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	3304      	adds	r3, #4
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8003134:	4b12      	ldr	r3, [pc, #72]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	4619      	mov	r1, r3
 800313a:	4a14      	ldr	r2, [pc, #80]	@ (800318c <io_holding_reg_add_channel+0xc0>)
 800313c:	460b      	mov	r3, r1
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	440b      	add	r3, r1
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	3308      	adds	r3, #8
 8003148:	2200      	movs	r2, #0
 800314a:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 800314c:	4b0c      	ldr	r3, [pc, #48]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	4619      	mov	r1, r3
 8003152:	4a0e      	ldr	r2, [pc, #56]	@ (800318c <io_holding_reg_add_channel+0xc0>)
 8003154:	460b      	mov	r3, r1
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	440b      	add	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	330a      	adds	r3, #10
 8003160:	79fa      	ldrb	r2, [r7, #7]
 8003162:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8003164:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 8003166:	881b      	ldrh	r3, [r3, #0]
 8003168:	3301      	adds	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <io_holding_reg_add_channel+0xb4>)
 800316e:	801a      	strh	r2, [r3, #0]
	return true;
 8003170:	2301      	movs	r3, #1
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	20000dd8 	.word	0x20000dd8
 8003184:	08003289 	.word	0x08003289
 8003188:	20000dda 	.word	0x20000dda
 800318c:	20000c58 	.word	0x20000c58

08003190 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800319a:	4b0b      	ldr	r3, [pc, #44]	@ (80031c8 <io_holding_reg_read+0x38>)
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	88fa      	ldrh	r2, [r7, #6]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d209      	bcs.n	80031b8 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80031a4:	88fa      	ldrh	r2, [r7, #6]
 80031a6:	4909      	ldr	r1, [pc, #36]	@ (80031cc <io_holding_reg_read+0x3c>)
 80031a8:	4613      	mov	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	3308      	adds	r3, #8
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	e000      	b.n	80031ba <io_holding_reg_read+0x2a>
	}
	return 0;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000dd8 	.word	0x20000dd8
 80031cc:	20000c58 	.word	0x20000c58

080031d0 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	460a      	mov	r2, r1
 80031da:	80fb      	strh	r3, [r7, #6]
 80031dc:	4613      	mov	r3, r2
 80031de:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 80031e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003254 <io_holding_reg_write+0x84>)
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	88fa      	ldrh	r2, [r7, #6]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d230      	bcs.n	800324c <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 80031ea:	88fa      	ldrh	r2, [r7, #6]
 80031ec:	491a      	ldr	r1, [pc, #104]	@ (8003258 <io_holding_reg_write+0x88>)
 80031ee:	4613      	mov	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d01c      	beq.n	8003238 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 80031fe:	88fa      	ldrh	r2, [r7, #6]
 8003200:	4915      	ldr	r1, [pc, #84]	@ (8003258 <io_holding_reg_write+0x88>)
 8003202:	4613      	mov	r3, r2
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	440b      	add	r3, r1
 800320c:	681c      	ldr	r4, [r3, #0]
 800320e:	88fa      	ldrh	r2, [r7, #6]
 8003210:	4911      	ldr	r1, [pc, #68]	@ (8003258 <io_holding_reg_write+0x88>)
 8003212:	4613      	mov	r3, r2
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3304      	adds	r3, #4
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	88fa      	ldrh	r2, [r7, #6]
 8003222:	490d      	ldr	r1, [pc, #52]	@ (8003258 <io_holding_reg_write+0x88>)
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	330a      	adds	r3, #10
 8003230:	781a      	ldrb	r2, [r3, #0]
 8003232:	88bb      	ldrh	r3, [r7, #4]
 8003234:	4619      	mov	r1, r3
 8003236:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8003238:	88fa      	ldrh	r2, [r7, #6]
 800323a:	4907      	ldr	r1, [pc, #28]	@ (8003258 <io_holding_reg_write+0x88>)
 800323c:	4613      	mov	r3, r2
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	3308      	adds	r3, #8
 8003248:	88ba      	ldrh	r2, [r7, #4]
 800324a:	801a      	strh	r2, [r3, #0]
	}
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bd90      	pop	{r4, r7, pc}
 8003254:	20000dd8 	.word	0x20000dd8
 8003258:	20000c58 	.word	0x20000c58

0800325c <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003262:	2300      	movs	r3, #0
 8003264:	80fb      	strh	r3, [r7, #6]
 8003266:	e007      	b.n	8003278 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 8003268:	88fb      	ldrh	r3, [r7, #6]
 800326a:	2100      	movs	r1, #0
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff ffaf 	bl	80031d0 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	3301      	adds	r3, #1
 8003276:	80fb      	strh	r3, [r7, #6]
 8003278:	88fb      	ldrh	r3, [r7, #6]
 800327a:	2b1f      	cmp	r3, #31
 800327c:	d9f4      	bls.n	8003268 <io_holding_reg_emergencystop+0xc>
	}
}
 800327e:	bf00      	nop
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	807b      	strh	r3, [r7, #2]
 8003294:	4613      	mov	r3, r2
 8003296:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8003298:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <dac_write_func+0x7c>)
 800329a:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 800329c:	787b      	ldrb	r3, [r7, #1]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d002      	beq.n	80032a8 <dac_write_func+0x20>
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d00a      	beq.n	80032bc <dac_write_func+0x34>
 80032a6:	e01e      	b.n	80032e6 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 80032a8:	887a      	ldrh	r2, [r7, #2]
 80032aa:	4613      	mov	r3, r2
 80032ac:	031b      	lsls	r3, r3, #12
 80032ae:	1a9b      	subs	r3, r3, r2
 80032b0:	4a15      	ldr	r2, [pc, #84]	@ (8003308 <dac_write_func+0x80>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	0bdb      	lsrs	r3, r3, #15
 80032b8:	617b      	str	r3, [r7, #20]
				break;
 80032ba:	e014      	b.n	80032e6 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 80032bc:	f240 3311 	movw	r3, #785	@ 0x311
 80032c0:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 80032c2:	f640 735c 	movw	r3, #3932	@ 0xf5c
 80032c6:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 80032c8:	89ba      	ldrh	r2, [r7, #12]
 80032ca:	89fb      	ldrh	r3, [r7, #14]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 80032d0:	89fa      	ldrh	r2, [r7, #14]
 80032d2:	887b      	ldrh	r3, [r7, #2]
 80032d4:	8979      	ldrh	r1, [r7, #10]
 80032d6:	fb01 f303 	mul.w	r3, r1, r3
 80032da:	490b      	ldr	r1, [pc, #44]	@ (8003308 <dac_write_func+0x80>)
 80032dc:	fba1 1303 	umull	r1, r3, r1, r3
 80032e0:	0bdb      	lsrs	r3, r3, #15
 80032e2:	4413      	add	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2200      	movs	r2, #0
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	6938      	ldr	r0, [r7, #16]
 80032ee:	f007 f949 	bl	800a584 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	6938      	ldr	r0, [r7, #16]
 80032f6:	f007 f8d9 	bl	800a4ac <HAL_DAC_Start>
#endif
}
 80032fa:	bf00      	nop
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20001188 	.word	0x20001188
 8003308:	80008001 	.word	0x80008001

0800330c <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	460a      	mov	r2, r1
 8003316:	80fb      	strh	r3, [r7, #6]
 8003318:	4613      	mov	r3, r2
 800331a:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <io_holding_reg_set_mode+0x40>)
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	88fa      	ldrh	r2, [r7, #6]
 8003322:	429a      	cmp	r2, r3
 8003324:	d20d      	bcs.n	8003342 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8003326:	88fa      	ldrh	r2, [r7, #6]
 8003328:	4909      	ldr	r1, [pc, #36]	@ (8003350 <io_holding_reg_set_mode+0x44>)
 800332a:	4613      	mov	r3, r2
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	330a      	adds	r3, #10
 8003336:	797a      	ldrb	r2, [r7, #5]
 8003338:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 800333a:	f7fe f833 	bl	80013a4 <automation_save_rules>
 800333e:	4603      	mov	r3, r0
 8003340:	e000      	b.n	8003344 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000dd8 	.word	0x20000dd8
 8003350:	20000c58 	.word	0x20000c58

08003354 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	6039      	str	r1, [r7, #0]
 800335e:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8003360:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <io_holding_reg_get_mode+0x40>)
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	88fa      	ldrh	r2, [r7, #6]
 8003366:	429a      	cmp	r2, r3
 8003368:	d20c      	bcs.n	8003384 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 800336a:	88fa      	ldrh	r2, [r7, #6]
 800336c:	490a      	ldr	r1, [pc, #40]	@ (8003398 <io_holding_reg_get_mode+0x44>)
 800336e:	4613      	mov	r3, r2
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	4413      	add	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	330a      	adds	r3, #10
 800337a:	781a      	ldrb	r2, [r3, #0]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	701a      	strb	r2, [r3, #0]
		return true;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	370c      	adds	r7, #12
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	20000dd8 	.word	0x20000dd8
 8003398:	20000c58 	.word	0x20000c58

0800339c <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 800339c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80033a0:	b089      	sub	sp, #36	@ 0x24
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	4603      	mov	r3, r0
 80033a6:	80fb      	strh	r3, [r7, #6]
 80033a8:	466b      	mov	r3, sp
 80033aa:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80033b0:	2300      	movs	r3, #0
 80033b2:	83fb      	strh	r3, [r7, #30]
 80033b4:	e011      	b.n	80033da <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80033b6:	8bfa      	ldrh	r2, [r7, #30]
 80033b8:	4955      	ldr	r1, [pc, #340]	@ (8003510 <io_holding_reg_type_save+0x174>)
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a53      	ldr	r2, [pc, #332]	@ (8003514 <io_holding_reg_type_save+0x178>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d103      	bne.n	80033d4 <io_holding_reg_type_save+0x38>
			count++;
 80033cc:	89fb      	ldrh	r3, [r7, #14]
 80033ce:	3301      	adds	r3, #1
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80033d4:	8bfb      	ldrh	r3, [r7, #30]
 80033d6:	3301      	adds	r3, #1
 80033d8:	83fb      	strh	r3, [r7, #30]
 80033da:	4b4f      	ldr	r3, [pc, #316]	@ (8003518 <io_holding_reg_type_save+0x17c>)
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	8bfa      	ldrh	r2, [r7, #30]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d3e8      	bcc.n	80033b6 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 80033e4:	89fb      	ldrh	r3, [r7, #14]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <io_holding_reg_type_save+0x52>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e089      	b.n	8003502 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 80033ee:	89fb      	ldrh	r3, [r7, #14]
 80033f0:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 80033f2:	1c99      	adds	r1, r3, #2
 80033f4:	460b      	mov	r3, r1
	uint8_t buffer[
 80033f6:	3b01      	subs	r3, #1
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	2300      	movs	r3, #0
 80033fc:	4688      	mov	r8, r1
 80033fe:	4699      	mov	r9, r3
 8003400:	f04f 0200 	mov.w	r2, #0
 8003404:	f04f 0300 	mov.w	r3, #0
 8003408:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800340c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003410:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003414:	2300      	movs	r3, #0
 8003416:	460c      	mov	r4, r1
 8003418:	461d      	mov	r5, r3
 800341a:	f04f 0200 	mov.w	r2, #0
 800341e:	f04f 0300 	mov.w	r3, #0
 8003422:	00eb      	lsls	r3, r5, #3
 8003424:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003428:	00e2      	lsls	r2, r4, #3
 800342a:	1dcb      	adds	r3, r1, #7
 800342c:	08db      	lsrs	r3, r3, #3
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	ebad 0d03 	sub.w	sp, sp, r3
 8003434:	466b      	mov	r3, sp
 8003436:	3300      	adds	r3, #0
 8003438:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 800343e:	8bbb      	ldrh	r3, [r7, #28]
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	4413      	add	r3, r2
 8003444:	89fa      	ldrh	r2, [r7, #14]
 8003446:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003448:	8bbb      	ldrh	r3, [r7, #28]
 800344a:	3302      	adds	r3, #2
 800344c:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800344e:	2300      	movs	r3, #0
 8003450:	837b      	strh	r3, [r7, #26]
 8003452:	e021      	b.n	8003498 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003454:	8b7a      	ldrh	r2, [r7, #26]
 8003456:	492e      	ldr	r1, [pc, #184]	@ (8003510 <io_holding_reg_type_save+0x174>)
 8003458:	4613      	mov	r3, r2
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	4413      	add	r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a2b      	ldr	r2, [pc, #172]	@ (8003514 <io_holding_reg_type_save+0x178>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d113      	bne.n	8003492 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 800346a:	8b7b      	ldrh	r3, [r7, #26]
 800346c:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 800346e:	8b7a      	ldrh	r2, [r7, #26]
 8003470:	4927      	ldr	r1, [pc, #156]	@ (8003510 <io_holding_reg_type_save+0x174>)
 8003472:	4613      	mov	r3, r2
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	4413      	add	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	330a      	adds	r3, #10
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003482:	8bbb      	ldrh	r3, [r7, #28]
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4413      	add	r3, r2
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 800348c:	8bbb      	ldrh	r3, [r7, #28]
 800348e:	3304      	adds	r3, #4
 8003490:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003492:	8b7b      	ldrh	r3, [r7, #26]
 8003494:	3301      	adds	r3, #1
 8003496:	837b      	strh	r3, [r7, #26]
 8003498:	4b1f      	ldr	r3, [pc, #124]	@ (8003518 <io_holding_reg_type_save+0x17c>)
 800349a:	881b      	ldrh	r3, [r3, #0]
 800349c:	8b7a      	ldrh	r2, [r7, #26]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d3d8      	bcc.n	8003454 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 80034a2:	8bba      	ldrh	r2, [r7, #28]
 80034a4:	88fb      	ldrh	r3, [r7, #6]
 80034a6:	6939      	ldr	r1, [r7, #16]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe ff86 	bl	80023ba <EEPROM_WriteBlock>
 80034ae:	4603      	mov	r3, r0
 80034b0:	f083 0301 	eor.w	r3, r3, #1
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <io_holding_reg_type_save+0x122>
 80034ba:	2300      	movs	r3, #0
 80034bc:	e021      	b.n	8003502 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 80034be:	88fa      	ldrh	r2, [r7, #6]
 80034c0:	8bbb      	ldrh	r3, [r7, #28]
 80034c2:	4413      	add	r3, r2
 80034c4:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80034c6:	8bbb      	ldrh	r3, [r7, #28]
 80034c8:	4619      	mov	r1, r3
 80034ca:	6938      	ldr	r0, [r7, #16]
 80034cc:	f002 fef0 	bl	80062b0 <modbus_crc16>
 80034d0:	4603      	mov	r3, r0
 80034d2:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80034d4:	f107 010c 	add.w	r1, r7, #12
 80034d8:	88fb      	ldrh	r3, [r7, #6]
 80034da:	2202      	movs	r2, #2
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fe ff6c 	bl	80023ba <EEPROM_WriteBlock>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f083 0301 	eor.w	r3, r3, #1
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <io_holding_reg_type_save+0x156>
 80034ee:	2300      	movs	r3, #0
 80034f0:	e007      	b.n	8003502 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	3302      	adds	r3, #2
 80034f6:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 80034f8:	88fb      	ldrh	r3, [r7, #6]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f000 fa46 	bl	800398c <io_input_reg_type_save>
 8003500:	4603      	mov	r3, r0
 8003502:	46b5      	mov	sp, r6
}
 8003504:	4618      	mov	r0, r3
 8003506:	3724      	adds	r7, #36	@ 0x24
 8003508:	46bd      	mov	sp, r7
 800350a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800350e:	bf00      	nop
 8003510:	20000c58 	.word	0x20000c58
 8003514:	08003289 	.word	0x08003289
 8003518:	20000dd8 	.word	0x20000dd8

0800351c <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 800351c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003520:	b08b      	sub	sp, #44	@ 0x2c
 8003522:	af00      	add	r7, sp, #0
 8003524:	4603      	mov	r3, r0
 8003526:	80fb      	strh	r3, [r7, #6]
 8003528:	466b      	mov	r3, sp
 800352a:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 800352c:	230c      	movs	r3, #12
 800352e:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 8003530:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8003532:	460b      	mov	r3, r1
 8003534:	3b01      	subs	r3, #1
 8003536:	623b      	str	r3, [r7, #32]
 8003538:	b28b      	uxth	r3, r1
 800353a:	2200      	movs	r2, #0
 800353c:	4698      	mov	r8, r3
 800353e:	4691      	mov	r9, r2
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800354c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003550:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003554:	b28b      	uxth	r3, r1
 8003556:	2200      	movs	r2, #0
 8003558:	461c      	mov	r4, r3
 800355a:	4615      	mov	r5, r2
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	00eb      	lsls	r3, r5, #3
 8003566:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800356a:	00e2      	lsls	r2, r4, #3
 800356c:	460b      	mov	r3, r1
 800356e:	3307      	adds	r3, #7
 8003570:	08db      	lsrs	r3, r3, #3
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	ebad 0d03 	sub.w	sp, sp, r3
 8003578:	466b      	mov	r3, sp
 800357a:	3300      	adds	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003582:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003584:	88fb      	ldrh	r3, [r7, #6]
 8003586:	69f9      	ldr	r1, [r7, #28]
 8003588:	4618      	mov	r0, r3
 800358a:	f7fe ff2e 	bl	80023ea <EEPROM_LoadBlock>
 800358e:	4603      	mov	r3, r0
 8003590:	f083 0301 	eor.w	r3, r3, #1
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <io_holding_reg_type_load+0x82>
		return false;
 800359a:	2300      	movs	r3, #0
 800359c:	e074      	b.n	8003688 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800359e:	8b7b      	ldrh	r3, [r7, #26]
 80035a0:	69fa      	ldr	r2, [r7, #28]
 80035a2:	4413      	add	r3, r2
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 80035aa:	8abb      	ldrh	r3, [r7, #20]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <io_holding_reg_type_load+0x98>
		return false;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e069      	b.n	8003688 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 80035b4:	8b7b      	ldrh	r3, [r7, #26]
 80035b6:	3302      	adds	r3, #2
 80035b8:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 80035ba:	8b7b      	ldrh	r3, [r7, #26]
 80035bc:	69fa      	ldr	r2, [r7, #28]
 80035be:	18d1      	adds	r1, r2, r3
 80035c0:	8abb      	ldrh	r3, [r7, #20]
 80035c2:	009a      	lsls	r2, r3, #2
 80035c4:	f107 030c 	add.w	r3, r7, #12
 80035c8:	4618      	mov	r0, r3
 80035ca:	f015 fc8c 	bl	8018ee6 <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 80035ce:	8abb      	ldrh	r3, [r7, #20]
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	8b7b      	ldrh	r3, [r7, #26]
 80035d6:	4413      	add	r3, r2
 80035d8:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 80035da:	88fa      	ldrh	r2, [r7, #6]
 80035dc:	8b7b      	ldrh	r3, [r7, #26]
 80035de:	4413      	add	r3, r2
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	f107 010a 	add.w	r1, r7, #10
 80035e6:	2202      	movs	r2, #2
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fefe 	bl	80023ea <EEPROM_LoadBlock>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f083 0301 	eor.w	r3, r3, #1
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <io_holding_reg_type_load+0xe2>
		return false;
 80035fa:	2300      	movs	r3, #0
 80035fc:	e044      	b.n	8003688 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80035fe:	8b7b      	ldrh	r3, [r7, #26]
 8003600:	4619      	mov	r1, r3
 8003602:	69f8      	ldr	r0, [r7, #28]
 8003604:	f002 fe54 	bl	80062b0 <modbus_crc16>
 8003608:	4603      	mov	r3, r0
 800360a:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 800360c:	897b      	ldrh	r3, [r7, #10]
 800360e:	8b3a      	ldrh	r2, [r7, #24]
 8003610:	429a      	cmp	r2, r3
 8003612:	d001      	beq.n	8003618 <io_holding_reg_type_load+0xfc>
		return false;
 8003614:	2300      	movs	r3, #0
 8003616:	e037      	b.n	8003688 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003618:	2300      	movs	r3, #0
 800361a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800361c:	e024      	b.n	8003668 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 800361e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	3328      	adds	r3, #40	@ 0x28
 8003624:	443b      	add	r3, r7
 8003626:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800362a:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 800362c:	8afa      	ldrh	r2, [r7, #22]
 800362e:	4919      	ldr	r1, [pc, #100]	@ (8003694 <io_holding_reg_type_load+0x178>)
 8003630:	4613      	mov	r3, r2
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a16      	ldr	r2, [pc, #88]	@ (8003698 <io_holding_reg_type_load+0x17c>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d10f      	bne.n	8003662 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8003642:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003644:	8afa      	ldrh	r2, [r7, #22]
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	3328      	adds	r3, #40	@ 0x28
 800364a:	443b      	add	r3, r7
 800364c:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8003650:	4910      	ldr	r1, [pc, #64]	@ (8003694 <io_holding_reg_type_load+0x178>)
 8003652:	4613      	mov	r3, r2
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	4413      	add	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	440b      	add	r3, r1
 800365c:	330a      	adds	r3, #10
 800365e:	4602      	mov	r2, r0
 8003660:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003662:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003664:	3301      	adds	r3, #1
 8003666:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003668:	8abb      	ldrh	r3, [r7, #20]
 800366a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800366c:	429a      	cmp	r2, r3
 800366e:	d3d6      	bcc.n	800361e <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 8003670:	88fa      	ldrh	r2, [r7, #6]
 8003672:	8b7b      	ldrh	r3, [r7, #26]
 8003674:	4413      	add	r3, r2
 8003676:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	3302      	adds	r3, #2
 800367c:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	4618      	mov	r0, r3
 8003682:	f000 fa7d 	bl	8003b80 <io_input_reg_type_load>
 8003686:	4603      	mov	r3, r0
 8003688:	46b5      	mov	sp, r6
}
 800368a:	4618      	mov	r0, r3
 800368c:	372c      	adds	r7, #44	@ 0x2c
 800368e:	46bd      	mov	sp, r7
 8003690:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003694:	20000c58 	.word	0x20000c58
 8003698:	08003289 	.word	0x08003289

0800369c <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80036a6:	2300      	movs	r3, #0
 80036a8:	81fb      	strh	r3, [r7, #14]
 80036aa:	e017      	b.n	80036dc <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 80036ac:	89fa      	ldrh	r2, [r7, #14]
 80036ae:	4915      	ldr	r1, [pc, #84]	@ (8003704 <io_holding_reg_type_clear+0x68>)
 80036b0:	4613      	mov	r3, r2
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a12      	ldr	r2, [pc, #72]	@ (8003708 <io_holding_reg_type_clear+0x6c>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d109      	bne.n	80036d6 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 80036c2:	89fa      	ldrh	r2, [r7, #14]
 80036c4:	490f      	ldr	r1, [pc, #60]	@ (8003704 <io_holding_reg_type_clear+0x68>)
 80036c6:	4613      	mov	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	440b      	add	r3, r1
 80036d0:	330a      	adds	r3, #10
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80036d6:	89fb      	ldrh	r3, [r7, #14]
 80036d8:	3301      	adds	r3, #1
 80036da:	81fb      	strh	r3, [r7, #14]
 80036dc:	4b0b      	ldr	r3, [pc, #44]	@ (800370c <io_holding_reg_type_clear+0x70>)
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	89fa      	ldrh	r2, [r7, #14]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d3e2      	bcc.n	80036ac <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	f083 0301 	eor.w	r3, r3, #1
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 80036f2:	f7fd fe57 	bl	80013a4 <automation_save_rules>
 80036f6:	4603      	mov	r3, r0
 80036f8:	e000      	b.n	80036fc <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80036fa:	2301      	movs	r3, #1
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	20000c58 	.word	0x20000c58
 8003708:	08003289 	.word	0x08003289
 800370c:	20000dd8 	.word	0x20000dd8

08003710 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	4613      	mov	r3, r2
 800371c:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4a1e      	ldr	r2, [pc, #120]	@ (800379c <io_input_reg_add_channel+0x8c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d109      	bne.n	800373a <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8003726:	4b1e      	ldr	r3, [pc, #120]	@ (80037a0 <io_input_reg_add_channel+0x90>)
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	2b03      	cmp	r3, #3
 800372c:	d82f      	bhi.n	800378e <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800372e:	4b1c      	ldr	r3, [pc, #112]	@ (80037a0 <io_input_reg_add_channel+0x90>)
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	3301      	adds	r3, #1
 8003734:	b29a      	uxth	r2, r3
 8003736:	4b1a      	ldr	r3, [pc, #104]	@ (80037a0 <io_input_reg_add_channel+0x90>)
 8003738:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800373a:	4b1a      	ldr	r3, [pc, #104]	@ (80037a4 <io_input_reg_add_channel+0x94>)
 800373c:	881b      	ldrh	r3, [r3, #0]
 800373e:	4619      	mov	r1, r3
 8003740:	4a19      	ldr	r2, [pc, #100]	@ (80037a8 <io_input_reg_add_channel+0x98>)
 8003742:	460b      	mov	r3, r1
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	440b      	add	r3, r1
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4413      	add	r3, r2
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003750:	4b14      	ldr	r3, [pc, #80]	@ (80037a4 <io_input_reg_add_channel+0x94>)
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	4619      	mov	r1, r3
 8003756:	4a14      	ldr	r2, [pc, #80]	@ (80037a8 <io_input_reg_add_channel+0x98>)
 8003758:	460b      	mov	r3, r1
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	440b      	add	r3, r1
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4413      	add	r3, r2
 8003762:	3304      	adds	r3, #4
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003768:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <io_input_reg_add_channel+0x94>)
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	4619      	mov	r1, r3
 800376e:	4a0e      	ldr	r2, [pc, #56]	@ (80037a8 <io_input_reg_add_channel+0x98>)
 8003770:	460b      	mov	r3, r1
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	440b      	add	r3, r1
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	3308      	adds	r3, #8
 800377c:	79fa      	ldrb	r2, [r7, #7]
 800377e:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003780:	4b08      	ldr	r3, [pc, #32]	@ (80037a4 <io_input_reg_add_channel+0x94>)
 8003782:	881b      	ldrh	r3, [r3, #0]
 8003784:	3301      	adds	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	4b06      	ldr	r3, [pc, #24]	@ (80037a4 <io_input_reg_add_channel+0x94>)
 800378a:	801a      	strh	r2, [r3, #0]
 800378c:	e000      	b.n	8003790 <io_input_reg_add_channel+0x80>
			return;
 800378e:	bf00      	nop
}
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	08003811 	.word	0x08003811
 80037a0:	20000f5e 	.word	0x20000f5e
 80037a4:	20000f5c 	.word	0x20000f5c
 80037a8:	20000ddc 	.word	0x20000ddc

080037ac <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80037ac:	b590      	push	{r4, r7, lr}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80037b6:	4b14      	ldr	r3, [pc, #80]	@ (8003808 <io_input_reg_read+0x5c>)
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	88fa      	ldrh	r2, [r7, #6]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d21d      	bcs.n	80037fc <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 80037c0:	88fa      	ldrh	r2, [r7, #6]
 80037c2:	4912      	ldr	r1, [pc, #72]	@ (800380c <io_input_reg_read+0x60>)
 80037c4:	4613      	mov	r3, r2
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	681c      	ldr	r4, [r3, #0]
 80037d0:	88fa      	ldrh	r2, [r7, #6]
 80037d2:	490e      	ldr	r1, [pc, #56]	@ (800380c <io_input_reg_read+0x60>)
 80037d4:	4613      	mov	r3, r2
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	3304      	adds	r3, #4
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	88fa      	ldrh	r2, [r7, #6]
 80037e4:	4909      	ldr	r1, [pc, #36]	@ (800380c <io_input_reg_read+0x60>)
 80037e6:	4613      	mov	r3, r2
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	4413      	add	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	3308      	adds	r3, #8
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	4619      	mov	r1, r3
 80037f6:	47a0      	blx	r4
 80037f8:	4603      	mov	r3, r0
 80037fa:	e000      	b.n	80037fe <io_input_reg_read+0x52>
	}
	return 0;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bd90      	pop	{r4, r7, pc}
 8003806:	bf00      	nop
 8003808:	20000f5c 	.word	0x20000f5c
 800380c:	20000ddc 	.word	0x20000ddc

08003810 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 8003810:	b580      	push	{r7, lr}
 8003812:	b08e      	sub	sp, #56	@ 0x38
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 800381c:	4b35      	ldr	r3, [pc, #212]	@ (80038f4 <adc_read_func+0xe4>)
 800381e:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8003820:	4834      	ldr	r0, [pc, #208]	@ (80038f4 <adc_read_func+0xe4>)
 8003822:	f005 fd9b 	bl	800935c <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8003826:	f107 030c 	add.w	r3, r7, #12
 800382a:	2220      	movs	r2, #32
 800382c:	2100      	movs	r1, #0
 800382e:	4618      	mov	r0, r3
 8003830:	f015 fad9 	bl	8018de6 <memset>
		sConfig.Channel = channel;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8003838:	2306      	movs	r3, #6
 800383a:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 800383c:	2304      	movs	r3, #4
 800383e:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8003840:	237f      	movs	r3, #127	@ 0x7f
 8003842:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8003844:	f107 030c 	add.w	r3, r7, #12
 8003848:	4619      	mov	r1, r3
 800384a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800384c:	f005 fea0 	bl	8009590 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003850:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003852:	f005 fcc7 	bl	80091e4 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003856:	2164      	movs	r1, #100	@ 0x64
 8003858:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800385a:	f005 fdb3 	bl	80093c4 <HAL_ADC_PollForConversion>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d13f      	bne.n	80038e4 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8003864:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003866:	f005 fe85 	bl	8009574 <HAL_ADC_GetValue>
 800386a:	4603      	mov	r3, r0
 800386c:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 800386e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003870:	f005 fd74 	bl	800935c <HAL_ADC_Stop>

			switch (mode) {
 8003874:	78fb      	ldrb	r3, [r7, #3]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <adc_read_func+0x70>
 800387a:	2b01      	cmp	r3, #1
 800387c:	d00d      	beq.n	800389a <adc_read_func+0x8a>
 800387e:	e02f      	b.n	80038e0 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003880:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003882:	4613      	mov	r3, r2
 8003884:	041b      	lsls	r3, r3, #16
 8003886:	1a9a      	subs	r2, r3, r2
 8003888:	4b1b      	ldr	r3, [pc, #108]	@ (80038f8 <adc_read_func+0xe8>)
 800388a:	fba3 1302 	umull	r1, r3, r3, r2
 800388e:	1ad2      	subs	r2, r2, r3
 8003890:	0852      	lsrs	r2, r2, #1
 8003892:	4413      	add	r3, r2
 8003894:	0adb      	lsrs	r3, r3, #11
 8003896:	b29b      	uxth	r3, r3
 8003898:	e028      	b.n	80038ec <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 800389a:	f240 13f1 	movw	r3, #497	@ 0x1f1
 800389e:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 80038a0:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 80038a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 80038a6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80038a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d801      	bhi.n	80038b2 <adc_read_func+0xa2>
 80038ae:	2300      	movs	r3, #0
 80038b0:	e01c      	b.n	80038ec <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 80038b2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80038b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <adc_read_func+0xb0>
 80038ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80038be:	e015      	b.n	80038ec <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 80038c0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80038c2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 80038c8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80038ca:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	4613      	mov	r3, r2
 80038d2:	041b      	lsls	r3, r3, #16
 80038d4:	1a9a      	subs	r2, r3, r2
 80038d6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	b29b      	uxth	r3, r3
 80038de:	e005      	b.n	80038ec <adc_read_func+0xdc>
				}

				default:
					return 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	e003      	b.n	80038ec <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 80038e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80038e6:	f005 fd39 	bl	800935c <HAL_ADC_Stop>
#endif
	return 0;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3738      	adds	r7, #56	@ 0x38
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	2000111c 	.word	0x2000111c
 80038f8:	00100101 	.word	0x00100101

080038fc <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	460a      	mov	r2, r1
 8003906:	80fb      	strh	r3, [r7, #6]
 8003908:	4613      	mov	r3, r2
 800390a:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 800390c:	4b0b      	ldr	r3, [pc, #44]	@ (800393c <io_input_reg_set_mode+0x40>)
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	88fa      	ldrh	r2, [r7, #6]
 8003912:	429a      	cmp	r2, r3
 8003914:	d20d      	bcs.n	8003932 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 8003916:	88fa      	ldrh	r2, [r7, #6]
 8003918:	4909      	ldr	r1, [pc, #36]	@ (8003940 <io_input_reg_set_mode+0x44>)
 800391a:	4613      	mov	r3, r2
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	4413      	add	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	3308      	adds	r3, #8
 8003926:	797a      	ldrb	r2, [r7, #5]
 8003928:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 800392a:	f7fd fd3b 	bl	80013a4 <automation_save_rules>
 800392e:	4603      	mov	r3, r0
 8003930:	e000      	b.n	8003934 <io_input_reg_set_mode+0x38>
	}
	return false;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20000f5c 	.word	0x20000f5c
 8003940:	20000ddc 	.word	0x20000ddc

08003944 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	4603      	mov	r3, r0
 800394c:	6039      	str	r1, [r7, #0]
 800394e:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003950:	4b0c      	ldr	r3, [pc, #48]	@ (8003984 <io_input_reg_get_mode+0x40>)
 8003952:	881b      	ldrh	r3, [r3, #0]
 8003954:	88fa      	ldrh	r2, [r7, #6]
 8003956:	429a      	cmp	r2, r3
 8003958:	d20c      	bcs.n	8003974 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 800395a:	88fa      	ldrh	r2, [r7, #6]
 800395c:	490a      	ldr	r1, [pc, #40]	@ (8003988 <io_input_reg_get_mode+0x44>)
 800395e:	4613      	mov	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	440b      	add	r3, r1
 8003968:	3308      	adds	r3, #8
 800396a:	781a      	ldrb	r2, [r3, #0]
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	701a      	strb	r2, [r3, #0]
		return true;
 8003970:	2301      	movs	r3, #1
 8003972:	e000      	b.n	8003976 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20000f5c 	.word	0x20000f5c
 8003988:	20000ddc 	.word	0x20000ddc

0800398c <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 800398c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003990:	b089      	sub	sp, #36	@ 0x24
 8003992:	af00      	add	r7, sp, #0
 8003994:	4603      	mov	r3, r0
 8003996:	80fb      	strh	r3, [r7, #6]
 8003998:	466b      	mov	r3, sp
 800399a:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 800399c:	2300      	movs	r3, #0
 800399e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80039a0:	2300      	movs	r3, #0
 80039a2:	83fb      	strh	r3, [r7, #30]
 80039a4:	e011      	b.n	80039ca <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80039a6:	8bfa      	ldrh	r2, [r7, #30]
 80039a8:	4955      	ldr	r1, [pc, #340]	@ (8003b00 <io_input_reg_type_save+0x174>)
 80039aa:	4613      	mov	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	4413      	add	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a53      	ldr	r2, [pc, #332]	@ (8003b04 <io_input_reg_type_save+0x178>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d103      	bne.n	80039c4 <io_input_reg_type_save+0x38>
			count++;
 80039bc:	89fb      	ldrh	r3, [r7, #14]
 80039be:	3301      	adds	r3, #1
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80039c4:	8bfb      	ldrh	r3, [r7, #30]
 80039c6:	3301      	adds	r3, #1
 80039c8:	83fb      	strh	r3, [r7, #30]
 80039ca:	4b4f      	ldr	r3, [pc, #316]	@ (8003b08 <io_input_reg_type_save+0x17c>)
 80039cc:	881b      	ldrh	r3, [r3, #0]
 80039ce:	8bfa      	ldrh	r2, [r7, #30]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d3e8      	bcc.n	80039a6 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 80039d4:	89fb      	ldrh	r3, [r7, #14]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <io_input_reg_type_save+0x52>
 80039da:	2301      	movs	r3, #1
 80039dc:	e089      	b.n	8003af2 <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 80039de:	89fb      	ldrh	r3, [r7, #14]
 80039e0:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 80039e2:	1c99      	adds	r1, r3, #2
 80039e4:	460b      	mov	r3, r1
	uint8_t buffer[
 80039e6:	3b01      	subs	r3, #1
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	2300      	movs	r3, #0
 80039ec:	4688      	mov	r8, r1
 80039ee:	4699      	mov	r9, r3
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a00:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a04:	2300      	movs	r3, #0
 8003a06:	460c      	mov	r4, r1
 8003a08:	461d      	mov	r5, r3
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	00eb      	lsls	r3, r5, #3
 8003a14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a18:	00e2      	lsls	r2, r4, #3
 8003a1a:	1dcb      	adds	r3, r1, #7
 8003a1c:	08db      	lsrs	r3, r3, #3
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	ebad 0d03 	sub.w	sp, sp, r3
 8003a24:	466b      	mov	r3, sp
 8003a26:	3300      	adds	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8003a2e:	8bbb      	ldrh	r3, [r7, #28]
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	4413      	add	r3, r2
 8003a34:	89fa      	ldrh	r2, [r7, #14]
 8003a36:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8003a38:	8bbb      	ldrh	r3, [r7, #28]
 8003a3a:	3302      	adds	r3, #2
 8003a3c:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003a3e:	2300      	movs	r3, #0
 8003a40:	837b      	strh	r3, [r7, #26]
 8003a42:	e021      	b.n	8003a88 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003a44:	8b7a      	ldrh	r2, [r7, #26]
 8003a46:	492e      	ldr	r1, [pc, #184]	@ (8003b00 <io_input_reg_type_save+0x174>)
 8003a48:	4613      	mov	r3, r2
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	4413      	add	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a2b      	ldr	r2, [pc, #172]	@ (8003b04 <io_input_reg_type_save+0x178>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d113      	bne.n	8003a82 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 8003a5a:	8b7b      	ldrh	r3, [r7, #26]
 8003a5c:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8003a5e:	8b7a      	ldrh	r2, [r7, #26]
 8003a60:	4927      	ldr	r1, [pc, #156]	@ (8003b00 <io_input_reg_type_save+0x174>)
 8003a62:	4613      	mov	r3, r2
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	4413      	add	r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	3308      	adds	r3, #8
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003a72:	8bbb      	ldrh	r3, [r7, #28]
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4413      	add	r3, r2
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003a7c:	8bbb      	ldrh	r3, [r7, #28]
 8003a7e:	3304      	adds	r3, #4
 8003a80:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003a82:	8b7b      	ldrh	r3, [r7, #26]
 8003a84:	3301      	adds	r3, #1
 8003a86:	837b      	strh	r3, [r7, #26]
 8003a88:	4b1f      	ldr	r3, [pc, #124]	@ (8003b08 <io_input_reg_type_save+0x17c>)
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	8b7a      	ldrh	r2, [r7, #26]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d3d8      	bcc.n	8003a44 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003a92:	8bba      	ldrh	r2, [r7, #28]
 8003a94:	88fb      	ldrh	r3, [r7, #6]
 8003a96:	6939      	ldr	r1, [r7, #16]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe fc8e 	bl	80023ba <EEPROM_WriteBlock>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f083 0301 	eor.w	r3, r3, #1
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <io_input_reg_type_save+0x122>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	e021      	b.n	8003af2 <io_input_reg_type_save+0x166>
	baseAddress += offset;
 8003aae:	88fa      	ldrh	r2, [r7, #6]
 8003ab0:	8bbb      	ldrh	r3, [r7, #28]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003ab6:	8bbb      	ldrh	r3, [r7, #28]
 8003ab8:	4619      	mov	r1, r3
 8003aba:	6938      	ldr	r0, [r7, #16]
 8003abc:	f002 fbf8 	bl	80062b0 <modbus_crc16>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003ac4:	f107 010c 	add.w	r1, r7, #12
 8003ac8:	88fb      	ldrh	r3, [r7, #6]
 8003aca:	2202      	movs	r2, #2
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7fe fc74 	bl	80023ba <EEPROM_WriteBlock>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	f083 0301 	eor.w	r3, r3, #1
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <io_input_reg_type_save+0x156>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e007      	b.n	8003af2 <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 8003ae2:	88fb      	ldrh	r3, [r7, #6]
 8003ae4:	3302      	adds	r3, #2
 8003ae6:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 8003ae8:	88fb      	ldrh	r3, [r7, #6]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff f9e0 	bl	8002eb0 <emergencyStop_save>
 8003af0:	4603      	mov	r3, r0
 8003af2:	46b5      	mov	sp, r6
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3724      	adds	r7, #36	@ 0x24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003afe:	bf00      	nop
 8003b00:	20000ddc 	.word	0x20000ddc
 8003b04:	08003811 	.word	0x08003811
 8003b08:	20000f5c 	.word	0x20000f5c

08003b0c <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b16:	2300      	movs	r3, #0
 8003b18:	81fb      	strh	r3, [r7, #14]
 8003b1a:	e017      	b.n	8003b4c <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003b1c:	89fa      	ldrh	r2, [r7, #14]
 8003b1e:	4915      	ldr	r1, [pc, #84]	@ (8003b74 <io_input_reg_type_clear+0x68>)
 8003b20:	4613      	mov	r3, r2
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	4413      	add	r3, r2
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	440b      	add	r3, r1
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a12      	ldr	r2, [pc, #72]	@ (8003b78 <io_input_reg_type_clear+0x6c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d109      	bne.n	8003b46 <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 8003b32:	89fa      	ldrh	r2, [r7, #14]
 8003b34:	490f      	ldr	r1, [pc, #60]	@ (8003b74 <io_input_reg_type_clear+0x68>)
 8003b36:	4613      	mov	r3, r2
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	4413      	add	r3, r2
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	440b      	add	r3, r1
 8003b40:	3308      	adds	r3, #8
 8003b42:	2200      	movs	r2, #0
 8003b44:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003b46:	89fb      	ldrh	r3, [r7, #14]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	81fb      	strh	r3, [r7, #14]
 8003b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b7c <io_input_reg_type_clear+0x70>)
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	89fa      	ldrh	r2, [r7, #14]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d3e2      	bcc.n	8003b1c <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003b56:	79fb      	ldrb	r3, [r7, #7]
 8003b58:	f083 0301 	eor.w	r3, r3, #1
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 8003b62:	f7fd fc1f 	bl	80013a4 <automation_save_rules>
 8003b66:	4603      	mov	r3, r0
 8003b68:	e000      	b.n	8003b6c <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003b6a:	2301      	movs	r3, #1
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000ddc 	.word	0x20000ddc
 8003b78:	08003811 	.word	0x08003811
 8003b7c:	20000f5c 	.word	0x20000f5c

08003b80 <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b84:	b08d      	sub	sp, #52	@ 0x34
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	4603      	mov	r3, r0
 8003b8a:	80fb      	strh	r3, [r7, #6]
 8003b8c:	466b      	mov	r3, sp
 8003b8e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003b90:	2314      	movs	r3, #20
 8003b92:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003b94:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003b96:	460b      	mov	r3, r1
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9c:	b28b      	uxth	r3, r1
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	4698      	mov	r8, r3
 8003ba2:	4691      	mov	r9, r2
 8003ba4:	f04f 0200 	mov.w	r2, #0
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bb0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bb4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bb8:	b28b      	uxth	r3, r1
 8003bba:	2200      	movs	r2, #0
 8003bbc:	461c      	mov	r4, r3
 8003bbe:	4615      	mov	r5, r2
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	00eb      	lsls	r3, r5, #3
 8003bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bce:	00e2      	lsls	r2, r4, #3
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	3307      	adds	r3, #7
 8003bd4:	08db      	lsrs	r3, r3, #3
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	ebad 0d03 	sub.w	sp, sp, r3
 8003bdc:	466b      	mov	r3, sp
 8003bde:	3300      	adds	r3, #0
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003be6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003be8:	88fb      	ldrh	r3, [r7, #6]
 8003bea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7fe fbfc 	bl	80023ea <EEPROM_LoadBlock>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	f083 0301 	eor.w	r3, r3, #1
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <io_input_reg_type_load+0x82>
		return false;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	e074      	b.n	8003cec <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003c02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c06:	4413      	add	r3, r2
 8003c08:	881b      	ldrh	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003c0e:	8bbb      	ldrh	r3, [r7, #28]
 8003c10:	2b04      	cmp	r3, #4
 8003c12:	d901      	bls.n	8003c18 <io_input_reg_type_load+0x98>
		return false;
 8003c14:	2300      	movs	r3, #0
 8003c16:	e069      	b.n	8003cec <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003c18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003c1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c22:	18d1      	adds	r1, r2, r3
 8003c24:	8bbb      	ldrh	r3, [r7, #28]
 8003c26:	009a      	lsls	r2, r3, #2
 8003c28:	f107 030c 	add.w	r3, r7, #12
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f015 f95a 	bl	8018ee6 <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003c32:	8bbb      	ldrh	r3, [r7, #28]
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c3a:	4413      	add	r3, r2
 8003c3c:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003c3e:	88fa      	ldrh	r2, [r7, #6]
 8003c40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c42:	4413      	add	r3, r2
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	f107 010a 	add.w	r1, r7, #10
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fe fbcc 	bl	80023ea <EEPROM_LoadBlock>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f083 0301 	eor.w	r3, r3, #1
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <io_input_reg_type_load+0xe2>
		return false;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	e044      	b.n	8003cec <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003c62:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003c64:	4619      	mov	r1, r3
 8003c66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c68:	f002 fb22 	bl	80062b0 <modbus_crc16>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003c70:	897b      	ldrh	r3, [r7, #10]
 8003c72:	8c3a      	ldrh	r2, [r7, #32]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d001      	beq.n	8003c7c <io_input_reg_type_load+0xfc>
		return false;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	e037      	b.n	8003cec <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003c80:	e024      	b.n	8003ccc <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003c82:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	3330      	adds	r3, #48	@ 0x30
 8003c88:	443b      	add	r3, r7
 8003c8a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003c8e:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003c90:	8bfa      	ldrh	r2, [r7, #30]
 8003c92:	4919      	ldr	r1, [pc, #100]	@ (8003cf8 <io_input_reg_type_load+0x178>)
 8003c94:	4613      	mov	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a16      	ldr	r2, [pc, #88]	@ (8003cfc <io_input_reg_type_load+0x17c>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d10f      	bne.n	8003cc6 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8003ca6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003ca8:	8bfa      	ldrh	r2, [r7, #30]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	3330      	adds	r3, #48	@ 0x30
 8003cae:	443b      	add	r3, r7
 8003cb0:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 8003cb4:	4910      	ldr	r1, [pc, #64]	@ (8003cf8 <io_input_reg_type_load+0x178>)
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	3308      	adds	r3, #8
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003cc6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003cc8:	3301      	adds	r3, #1
 8003cca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003ccc:	8bbb      	ldrh	r3, [r7, #28]
 8003cce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d3d6      	bcc.n	8003c82 <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 8003cd4:	88fa      	ldrh	r2, [r7, #6]
 8003cd6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003cd8:	4413      	add	r3, r2
 8003cda:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003cdc:	88fb      	ldrh	r3, [r7, #6]
 8003cde:	3302      	adds	r3, #2
 8003ce0:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff f95b 	bl	8002fa0 <emergencyStop_load>
 8003cea:	4603      	mov	r3, r0
 8003cec:	46b5      	mov	sp, r6
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3734      	adds	r7, #52	@ 0x34
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003cf8:	20000ddc 	.word	0x20000ddc
 8003cfc:	08003811 	.word	0x08003811

08003d00 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003d06:	f001 fce5 	bl	80056d4 <modbus_master_is_busy>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d15a      	bne.n	8003dc6 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003d10:	4b30      	ldr	r3, [pc, #192]	@ (8003dd4 <io_modbus_slave_poll_all+0xd4>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003d16:	4b30      	ldr	r3, [pc, #192]	@ (8003dd8 <io_modbus_slave_poll_all+0xd8>)
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d055      	beq.n	8003dca <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003d1e:	f002 fb5b 	bl	80063d8 <get_ms>
 8003d22:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003d24:	2300      	movs	r3, #0
 8003d26:	75fb      	strb	r3, [r7, #23]
 8003d28:	e046      	b.n	8003db8 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <io_modbus_slave_poll_all+0xdc>)
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
 8003d32:	4413      	add	r3, r2
 8003d34:	4a28      	ldr	r2, [pc, #160]	@ (8003dd8 <io_modbus_slave_poll_all+0xd8>)
 8003d36:	8812      	ldrh	r2, [r2, #0]
 8003d38:	fb93 f1f2 	sdiv	r1, r3, r2
 8003d3c:	fb01 f202 	mul.w	r2, r1, r2
 8003d40:	1a9b      	subs	r3, r3, r2
 8003d42:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003d44:	7bfa      	ldrb	r2, [r7, #15]
 8003d46:	4613      	mov	r3, r2
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	4413      	add	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4a24      	ldr	r2, [pc, #144]	@ (8003de0 <io_modbus_slave_poll_all+0xe0>)
 8003d50:	4413      	add	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003d60:	d327      	bcc.n	8003db2 <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	7818      	ldrb	r0, [r3, #0]
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	7859      	ldrb	r1, [r3, #1]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	885a      	ldrh	r2, [r3, #2]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	3304      	adds	r3, #4
 8003d72:	f001 fc4d 	bl	8005610 <modbus_master_request_read>
 8003d76:	4603      	mov	r3, r0
 8003d78:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d012      	beq.n	8003da6 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003d80:	4b14      	ldr	r3, [pc, #80]	@ (8003dd4 <io_modbus_slave_poll_all+0xd4>)
 8003d82:	2201      	movs	r2, #1
 8003d84:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	4a11      	ldr	r2, [pc, #68]	@ (8003dd8 <io_modbus_slave_poll_all+0xd8>)
 8003d92:	8812      	ldrh	r2, [r2, #0]
 8003d94:	fb93 f1f2 	sdiv	r1, r3, r2
 8003d98:	fb01 f202 	mul.w	r2, r1, r2
 8003d9c:	1a9b      	subs	r3, r3, r2
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <io_modbus_slave_poll_all+0xdc>)
 8003da2:	701a      	strb	r2, [r3, #0]
				break;
 8003da4:	e012      	b.n	8003dcc <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003da6:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd4 <io_modbus_slave_poll_all+0xd4>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003dac:	480d      	ldr	r0, [pc, #52]	@ (8003de4 <io_modbus_slave_poll_all+0xe4>)
 8003dae:	f001 fb7f 	bl	80054b0 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003db2:	7dfb      	ldrb	r3, [r7, #23]
 8003db4:	3301      	adds	r3, #1
 8003db6:	75fb      	strb	r3, [r7, #23]
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <io_modbus_slave_poll_all+0xd8>)
 8003dbe:	881b      	ldrh	r3, [r3, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d3b2      	bcc.n	8003d2a <io_modbus_slave_poll_all+0x2a>
 8003dc4:	e002      	b.n	8003dcc <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003dc6:	bf00      	nop
 8003dc8:	e000      	b.n	8003dcc <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003dca:	bf00      	nop
			}
		}
	}
}
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	20000f93 	.word	0x20000f93
 8003dd8:	20000f90 	.word	0x20000f90
 8003ddc:	20000f92 	.word	0x20000f92
 8003de0:	20000f60 	.word	0x20000f60
 8003de4:	0801b1ec 	.word	0x0801b1ec

08003de8 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8003df2:	79fb      	ldrb	r3, [r7, #7]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d002      	beq.n	8003dfe <io_virtual_add+0x16>
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d013      	beq.n	8003e24 <io_virtual_add+0x3c>
 8003dfc:	e026      	b.n	8003e4c <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003e70 <io_virtual_add+0x88>)
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	2b80      	cmp	r3, #128	@ 0x80
 8003e04:	d101      	bne.n	8003e0a <io_virtual_add+0x22>
				return false;
 8003e06:	2300      	movs	r3, #0
 8003e08:	e02d      	b.n	8003e66 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003e0a:	4b19      	ldr	r3, [pc, #100]	@ (8003e70 <io_virtual_add+0x88>)
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	4b18      	ldr	r3, [pc, #96]	@ (8003e74 <io_virtual_add+0x8c>)
 8003e12:	2100      	movs	r1, #0
 8003e14:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003e16:	4b16      	ldr	r3, [pc, #88]	@ (8003e70 <io_virtual_add+0x88>)
 8003e18:	881b      	ldrh	r3, [r3, #0]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <io_virtual_add+0x88>)
 8003e20:	801a      	strh	r2, [r3, #0]
			break;
 8003e22:	e015      	b.n	8003e50 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003e24:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <io_virtual_add+0x90>)
 8003e26:	881b      	ldrh	r3, [r3, #0]
 8003e28:	2b80      	cmp	r3, #128	@ 0x80
 8003e2a:	d101      	bne.n	8003e30 <io_virtual_add+0x48>
				return false;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e01a      	b.n	8003e66 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003e30:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <io_virtual_add+0x90>)
 8003e32:	881b      	ldrh	r3, [r3, #0]
 8003e34:	461a      	mov	r2, r3
 8003e36:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <io_virtual_add+0x94>)
 8003e38:	2100      	movs	r1, #0
 8003e3a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e78 <io_virtual_add+0x90>)
 8003e40:	881b      	ldrh	r3, [r3, #0]
 8003e42:	3301      	adds	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	4b0c      	ldr	r3, [pc, #48]	@ (8003e78 <io_virtual_add+0x90>)
 8003e48:	801a      	strh	r2, [r3, #0]
			break;
 8003e4a:	e001      	b.n	8003e50 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	e00a      	b.n	8003e66 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003e50:	f7fd faa8 	bl	80013a4 <automation_save_rules>
 8003e54:	4603      	mov	r3, r0
 8003e56:	f083 0301 	eor.w	r3, r3, #1
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <io_virtual_add+0x7c>
		return false;
 8003e60:	2300      	movs	r3, #0
 8003e62:	e000      	b.n	8003e66 <io_virtual_add+0x7e>
	}

	return true;
 8003e64:	2301      	movs	r3, #1
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	20001014 	.word	0x20001014
 8003e74:	20000f94 	.word	0x20000f94
 8003e78:	20001118 	.word	0x20001118
 8003e7c:	20001018 	.word	0x20001018

08003e80 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	6039      	str	r1, [r7, #0]
 8003e8a:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <io_virtual_get_count+0x16>
 8003e92:	2300      	movs	r3, #0
 8003e94:	e012      	b.n	8003ebc <io_virtual_get_count+0x3c>

	switch (type) {
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <io_virtual_get_count+0x22>
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d006      	beq.n	8003eae <io_virtual_get_count+0x2e>
 8003ea0:	e00b      	b.n	8003eba <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8003ea2:	4b09      	ldr	r3, [pc, #36]	@ (8003ec8 <io_virtual_get_count+0x48>)
 8003ea4:	881a      	ldrh	r2, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	801a      	strh	r2, [r3, #0]
			return true;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e006      	b.n	8003ebc <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8003eae:	4b07      	ldr	r3, [pc, #28]	@ (8003ecc <io_virtual_get_count+0x4c>)
 8003eb0:	881a      	ldrh	r2, [r3, #0]
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	801a      	strh	r2, [r3, #0]
			return true;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8003eba:	2300      	movs	r3, #0
		}
	}
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	20001014 	.word	0x20001014
 8003ecc:	20001118 	.word	0x20001118

08003ed0 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	603a      	str	r2, [r7, #0]
 8003eda:	71fb      	strb	r3, [r7, #7]
 8003edc:	460b      	mov	r3, r1
 8003ede:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <io_virtual_read+0x1a>
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	e024      	b.n	8003f34 <io_virtual_read+0x64>

	switch (type) {
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <io_virtual_read+0x26>
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d00f      	beq.n	8003f14 <io_virtual_read+0x44>
 8003ef4:	e01d      	b.n	8003f32 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003ef6:	4b12      	ldr	r3, [pc, #72]	@ (8003f40 <io_virtual_read+0x70>)
 8003ef8:	881b      	ldrh	r3, [r3, #0]
 8003efa:	88ba      	ldrh	r2, [r7, #4]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d301      	bcc.n	8003f04 <io_virtual_read+0x34>
				return false;
 8003f00:	2300      	movs	r3, #0
 8003f02:	e017      	b.n	8003f34 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8003f04:	88bb      	ldrh	r3, [r7, #4]
 8003f06:	4a0f      	ldr	r2, [pc, #60]	@ (8003f44 <io_virtual_read+0x74>)
 8003f08:	5cd3      	ldrb	r3, [r2, r3]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	801a      	strh	r2, [r3, #0]
			return true;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e00f      	b.n	8003f34 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003f14:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <io_virtual_read+0x78>)
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	88ba      	ldrh	r2, [r7, #4]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d301      	bcc.n	8003f22 <io_virtual_read+0x52>
				return false;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e008      	b.n	8003f34 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8003f22:	88bb      	ldrh	r3, [r7, #4]
 8003f24:	4a09      	ldr	r2, [pc, #36]	@ (8003f4c <io_virtual_read+0x7c>)
 8003f26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	801a      	strh	r2, [r3, #0]
			return true;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8003f32:	2300      	movs	r3, #0
		}
	}
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	20001014 	.word	0x20001014
 8003f44:	20000f94 	.word	0x20000f94
 8003f48:	20001118 	.word	0x20001118
 8003f4c:	20001018 	.word	0x20001018

08003f50 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	71fb      	strb	r3, [r7, #7]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	80bb      	strh	r3, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <io_virtual_write+0x1e>
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d013      	beq.n	8003f94 <io_virtual_write+0x44>
 8003f6c:	e020      	b.n	8003fb0 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003f6e:	4b14      	ldr	r3, [pc, #80]	@ (8003fc0 <io_virtual_write+0x70>)
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	88ba      	ldrh	r2, [r7, #4]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d301      	bcc.n	8003f7c <io_virtual_write+0x2c>
				return false;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	e01a      	b.n	8003fb2 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	bf14      	ite	ne
 8003f82:	2301      	movne	r3, #1
 8003f84:	2300      	moveq	r3, #0
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	88bb      	ldrh	r3, [r7, #4]
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003fc4 <io_virtual_write+0x74>)
 8003f8e:	54d1      	strb	r1, [r2, r3]
			return true;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e00e      	b.n	8003fb2 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003f94:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc8 <io_virtual_write+0x78>)
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	88ba      	ldrh	r2, [r7, #4]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d301      	bcc.n	8003fa2 <io_virtual_write+0x52>
				return false;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	e007      	b.n	8003fb2 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8003fa2:	88bb      	ldrh	r3, [r7, #4]
 8003fa4:	4909      	ldr	r1, [pc, #36]	@ (8003fcc <io_virtual_write+0x7c>)
 8003fa6:	887a      	ldrh	r2, [r7, #2]
 8003fa8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8003fb0:	2300      	movs	r3, #0
		}
	}
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20001014 	.word	0x20001014
 8003fc4:	20000f94 	.word	0x20000f94
 8003fc8:	20001118 	.word	0x20001118
 8003fcc:	20001018 	.word	0x20001018

08003fd0 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b0e6      	sub	sp, #408	@ 0x198
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003fdc:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003fe0:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8003fe8:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003fec:	f107 0210 	add.w	r2, r7, #16
 8003ff0:	4413      	add	r3, r2
 8003ff2:	4a4c      	ldr	r2, [pc, #304]	@ (8004124 <io_virtual_save+0x154>)
 8003ff4:	8812      	ldrh	r2, [r2, #0]
 8003ff6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003ff8:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003ffc:	3302      	adds	r3, #2
 8003ffe:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8004002:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004006:	f107 0210 	add.w	r2, r7, #16
 800400a:	4413      	add	r3, r2
 800400c:	4a45      	ldr	r2, [pc, #276]	@ (8004124 <io_virtual_save+0x154>)
 800400e:	8812      	ldrh	r2, [r2, #0]
 8004010:	4945      	ldr	r1, [pc, #276]	@ (8004128 <io_virtual_save+0x158>)
 8004012:	4618      	mov	r0, r3
 8004014:	f014 ff67 	bl	8018ee6 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8004018:	4b42      	ldr	r3, [pc, #264]	@ (8004124 <io_virtual_save+0x154>)
 800401a:	881a      	ldrh	r2, [r3, #0]
 800401c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004020:	4413      	add	r3, r2
 8004022:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8004026:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800402a:	f107 0210 	add.w	r2, r7, #16
 800402e:	4413      	add	r3, r2
 8004030:	4a3e      	ldr	r2, [pc, #248]	@ (800412c <io_virtual_save+0x15c>)
 8004032:	8812      	ldrh	r2, [r2, #0]
 8004034:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8004036:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800403a:	3302      	adds	r3, #2
 800403c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8004040:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004044:	f107 0210 	add.w	r2, r7, #16
 8004048:	4413      	add	r3, r2
 800404a:	4a38      	ldr	r2, [pc, #224]	@ (800412c <io_virtual_save+0x15c>)
 800404c:	8812      	ldrh	r2, [r2, #0]
 800404e:	0052      	lsls	r2, r2, #1
 8004050:	4937      	ldr	r1, [pc, #220]	@ (8004130 <io_virtual_save+0x160>)
 8004052:	4618      	mov	r0, r3
 8004054:	f014 ff47 	bl	8018ee6 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8004058:	4b34      	ldr	r3, [pc, #208]	@ (800412c <io_virtual_save+0x15c>)
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004064:	4413      	add	r3, r2
 8004066:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 800406a:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 800406e:	f107 0110 	add.w	r1, r7, #16
 8004072:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004076:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f7fe f99c 	bl	80023ba <EEPROM_WriteBlock>
 8004082:	4603      	mov	r3, r0
 8004084:	f083 0301 	eor.w	r3, r3, #1
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <io_virtual_save+0xc2>
 800408e:	2300      	movs	r3, #0
 8004090:	e042      	b.n	8004118 <io_virtual_save+0x148>
	baseAddress += offset;
 8004092:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8004096:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800409a:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800409e:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80040a2:	8811      	ldrh	r1, [r2, #0]
 80040a4:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80040a8:	440a      	add	r2, r1
 80040aa:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80040ac:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80040b0:	f107 0310 	add.w	r3, r7, #16
 80040b4:	4611      	mov	r1, r2
 80040b6:	4618      	mov	r0, r3
 80040b8:	f002 f8fa 	bl	80062b0 <modbus_crc16>
 80040bc:	4603      	mov	r3, r0
 80040be:	461a      	mov	r2, r3
 80040c0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80040c4:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80040c8:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80040ca:	f107 010e 	add.w	r1, r7, #14
 80040ce:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80040d2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80040d6:	881b      	ldrh	r3, [r3, #0]
 80040d8:	2202      	movs	r2, #2
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fe f96d 	bl	80023ba <EEPROM_WriteBlock>
 80040e0:	4603      	mov	r3, r0
 80040e2:	f083 0301 	eor.w	r3, r3, #1
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <io_virtual_save+0x120>
 80040ec:	2300      	movs	r3, #0
 80040ee:	e013      	b.n	8004118 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 80040f0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80040f4:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80040f8:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80040fc:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8004100:	8812      	ldrh	r2, [r2, #0]
 8004102:	3202      	adds	r2, #2
 8004104:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8004106:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800410a:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800410e:	881b      	ldrh	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff f943 	bl	800339c <io_holding_reg_type_save>
 8004116:	4603      	mov	r3, r0
}
 8004118:	4618      	mov	r0, r3
 800411a:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20001014 	.word	0x20001014
 8004128:	20000f94 	.word	0x20000f94
 800412c:	20001118 	.word	0x20001118
 8004130:	20001018 	.word	0x20001018

08004134 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8004134:	b580      	push	{r7, lr}
 8004136:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 800413a:	af00      	add	r7, sp, #0
 800413c:	4602      	mov	r2, r0
 800413e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004142:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004146:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 800414e:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8004152:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8004156:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 800415a:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 800415e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004162:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f7fe f93e 	bl	80023ea <EEPROM_LoadBlock>
 800416e:	4603      	mov	r3, r0
 8004170:	f083 0301 	eor.w	r3, r3, #1
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <io_virtual_load+0x4a>
 800417a:	2300      	movs	r3, #0
 800417c:	e0dd      	b.n	800433a <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 800417e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004182:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004186:	4413      	add	r3, r2
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	b29a      	uxth	r2, r3
 800418c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004190:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004194:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8004196:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800419a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800419e:	881b      	ldrh	r3, [r3, #0]
 80041a0:	2b80      	cmp	r3, #128	@ 0x80
 80041a2:	d901      	bls.n	80041a8 <io_virtual_load+0x74>
 80041a4:	2300      	movs	r3, #0
 80041a6:	e0c8      	b.n	800433a <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 80041a8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80041ac:	3302      	adds	r3, #2
 80041ae:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 80041b2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80041b6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80041ba:	18d1      	adds	r1, r2, r3
 80041bc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041c0:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	461a      	mov	r2, r3
 80041c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80041cc:	4618      	mov	r0, r3
 80041ce:	f014 fe8a 	bl	8018ee6 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80041d2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041d6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80041da:	881a      	ldrh	r2, [r3, #0]
 80041dc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80041e0:	4413      	add	r3, r2
 80041e2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 80041e6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80041ea:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80041ee:	4413      	add	r3, r2
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041f8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80041fc:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 80041fe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004202:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	2b80      	cmp	r3, #128	@ 0x80
 800420a:	d901      	bls.n	8004210 <io_virtual_load+0xdc>
 800420c:	2300      	movs	r3, #0
 800420e:	e094      	b.n	800433a <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8004210:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004214:	3302      	adds	r3, #2
 8004216:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 800421a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800421e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004222:	18d1      	adds	r1, r2, r3
 8004224:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004228:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800422c:	881b      	ldrh	r3, [r3, #0]
 800422e:	005a      	lsls	r2, r3, #1
 8004230:	f107 030c 	add.w	r3, r7, #12
 8004234:	4618      	mov	r0, r3
 8004236:	f014 fe56 	bl	8018ee6 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 800423a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800423e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004242:	881b      	ldrh	r3, [r3, #0]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800424c:	4413      	add	r3, r2
 800424e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8004252:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004256:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800425a:	881a      	ldrh	r2, [r3, #0]
 800425c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004260:	4413      	add	r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	f107 010a 	add.w	r1, r7, #10
 8004268:	2202      	movs	r2, #2
 800426a:	4618      	mov	r0, r3
 800426c:	f7fe f8bd 	bl	80023ea <EEPROM_LoadBlock>
 8004270:	4603      	mov	r3, r0
 8004272:	f083 0301 	eor.w	r3, r3, #1
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <io_virtual_load+0x14c>
 800427c:	2300      	movs	r3, #0
 800427e:	e05c      	b.n	800433a <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8004280:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004284:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8004288:	4611      	mov	r1, r2
 800428a:	4618      	mov	r0, r3
 800428c:	f002 f810 	bl	80062b0 <modbus_crc16>
 8004290:	4603      	mov	r3, r0
 8004292:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8004296:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800429a:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800429e:	881b      	ldrh	r3, [r3, #0]
 80042a0:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d001      	beq.n	80042ac <io_virtual_load+0x178>
 80042a8:	2300      	movs	r3, #0
 80042aa:	e046      	b.n	800433a <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 80042ac:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042b0:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80042b4:	881a      	ldrh	r2, [r3, #0]
 80042b6:	4b23      	ldr	r3, [pc, #140]	@ (8004344 <io_virtual_load+0x210>)
 80042b8:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 80042ba:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042be:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80042c2:	881b      	ldrh	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80042ca:	4619      	mov	r1, r3
 80042cc:	481e      	ldr	r0, [pc, #120]	@ (8004348 <io_virtual_load+0x214>)
 80042ce:	f014 fe0a 	bl	8018ee6 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 80042d2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042d6:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80042da:	881a      	ldrh	r2, [r3, #0]
 80042dc:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <io_virtual_load+0x218>)
 80042de:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80042e0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042e4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	005a      	lsls	r2, r3, #1
 80042ec:	f107 030c 	add.w	r3, r7, #12
 80042f0:	4619      	mov	r1, r3
 80042f2:	4817      	ldr	r0, [pc, #92]	@ (8004350 <io_virtual_load+0x21c>)
 80042f4:	f014 fdf7 	bl	8018ee6 <memcpy>

	baseAddress += offset;
 80042f8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80042fc:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004300:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8004304:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004308:	8811      	ldrh	r1, [r2, #0]
 800430a:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 800430e:	440a      	add	r2, r1
 8004310:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8004312:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004316:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800431a:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 800431e:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8004322:	8812      	ldrh	r2, [r2, #0]
 8004324:	3202      	adds	r2, #2
 8004326:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8004328:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800432c:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff f8f2 	bl	800351c <io_holding_reg_type_load>
 8004338:	4603      	mov	r3, r0
}
 800433a:	4618      	mov	r0, r3
 800433c:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	20001014 	.word	0x20001014
 8004348:	20000f94 	.word	0x20000f94
 800434c:	20001118 	.word	0x20001118
 8004350:	20001018 	.word	0x20001018

08004354 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8004358:	4b0a      	ldr	r3, [pc, #40]	@ (8004384 <io_virtual_clear+0x30>)
 800435a:	2200      	movs	r2, #0
 800435c:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 800435e:	4b0a      	ldr	r3, [pc, #40]	@ (8004388 <io_virtual_clear+0x34>)
 8004360:	2200      	movs	r2, #0
 8004362:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8004364:	2280      	movs	r2, #128	@ 0x80
 8004366:	2100      	movs	r1, #0
 8004368:	4808      	ldr	r0, [pc, #32]	@ (800438c <io_virtual_clear+0x38>)
 800436a:	f014 fd3c 	bl	8018de6 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800436e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004372:	2100      	movs	r1, #0
 8004374:	4806      	ldr	r0, [pc, #24]	@ (8004390 <io_virtual_clear+0x3c>)
 8004376:	f014 fd36 	bl	8018de6 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 800437a:	f7fd f813 	bl	80013a4 <automation_save_rules>
 800437e:	4603      	mov	r3, r0
}
 8004380:	4618      	mov	r0, r3
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20001014 	.word	0x20001014
 8004388:	20001118 	.word	0x20001118
 800438c:	20000f94 	.word	0x20000f94
 8004390:	20001018 	.word	0x20001018

08004394 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800439e:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <io_virtual_factory_reset+0x40>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80043a4:	4b0c      	ldr	r3, [pc, #48]	@ (80043d8 <io_virtual_factory_reset+0x44>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 80043aa:	2280      	movs	r2, #128	@ 0x80
 80043ac:	2100      	movs	r1, #0
 80043ae:	480b      	ldr	r0, [pc, #44]	@ (80043dc <io_virtual_factory_reset+0x48>)
 80043b0:	f014 fd19 	bl	8018de6 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 80043b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043b8:	2100      	movs	r1, #0
 80043ba:	4809      	ldr	r0, [pc, #36]	@ (80043e0 <io_virtual_factory_reset+0x4c>)
 80043bc:	f014 fd13 	bl	8018de6 <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fe04 	bl	8003fd0 <io_virtual_save>
}
 80043c8:	bf00      	nop
 80043ca:	4618      	mov	r0, r3
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	20001014 	.word	0x20001014
 80043d8:	20001118 	.word	0x20001118
 80043dc:	20000f94 	.word	0x20000f94
 80043e0:	20001018 	.word	0x20001018

080043e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b096      	sub	sp, #88	@ 0x58
 80043e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80043ea:	f004 fa6a 	bl	80088c2 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80043ee:	f000 f9e1 	bl	80047b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80043f2:	f000 fbe5 	bl	8004bc0 <MX_GPIO_Init>
  MX_DMA_Init();
 80043f6:	f000 fbb1 	bl	8004b5c <MX_DMA_Init>
  MX_I2C1_Init();
 80043fa:	f000 fae3 	bl	80049c4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80043fe:	f000 fb5f 	bl	8004ac0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004402:	f000 fa23 	bl	800484c <MX_ADC1_Init>
  MX_DAC1_Init();
 8004406:	f000 fa99 	bl	800493c <MX_DAC1_Init>
  MX_USB_Device_Init();
 800440a:	f013 fa15 	bl	8017838 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800440e:	f000 fb19 	bl	8004a44 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8004412:	f00e fcf1 	bl	8012df8 <MX_FATFS_Init>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d001      	beq.n	8004420 <main+0x3c>
    Error_Handler();
 800441c:	f000 fc8a 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8004420:	f7fd f97c 	bl	800171c <display_Setup>
	display_Boot();
 8004424:	f7fd f980 	bl	8001728 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8004428:	48c7      	ldr	r0, [pc, #796]	@ (8004748 <main+0x364>)
 800442a:	f7fd fff1 	bl	8002410 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 800442e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004432:	f004 fab7 	bl	80089a4 <HAL_Delay>
	SD_Detect();
 8004436:	f003 fc81 	bl	8007d3c <SD_Detect>
	SD_Log("System booting");
 800443a:	48c4      	ldr	r0, [pc, #784]	@ (800474c <main+0x368>)
 800443c:	f003 fc86 	bl	8007d4c <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8004440:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004444:	48c2      	ldr	r0, [pc, #776]	@ (8004750 <main+0x36c>)
 8004446:	f006 ff39 	bl	800b2bc <HAL_GPIO_ReadPin>
 800444a:	4603      	mov	r3, r0
 800444c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8004450:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004454:	2b01      	cmp	r3, #1
 8004456:	d144      	bne.n	80044e2 <main+0xfe>
		uint32_t heldTime = 0;
 8004458:	2300      	movs	r3, #0
 800445a:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 800445c:	48bd      	ldr	r0, [pc, #756]	@ (8004754 <main+0x370>)
 800445e:	f003 fc75 	bl	8007d4c <SD_Log>
		display_FactoryResetPage(0); // main
 8004462:	2000      	movs	r0, #0
 8004464:	f7fd fe20 	bl	80020a8 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8004468:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800446c:	48b8      	ldr	r0, [pc, #736]	@ (8004750 <main+0x36c>)
 800446e:	f006 ff25 	bl	800b2bc <HAL_GPIO_ReadPin>
 8004472:	4603      	mov	r3, r0
 8004474:	2b01      	cmp	r3, #1
 8004476:	d128      	bne.n	80044ca <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8004478:	2032      	movs	r0, #50	@ 0x32
 800447a:	f004 fa93 	bl	80089a4 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 800447e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004480:	3332      	adds	r3, #50	@ 0x32
 8004482:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004484:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004486:	f241 3287 	movw	r2, #4999	@ 0x1387
 800448a:	4293      	cmp	r3, r2
 800448c:	d9ec      	bls.n	8004468 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800448e:	f7fd f825 	bl	80014dc <automation_factory_reset>
 8004492:	4603      	mov	r3, r0
 8004494:	f083 0301 	eor.w	r3, r3, #1
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800449e:	2002      	movs	r0, #2
 80044a0:	f7fd fe02 	bl	80020a8 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 80044a4:	48ac      	ldr	r0, [pc, #688]	@ (8004758 <main+0x374>)
 80044a6:	f003 fc51 	bl	8007d4c <SD_Log>
						HAL_Delay(4000);
 80044aa:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80044ae:	f004 fa79 	bl	80089a4 <HAL_Delay>

						// Continue with boot...
						break;
 80044b2:	e014      	b.n	80044de <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 80044b4:	2001      	movs	r0, #1
 80044b6:	f7fd fdf7 	bl	80020a8 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 80044ba:	48a8      	ldr	r0, [pc, #672]	@ (800475c <main+0x378>)
 80044bc:	f003 fc46 	bl	8007d4c <SD_Log>
						HAL_Delay(4000);
 80044c0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80044c4:	f004 fa6e 	bl	80089a4 <HAL_Delay>

						// Continue with boot
						break;
 80044c8:	e009      	b.n	80044de <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 80044ca:	2003      	movs	r0, #3
 80044cc:	f7fd fdec 	bl	80020a8 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 80044d0:	48a3      	ldr	r0, [pc, #652]	@ (8004760 <main+0x37c>)
 80044d2:	f003 fc3b 	bl	8007d4c <SD_Log>
				HAL_Delay(4000);
 80044d6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80044da:	f004 fa63 	bl	80089a4 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 80044de:	f7fd f923 	bl	8001728 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80044e2:	2001      	movs	r0, #1
 80044e4:	f001 f902 	bl	80056ec <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 80044e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80044ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80044f0:	f003 f902 	bl	80076f8 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80044f4:	4894      	ldr	r0, [pc, #592]	@ (8004748 <main+0x364>)
 80044f6:	f7fe f859 	bl	80025ac <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80044fa:	4a9a      	ldr	r2, [pc, #616]	@ (8004764 <main+0x380>)
 80044fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004500:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004504:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8004508:	4a97      	ldr	r2, [pc, #604]	@ (8004768 <main+0x384>)
 800450a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800450e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004512:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8004516:	4a95      	ldr	r2, [pc, #596]	@ (800476c <main+0x388>)
 8004518:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800451c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004520:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8004524:	4a92      	ldr	r2, [pc, #584]	@ (8004770 <main+0x38c>)
 8004526:	f107 0320 	add.w	r3, r7, #32
 800452a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800452e:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8004532:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004536:	4619      	mov	r1, r3
 8004538:	488e      	ldr	r0, [pc, #568]	@ (8004774 <main+0x390>)
 800453a:	f7fe facd 	bl	8002ad8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 800453e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004542:	4619      	mov	r1, r3
 8004544:	488b      	ldr	r0, [pc, #556]	@ (8004774 <main+0x390>)
 8004546:	f7fe fac7 	bl	8002ad8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 800454a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800454e:	4619      	mov	r1, r3
 8004550:	4888      	ldr	r0, [pc, #544]	@ (8004774 <main+0x390>)
 8004552:	f7fe fac1 	bl	8002ad8 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8004556:	f107 0320 	add.w	r3, r7, #32
 800455a:	4619      	mov	r1, r3
 800455c:	4885      	ldr	r0, [pc, #532]	@ (8004774 <main+0x390>)
 800455e:	f7fe fabb 	bl	8002ad8 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8004562:	4a85      	ldr	r2, [pc, #532]	@ (8004778 <main+0x394>)
 8004564:	f107 0318 	add.w	r3, r7, #24
 8004568:	e892 0003 	ldmia.w	r2, {r0, r1}
 800456c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8004570:	4a82      	ldr	r2, [pc, #520]	@ (800477c <main+0x398>)
 8004572:	f107 0310 	add.w	r3, r7, #16
 8004576:	e892 0003 	ldmia.w	r2, {r0, r1}
 800457a:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800457e:	4a80      	ldr	r2, [pc, #512]	@ (8004780 <main+0x39c>)
 8004580:	f107 0308 	add.w	r3, r7, #8
 8004584:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004588:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 800458c:	4a7d      	ldr	r2, [pc, #500]	@ (8004784 <main+0x3a0>)
 800458e:	463b      	mov	r3, r7
 8004590:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004594:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004598:	f107 0318 	add.w	r3, r7, #24
 800459c:	4619      	mov	r1, r3
 800459e:	487a      	ldr	r0, [pc, #488]	@ (8004788 <main+0x3a4>)
 80045a0:	f7fe fb78 	bl	8002c94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80045a4:	f107 0310 	add.w	r3, r7, #16
 80045a8:	4619      	mov	r1, r3
 80045aa:	4877      	ldr	r0, [pc, #476]	@ (8004788 <main+0x3a4>)
 80045ac:	f7fe fb72 	bl	8002c94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80045b0:	f107 0308 	add.w	r3, r7, #8
 80045b4:	4619      	mov	r1, r3
 80045b6:	4874      	ldr	r0, [pc, #464]	@ (8004788 <main+0x3a4>)
 80045b8:	f7fe fb6c 	bl	8002c94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80045bc:	463b      	mov	r3, r7
 80045be:	4619      	mov	r1, r3
 80045c0:	4871      	ldr	r0, [pc, #452]	@ (8004788 <main+0x3a4>)
 80045c2:	f7fe fb67 	bl	8002c94 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 80045c6:	2200      	movs	r2, #0
 80045c8:	2100      	movs	r1, #0
 80045ca:	4870      	ldr	r0, [pc, #448]	@ (800478c <main+0x3a8>)
 80045cc:	f7fe fd7e 	bl	80030cc <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 80045d0:	2200      	movs	r2, #0
 80045d2:	2110      	movs	r1, #16
 80045d4:	486d      	ldr	r0, [pc, #436]	@ (800478c <main+0x3a8>)
 80045d6:	f7fe fd79 	bl	80030cc <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 80045da:	2200      	movs	r2, #0
 80045dc:	496c      	ldr	r1, [pc, #432]	@ (8004790 <main+0x3ac>)
 80045de:	486d      	ldr	r0, [pc, #436]	@ (8004794 <main+0x3b0>)
 80045e0:	f7ff f896 	bl	8003710 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 80045e4:	2200      	movs	r2, #0
 80045e6:	496c      	ldr	r1, [pc, #432]	@ (8004798 <main+0x3b4>)
 80045e8:	486a      	ldr	r0, [pc, #424]	@ (8004794 <main+0x3b0>)
 80045ea:	f7ff f891 	bl	8003710 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 80045ee:	2200      	movs	r2, #0
 80045f0:	496a      	ldr	r1, [pc, #424]	@ (800479c <main+0x3b8>)
 80045f2:	4868      	ldr	r0, [pc, #416]	@ (8004794 <main+0x3b0>)
 80045f4:	f7ff f88c 	bl	8003710 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 80045f8:	2200      	movs	r2, #0
 80045fa:	4969      	ldr	r1, [pc, #420]	@ (80047a0 <main+0x3bc>)
 80045fc:	4865      	ldr	r0, [pc, #404]	@ (8004794 <main+0x3b0>)
 80045fe:	f7ff f887 	bl	8003710 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004602:	2200      	movs	r2, #0
 8004604:	4950      	ldr	r1, [pc, #320]	@ (8004748 <main+0x364>)
 8004606:	4867      	ldr	r0, [pc, #412]	@ (80047a4 <main+0x3c0>)
 8004608:	f7ff f882 	bl	8003710 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800460c:	2200      	movs	r2, #0
 800460e:	494e      	ldr	r1, [pc, #312]	@ (8004748 <main+0x364>)
 8004610:	4865      	ldr	r0, [pc, #404]	@ (80047a8 <main+0x3c4>)
 8004612:	f7ff f87d 	bl	8003710 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004616:	f7fc fdd3 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800461a:	2201      	movs	r2, #1
 800461c:	2140      	movs	r1, #64	@ 0x40
 800461e:	4863      	ldr	r0, [pc, #396]	@ (80047ac <main+0x3c8>)
 8004620:	f006 fe64 	bl	800b2ec <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004624:	203c      	movs	r0, #60	@ 0x3c
 8004626:	f004 f9bd 	bl	80089a4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800462a:	2200      	movs	r2, #0
 800462c:	2140      	movs	r1, #64	@ 0x40
 800462e:	485f      	ldr	r0, [pc, #380]	@ (80047ac <main+0x3c8>)
 8004630:	f006 fe5c 	bl	800b2ec <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004634:	203c      	movs	r0, #60	@ 0x3c
 8004636:	f004 f9b5 	bl	80089a4 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800463a:	2201      	movs	r2, #1
 800463c:	2140      	movs	r1, #64	@ 0x40
 800463e:	485b      	ldr	r0, [pc, #364]	@ (80047ac <main+0x3c8>)
 8004640:	f006 fe54 	bl	800b2ec <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004644:	203c      	movs	r0, #60	@ 0x3c
 8004646:	f004 f9ad 	bl	80089a4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800464a:	2200      	movs	r2, #0
 800464c:	2140      	movs	r1, #64	@ 0x40
 800464e:	4857      	ldr	r0, [pc, #348]	@ (80047ac <main+0x3c8>)
 8004650:	f006 fe4c 	bl	800b2ec <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8004654:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004658:	f004 f9a4 	bl	80089a4 <HAL_Delay>

	SD_Log("System boot complete");
 800465c:	4854      	ldr	r0, [pc, #336]	@ (80047b0 <main+0x3cc>)
 800465e:	f003 fb75 	bl	8007d4c <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8004662:	f7fd f88b 	bl	800177c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8004666:	2300      	movs	r3, #0
 8004668:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8004674:	f004 f98a 	bl	800898c <HAL_GetTick>
 8004678:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 800467a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800467c:	3301      	adds	r3, #1
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 8004680:	f7fe fbd6 	bl	8002e30 <emergencyStop_check>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d158      	bne.n	800473c <main+0x358>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800468a:	f003 f94b 	bl	8007924 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800468e:	f003 f99d 	bl	80079cc <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004692:	f7ff fb35 	bl	8003d00 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8004696:	f001 f803 	bl	80056a0 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800469a:	f7fc fd97 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800469e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80046a2:	4842      	ldr	r0, [pc, #264]	@ (80047ac <main+0x3c8>)
 80046a4:	f006 fe0a 	bl	800b2bc <HAL_GPIO_ReadPin>
 80046a8:	4603      	mov	r3, r0
 80046aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 80046ae:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d113      	bne.n	80046de <main+0x2fa>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80046b6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d116      	bne.n	80046ec <main+0x308>
 80046be:	f004 f965 	bl	800898c <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b32      	cmp	r3, #50	@ 0x32
 80046ca:	d90f      	bls.n	80046ec <main+0x308>
			  display_BtnPress();
 80046cc:	f7fd fdb8 	bl	8002240 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80046d0:	f004 f95c 	bl	800898c <HAL_GetTick>
 80046d4:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 80046d6:	2301      	movs	r3, #1
 80046d8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80046dc:	e006      	b.n	80046ec <main+0x308>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80046de:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d102      	bne.n	80046ec <main+0x308>
		  btn1status = 0;
 80046e6:	2300      	movs	r3, #0
 80046e8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80046ec:	f004 f94e 	bl	800898c <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046fa:	d205      	bcs.n	8004708 <main+0x324>
 80046fc:	f004 f946 	bl	800898c <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004704:	4293      	cmp	r3, r2
 8004706:	d906      	bls.n	8004716 <main+0x332>
		  lastTimeTick = HAL_GetTick();
 8004708:	f004 f940 	bl	800898c <HAL_GetTick>
 800470c:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 800470e:	2300      	movs	r3, #0
 8004710:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8004712:	f7fd f833 	bl	800177c <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8004716:	f004 f939 	bl	800898c <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004724:	4293      	cmp	r3, r2
 8004726:	d805      	bhi.n	8004734 <main+0x350>
 8004728:	f004 f930 	bl	800898c <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004730:	4293      	cmp	r3, r2
 8004732:	d9a2      	bls.n	800467a <main+0x296>
		  display_setPage(0);
 8004734:	2000      	movs	r0, #0
 8004736:	f7fd fd9d 	bl	8002274 <display_setPage>
  {
 800473a:	e79e      	b.n	800467a <main+0x296>
		  break; // Do not continue with main loop.
 800473c:	bf00      	nop
 800473e:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 8004740:	4618      	mov	r0, r3
 8004742:	3758      	adds	r7, #88	@ 0x58
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	2000119c 	.word	0x2000119c
 800474c:	0801b1f8 	.word	0x0801b1f8
 8004750:	48000400 	.word	0x48000400
 8004754:	0801b208 	.word	0x0801b208
 8004758:	0801b228 	.word	0x0801b228
 800475c:	0801b240 	.word	0x0801b240
 8004760:	0801b25c 	.word	0x0801b25c
 8004764:	0801b294 	.word	0x0801b294
 8004768:	0801b29c 	.word	0x0801b29c
 800476c:	0801b2a4 	.word	0x0801b2a4
 8004770:	0801b2ac 	.word	0x0801b2ac
 8004774:	08002c6d 	.word	0x08002c6d
 8004778:	0801b2b4 	.word	0x0801b2b4
 800477c:	0801b2bc 	.word	0x0801b2bc
 8004780:	0801b2c4 	.word	0x0801b2c4
 8004784:	0801b2cc 	.word	0x0801b2cc
 8004788:	08002d41 	.word	0x08002d41
 800478c:	08003289 	.word	0x08003289
 8004790:	04300002 	.word	0x04300002
 8004794:	08003811 	.word	0x08003811
 8004798:	08600004 	.word	0x08600004
 800479c:	2e300800 	.word	0x2e300800
 80047a0:	3ac04000 	.word	0x3ac04000
 80047a4:	080025e5 	.word	0x080025e5
 80047a8:	08002625 	.word	0x08002625
 80047ac:	48000800 	.word	0x48000800
 80047b0:	0801b27c 	.word	0x0801b27c

080047b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b094      	sub	sp, #80	@ 0x50
 80047b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047ba:	f107 0318 	add.w	r3, r7, #24
 80047be:	2238      	movs	r2, #56	@ 0x38
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f014 fb0f 	bl	8018de6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047c8:	1d3b      	adds	r3, r7, #4
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	605a      	str	r2, [r3, #4]
 80047d0:	609a      	str	r2, [r3, #8]
 80047d2:	60da      	str	r2, [r3, #12]
 80047d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80047d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80047da:	f009 f9ef 	bl	800dbbc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80047de:	2302      	movs	r3, #2
 80047e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80047e8:	2340      	movs	r3, #64	@ 0x40
 80047ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80047ec:	2302      	movs	r3, #2
 80047ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80047f0:	2302      	movs	r3, #2
 80047f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80047f4:	2301      	movs	r3, #1
 80047f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80047f8:	230c      	movs	r3, #12
 80047fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80047fc:	2302      	movs	r3, #2
 80047fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004800:	2304      	movs	r3, #4
 8004802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004804:	2302      	movs	r3, #2
 8004806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004808:	f107 0318 	add.w	r3, r7, #24
 800480c:	4618      	mov	r0, r3
 800480e:	f009 fa89 	bl	800dd24 <HAL_RCC_OscConfig>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004818:	f000 fa8c 	bl	8004d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800481c:	230f      	movs	r3, #15
 800481e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004820:	2301      	movs	r3, #1
 8004822:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004828:	2300      	movs	r3, #0
 800482a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004830:	1d3b      	adds	r3, r7, #4
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f009 fd87 	bl	800e348 <HAL_RCC_ClockConfig>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004840:	f000 fa78 	bl	8004d34 <Error_Handler>
  }
}
 8004844:	bf00      	nop
 8004846:	3750      	adds	r7, #80	@ 0x50
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08c      	sub	sp, #48	@ 0x30
 8004850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004852:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	605a      	str	r2, [r3, #4]
 800485c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800485e:	1d3b      	adds	r3, r7, #4
 8004860:	2220      	movs	r2, #32
 8004862:	2100      	movs	r1, #0
 8004864:	4618      	mov	r0, r3
 8004866:	f014 fabe 	bl	8018de6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800486a:	4b32      	ldr	r3, [pc, #200]	@ (8004934 <MX_ADC1_Init+0xe8>)
 800486c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004870:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004872:	4b30      	ldr	r3, [pc, #192]	@ (8004934 <MX_ADC1_Init+0xe8>)
 8004874:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800487a:	4b2e      	ldr	r3, [pc, #184]	@ (8004934 <MX_ADC1_Init+0xe8>)
 800487c:	2200      	movs	r2, #0
 800487e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004880:	4b2c      	ldr	r3, [pc, #176]	@ (8004934 <MX_ADC1_Init+0xe8>)
 8004882:	2200      	movs	r2, #0
 8004884:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004886:	4b2b      	ldr	r3, [pc, #172]	@ (8004934 <MX_ADC1_Init+0xe8>)
 8004888:	2200      	movs	r2, #0
 800488a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800488c:	4b29      	ldr	r3, [pc, #164]	@ (8004934 <MX_ADC1_Init+0xe8>)
 800488e:	2200      	movs	r2, #0
 8004890:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004892:	4b28      	ldr	r3, [pc, #160]	@ (8004934 <MX_ADC1_Init+0xe8>)
 8004894:	2204      	movs	r2, #4
 8004896:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004898:	4b26      	ldr	r3, [pc, #152]	@ (8004934 <MX_ADC1_Init+0xe8>)
 800489a:	2200      	movs	r2, #0
 800489c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800489e:	4b25      	ldr	r3, [pc, #148]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80048a4:	4b23      	ldr	r3, [pc, #140]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048a6:	2201      	movs	r2, #1
 80048a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80048aa:	4b22      	ldr	r3, [pc, #136]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80048b2:	4b20      	ldr	r3, [pc, #128]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80048b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80048be:	4b1d      	ldr	r3, [pc, #116]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80048c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80048cc:	4b19      	ldr	r3, [pc, #100]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80048d4:	4817      	ldr	r0, [pc, #92]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048d6:	f004 fb01 	bl	8008edc <HAL_ADC_Init>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80048e0:	f000 fa28 	bl	8004d34 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80048e4:	2300      	movs	r3, #0
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80048e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048ec:	4619      	mov	r1, r3
 80048ee:	4811      	ldr	r0, [pc, #68]	@ (8004934 <MX_ADC1_Init+0xe8>)
 80048f0:	f005 fc06 	bl	800a100 <HAL_ADCEx_MultiModeConfigChannel>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80048fa:	f000 fa1b 	bl	8004d34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80048fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004938 <MX_ADC1_Init+0xec>)
 8004900:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004902:	2306      	movs	r3, #6
 8004904:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004906:	2300      	movs	r3, #0
 8004908:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800490a:	237f      	movs	r3, #127	@ 0x7f
 800490c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800490e:	2304      	movs	r3, #4
 8004910:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004912:	2300      	movs	r3, #0
 8004914:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004916:	1d3b      	adds	r3, r7, #4
 8004918:	4619      	mov	r1, r3
 800491a:	4806      	ldr	r0, [pc, #24]	@ (8004934 <MX_ADC1_Init+0xe8>)
 800491c:	f004 fe38 	bl	8009590 <HAL_ADC_ConfigChannel>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004926:	f000 fa05 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800492a:	bf00      	nop
 800492c:	3730      	adds	r7, #48	@ 0x30
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	2000111c 	.word	0x2000111c
 8004938:	04300002 	.word	0x04300002

0800493c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08c      	sub	sp, #48	@ 0x30
 8004940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004942:	463b      	mov	r3, r7
 8004944:	2230      	movs	r2, #48	@ 0x30
 8004946:	2100      	movs	r1, #0
 8004948:	4618      	mov	r0, r3
 800494a:	f014 fa4c 	bl	8018de6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800494e:	4b1b      	ldr	r3, [pc, #108]	@ (80049bc <MX_DAC1_Init+0x80>)
 8004950:	4a1b      	ldr	r2, [pc, #108]	@ (80049c0 <MX_DAC1_Init+0x84>)
 8004952:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004954:	4819      	ldr	r0, [pc, #100]	@ (80049bc <MX_DAC1_Init+0x80>)
 8004956:	f005 fd86 	bl	800a466 <HAL_DAC_Init>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004960:	f000 f9e8 	bl	8004d34 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004964:	2302      	movs	r3, #2
 8004966:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004968:	2300      	movs	r3, #0
 800496a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800496c:	2300      	movs	r3, #0
 800496e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004978:	2300      	movs	r3, #0
 800497a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004980:	2301      	movs	r3, #1
 8004982:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004984:	2300      	movs	r3, #0
 8004986:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004988:	463b      	mov	r3, r7
 800498a:	2200      	movs	r2, #0
 800498c:	4619      	mov	r1, r3
 800498e:	480b      	ldr	r0, [pc, #44]	@ (80049bc <MX_DAC1_Init+0x80>)
 8004990:	f005 fe26 	bl	800a5e0 <HAL_DAC_ConfigChannel>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800499a:	f000 f9cb 	bl	8004d34 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800499e:	463b      	mov	r3, r7
 80049a0:	2210      	movs	r2, #16
 80049a2:	4619      	mov	r1, r3
 80049a4:	4805      	ldr	r0, [pc, #20]	@ (80049bc <MX_DAC1_Init+0x80>)
 80049a6:	f005 fe1b 	bl	800a5e0 <HAL_DAC_ConfigChannel>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80049b0:	f000 f9c0 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80049b4:	bf00      	nop
 80049b6:	3730      	adds	r7, #48	@ 0x30
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	20001188 	.word	0x20001188
 80049c0:	50000800 	.word	0x50000800

080049c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80049c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049ca:	4a1c      	ldr	r2, [pc, #112]	@ (8004a3c <MX_I2C1_Init+0x78>)
 80049cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80049ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049d0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a40 <MX_I2C1_Init+0x7c>)
 80049d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80049d4:	4b18      	ldr	r3, [pc, #96]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80049da:	4b17      	ldr	r3, [pc, #92]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049dc:	2201      	movs	r2, #1
 80049de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80049e0:	4b15      	ldr	r3, [pc, #84]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80049e6:	4b14      	ldr	r3, [pc, #80]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80049ec:	4b12      	ldr	r3, [pc, #72]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80049f2:	4b11      	ldr	r3, [pc, #68]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80049f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004a38 <MX_I2C1_Init+0x74>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80049fe:	480e      	ldr	r0, [pc, #56]	@ (8004a38 <MX_I2C1_Init+0x74>)
 8004a00:	f006 fc8c 	bl	800b31c <HAL_I2C_Init>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004a0a:	f000 f993 	bl	8004d34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004a0e:	2100      	movs	r1, #0
 8004a10:	4809      	ldr	r0, [pc, #36]	@ (8004a38 <MX_I2C1_Init+0x74>)
 8004a12:	f007 fb3b 	bl	800c08c <HAL_I2CEx_ConfigAnalogFilter>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004a1c:	f000 f98a 	bl	8004d34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004a20:	2100      	movs	r1, #0
 8004a22:	4805      	ldr	r0, [pc, #20]	@ (8004a38 <MX_I2C1_Init+0x74>)
 8004a24:	f007 fb7d 	bl	800c122 <HAL_I2CEx_ConfigDigitalFilter>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004a2e:	f000 f981 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004a32:	bf00      	nop
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	2000119c 	.word	0x2000119c
 8004a3c:	40005400 	.word	0x40005400
 8004a40:	00300617 	.word	0x00300617

08004a44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004a48:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004abc <MX_SPI1_Init+0x78>)
 8004a4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004a54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a56:	4b18      	ldr	r3, [pc, #96]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a5c:	4b16      	ldr	r3, [pc, #88]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a64:	4b14      	ldr	r3, [pc, #80]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004a6a:	4b13      	ldr	r3, [pc, #76]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a70:	4b11      	ldr	r3, [pc, #68]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004a78:	4b0f      	ldr	r3, [pc, #60]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a7a:	2228      	movs	r2, #40	@ 0x28
 8004a7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004a90:	4b09      	ldr	r3, [pc, #36]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a92:	2207      	movs	r2, #7
 8004a94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004a96:	4b08      	ldr	r3, [pc, #32]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004a9c:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004a9e:	2208      	movs	r2, #8
 8004aa0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004aa2:	4805      	ldr	r0, [pc, #20]	@ (8004ab8 <MX_SPI1_Init+0x74>)
 8004aa4:	f00a f85c 	bl	800eb60 <HAL_SPI_Init>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004aae:	f000 f941 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004ab2:	bf00      	nop
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	200011f0 	.word	0x200011f0
 8004abc:	40013000 	.word	0x40013000

08004ac0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004ac4:	4b23      	ldr	r3, [pc, #140]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004ac6:	4a24      	ldr	r2, [pc, #144]	@ (8004b58 <MX_USART1_UART_Init+0x98>)
 8004ac8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004aca:	4b22      	ldr	r3, [pc, #136]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004acc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004ad0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004ada:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ade:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004ae8:	220c      	movs	r2, #12
 8004aea:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004aec:	4b19      	ldr	r3, [pc, #100]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004af2:	4b18      	ldr	r3, [pc, #96]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004af8:	4b16      	ldr	r3, [pc, #88]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004afe:	4b15      	ldr	r3, [pc, #84]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b04:	4b13      	ldr	r3, [pc, #76]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b0a:	4812      	ldr	r0, [pc, #72]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b0c:	f00a fdcc 	bl	800f6a8 <HAL_UART_Init>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8004b16:	f000 f90d 	bl	8004d34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	480d      	ldr	r0, [pc, #52]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b1e:	f00c f9b4 	bl	8010e8a <HAL_UARTEx_SetTxFifoThreshold>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004b28:	f000 f904 	bl	8004d34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	4809      	ldr	r0, [pc, #36]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b30:	f00c f9e9 	bl	8010f06 <HAL_UARTEx_SetRxFifoThreshold>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004b3a:	f000 f8fb 	bl	8004d34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004b3e:	4805      	ldr	r0, [pc, #20]	@ (8004b54 <MX_USART1_UART_Init+0x94>)
 8004b40:	f00c f96a 	bl	8010e18 <HAL_UARTEx_DisableFifoMode>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004b4a:	f000 f8f3 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b4e:	bf00      	nop
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20001254 	.word	0x20001254
 8004b58:	40013800 	.word	0x40013800

08004b5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004b62:	4b16      	ldr	r3, [pc, #88]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b66:	4a15      	ldr	r2, [pc, #84]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b68:	f043 0304 	orr.w	r3, r3, #4
 8004b6c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004b6e:	4b13      	ldr	r3, [pc, #76]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	607b      	str	r3, [r7, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004b7a:	4b10      	ldr	r3, [pc, #64]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	6493      	str	r3, [r2, #72]	@ 0x48
 8004b86:	4b0d      	ldr	r3, [pc, #52]	@ (8004bbc <MX_DMA_Init+0x60>)
 8004b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	603b      	str	r3, [r7, #0]
 8004b90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004b92:	2200      	movs	r2, #0
 8004b94:	2100      	movs	r1, #0
 8004b96:	200b      	movs	r0, #11
 8004b98:	f005 fc31 	bl	800a3fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004b9c:	200b      	movs	r0, #11
 8004b9e:	f005 fc48 	bl	800a432 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	200c      	movs	r0, #12
 8004ba8:	f005 fc29 	bl	800a3fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004bac:	200c      	movs	r0, #12
 8004bae:	f005 fc40 	bl	800a432 <HAL_NVIC_EnableIRQ>

}
 8004bb2:	bf00      	nop
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000

08004bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc6:	f107 030c 	add.w	r3, r7, #12
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	605a      	str	r2, [r3, #4]
 8004bd0:	609a      	str	r2, [r3, #8]
 8004bd2:	60da      	str	r2, [r3, #12]
 8004bd4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bd6:	4b54      	ldr	r3, [pc, #336]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bda:	4a53      	ldr	r2, [pc, #332]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004bdc:	f043 0304 	orr.w	r3, r3, #4
 8004be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004be2:	4b51      	ldr	r3, [pc, #324]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	60bb      	str	r3, [r7, #8]
 8004bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bee:	4b4e      	ldr	r3, [pc, #312]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bf2:	4a4d      	ldr	r2, [pc, #308]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004bf4:	f043 0301 	orr.w	r3, r3, #1
 8004bf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	607b      	str	r3, [r7, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c06:	4b48      	ldr	r3, [pc, #288]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c0a:	4a47      	ldr	r2, [pc, #284]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004c0c:	f043 0302 	orr.w	r3, r3, #2
 8004c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c12:	4b45      	ldr	r3, [pc, #276]	@ (8004d28 <MX_GPIO_Init+0x168>)
 8004c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004c24:	4841      	ldr	r0, [pc, #260]	@ (8004d2c <MX_GPIO_Init+0x16c>)
 8004c26:	f006 fb61 	bl	800b2ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2107      	movs	r1, #7
 8004c2e:	4840      	ldr	r0, [pc, #256]	@ (8004d30 <MX_GPIO_Init+0x170>)
 8004c30:	f006 fb5c 	bl	800b2ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004c34:	2200      	movs	r2, #0
 8004c36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004c3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c3e:	f006 fb55 	bl	800b2ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004c42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004c50:	f107 030c 	add.w	r3, r7, #12
 8004c54:	4619      	mov	r1, r3
 8004c56:	4835      	ldr	r0, [pc, #212]	@ (8004d2c <MX_GPIO_Init+0x16c>)
 8004c58:	f006 f9ae 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004c5c:	230c      	movs	r3, #12
 8004c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c60:	2300      	movs	r3, #0
 8004c62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c68:	f107 030c 	add.w	r3, r7, #12
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c72:	f006 f9a1 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004c76:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004c7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c80:	2300      	movs	r3, #0
 8004c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c84:	2300      	movs	r3, #0
 8004c86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c88:	f107 030c 	add.w	r3, r7, #12
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4827      	ldr	r0, [pc, #156]	@ (8004d2c <MX_GPIO_Init+0x16c>)
 8004c90:	f006 f992 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004c94:	2307      	movs	r3, #7
 8004c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca4:	f107 030c 	add.w	r3, r7, #12
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4821      	ldr	r0, [pc, #132]	@ (8004d30 <MX_GPIO_Init+0x170>)
 8004cac:	f006 f984 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8004cb0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cbe:	f107 030c 	add.w	r3, r7, #12
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	481a      	ldr	r0, [pc, #104]	@ (8004d30 <MX_GPIO_Init+0x170>)
 8004cc6:	f006 f977 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004cca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004cdc:	f107 030c 	add.w	r3, r7, #12
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ce6:	f006 f967 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004cf8:	f107 030c 	add.w	r3, r7, #12
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	480b      	ldr	r0, [pc, #44]	@ (8004d2c <MX_GPIO_Init+0x16c>)
 8004d00:	f006 f95a 	bl	800afb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004d0e:	2302      	movs	r3, #2
 8004d10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004d12:	f107 030c 	add.w	r3, r7, #12
 8004d16:	4619      	mov	r1, r3
 8004d18:	4805      	ldr	r0, [pc, #20]	@ (8004d30 <MX_GPIO_Init+0x170>)
 8004d1a:	f006 f94d 	bl	800afb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004d1e:	bf00      	nop
 8004d20:	3720      	adds	r7, #32
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	48000800 	.word	0x48000800
 8004d30:	48000400 	.word	0x48000400

08004d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d38:	b672      	cpsid	i
}
 8004d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d3c:	bf00      	nop
 8004d3e:	e7fd      	b.n	8004d3c <Error_Handler+0x8>

08004d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d46:	4b0f      	ldr	r3, [pc, #60]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d4a:	4a0e      	ldr	r2, [pc, #56]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d52:	4b0c      	ldr	r3, [pc, #48]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	607b      	str	r3, [r7, #4]
 8004d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d5e:	4b09      	ldr	r3, [pc, #36]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d62:	4a08      	ldr	r2, [pc, #32]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d68:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d6a:	4b06      	ldr	r3, [pc, #24]	@ (8004d84 <HAL_MspInit+0x44>)
 8004d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	603b      	str	r3, [r7, #0]
 8004d74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004d76:	f008 ffc5 	bl	800dd04 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d7a:	bf00      	nop
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	40021000 	.word	0x40021000

08004d88 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b09c      	sub	sp, #112	@ 0x70
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d90:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004d94:	2200      	movs	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	605a      	str	r2, [r3, #4]
 8004d9a:	609a      	str	r2, [r3, #8]
 8004d9c:	60da      	str	r2, [r3, #12]
 8004d9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004da0:	f107 0318 	add.w	r3, r7, #24
 8004da4:	2244      	movs	r2, #68	@ 0x44
 8004da6:	2100      	movs	r1, #0
 8004da8:	4618      	mov	r0, r3
 8004daa:	f014 f81c 	bl	8018de6 <memset>
  if(hadc->Instance==ADC1)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004db6:	d14d      	bne.n	8004e54 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004db8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dbc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004dbe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004dc2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004dc4:	f107 0318 	add.w	r3, r7, #24
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f009 fcd9 	bl	800e780 <HAL_RCCEx_PeriphCLKConfig>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d001      	beq.n	8004dd8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004dd4:	f7ff ffae 	bl	8004d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004dd8:	4b20      	ldr	r3, [pc, #128]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004dde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004de2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004de4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dec:	617b      	str	r3, [r7, #20]
 8004dee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df4:	4a19      	ldr	r2, [pc, #100]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004df6:	f043 0301 	orr.w	r3, r3, #1
 8004dfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dfc:	4b17      	ldr	r3, [pc, #92]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e08:	4b14      	ldr	r3, [pc, #80]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e0c:	4a13      	ldr	r2, [pc, #76]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004e0e:	f043 0302 	orr.w	r3, r3, #2
 8004e12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e14:	4b11      	ldr	r3, [pc, #68]	@ (8004e5c <HAL_ADC_MspInit+0xd4>)
 8004e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004e20:	2303      	movs	r3, #3
 8004e22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e24:	2303      	movs	r3, #3
 8004e26:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e2c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e30:	4619      	mov	r1, r3
 8004e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e36:	f006 f8bf 	bl	800afb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8004e3a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e40:	2303      	movs	r3, #3
 8004e42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e44:	2300      	movs	r3, #0
 8004e46:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4804      	ldr	r0, [pc, #16]	@ (8004e60 <HAL_ADC_MspInit+0xd8>)
 8004e50:	f006 f8b2 	bl	800afb8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004e54:	bf00      	nop
 8004e56:	3770      	adds	r7, #112	@ 0x70
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	48000400 	.word	0x48000400

08004e64 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08a      	sub	sp, #40	@ 0x28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e6c:	f107 0314 	add.w	r3, r7, #20
 8004e70:	2200      	movs	r2, #0
 8004e72:	601a      	str	r2, [r3, #0]
 8004e74:	605a      	str	r2, [r3, #4]
 8004e76:	609a      	str	r2, [r3, #8]
 8004e78:	60da      	str	r2, [r3, #12]
 8004e7a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a15      	ldr	r2, [pc, #84]	@ (8004ed8 <HAL_DAC_MspInit+0x74>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d124      	bne.n	8004ed0 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004e86:	4b15      	ldr	r3, [pc, #84]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e8a:	4a14      	ldr	r2, [pc, #80]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e92:	4b12      	ldr	r3, [pc, #72]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8004edc <HAL_DAC_MspInit+0x78>)
 8004eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8004eb6:	2330      	movs	r3, #48	@ 0x30
 8004eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ec2:	f107 0314 	add.w	r3, r7, #20
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ecc:	f006 f874 	bl	800afb8 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8004ed0:	bf00      	nop
 8004ed2:	3728      	adds	r7, #40	@ 0x28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	50000800 	.word	0x50000800
 8004edc:	40021000 	.word	0x40021000

08004ee0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b09c      	sub	sp, #112	@ 0x70
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004eec:	2200      	movs	r2, #0
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	605a      	str	r2, [r3, #4]
 8004ef2:	609a      	str	r2, [r3, #8]
 8004ef4:	60da      	str	r2, [r3, #12]
 8004ef6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ef8:	f107 0318 	add.w	r3, r7, #24
 8004efc:	2244      	movs	r2, #68	@ 0x44
 8004efe:	2100      	movs	r1, #0
 8004f00:	4618      	mov	r0, r3
 8004f02:	f013 ff70 	bl	8018de6 <memset>
  if(hi2c->Instance==I2C1)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a2d      	ldr	r2, [pc, #180]	@ (8004fc0 <HAL_I2C_MspInit+0xe0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d153      	bne.n	8004fb8 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004f10:	2340      	movs	r3, #64	@ 0x40
 8004f12:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004f14:	2300      	movs	r3, #0
 8004f16:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f18:	f107 0318 	add.w	r3, r7, #24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f009 fc2f 	bl	800e780 <HAL_RCCEx_PeriphCLKConfig>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004f28:	f7ff ff04 	bl	8004d34 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f2c:	4b25      	ldr	r3, [pc, #148]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f30:	4a24      	ldr	r2, [pc, #144]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f32:	f043 0301 	orr.w	r3, r3, #1
 8004f36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f38:	4b22      	ldr	r3, [pc, #136]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f44:	4b1f      	ldr	r3, [pc, #124]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f48:	4a1e      	ldr	r2, [pc, #120]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f4a:	f043 0302 	orr.w	r3, r3, #2
 8004f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f50:	4b1c      	ldr	r3, [pc, #112]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	613b      	str	r3, [r7, #16]
 8004f5a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004f5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f62:	2312      	movs	r3, #18
 8004f64:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f66:	2300      	movs	r3, #0
 8004f68:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f6e:	2304      	movs	r3, #4
 8004f70:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f72:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004f76:	4619      	mov	r1, r3
 8004f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f7c:	f006 f81c 	bl	800afb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004f80:	2380      	movs	r3, #128	@ 0x80
 8004f82:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f84:	2312      	movs	r3, #18
 8004f86:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f90:	2304      	movs	r3, #4
 8004f92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f94:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004f98:	4619      	mov	r1, r3
 8004f9a:	480b      	ldr	r0, [pc, #44]	@ (8004fc8 <HAL_I2C_MspInit+0xe8>)
 8004f9c:	f006 f80c 	bl	800afb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004fa0:	4b08      	ldr	r3, [pc, #32]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa4:	4a07      	ldr	r2, [pc, #28]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004fa6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004faa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fac:	4b05      	ldr	r3, [pc, #20]	@ (8004fc4 <HAL_I2C_MspInit+0xe4>)
 8004fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004fb8:	bf00      	nop
 8004fba:	3770      	adds	r7, #112	@ 0x70
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40005400 	.word	0x40005400
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	48000400 	.word	0x48000400

08004fcc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08a      	sub	sp, #40	@ 0x28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fd4:	f107 0314 	add.w	r3, r7, #20
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	609a      	str	r2, [r3, #8]
 8004fe0:	60da      	str	r2, [r3, #12]
 8004fe2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a25      	ldr	r2, [pc, #148]	@ (8005080 <HAL_SPI_MspInit+0xb4>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d144      	bne.n	8005078 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004fee:	4b25      	ldr	r3, [pc, #148]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8004ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ff2:	4a24      	ldr	r2, [pc, #144]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8004ff4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ff8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004ffa:	4b22      	ldr	r3, [pc, #136]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8004ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005006:	4b1f      	ldr	r3, [pc, #124]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8005008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800500a:	4a1e      	ldr	r2, [pc, #120]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005012:	4b1c      	ldr	r3, [pc, #112]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8005014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	60fb      	str	r3, [r7, #12]
 800501c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800501e:	4b19      	ldr	r3, [pc, #100]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8005020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005022:	4a18      	ldr	r2, [pc, #96]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 8005024:	f043 0302 	orr.w	r3, r3, #2
 8005028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800502a:	4b16      	ldr	r3, [pc, #88]	@ (8005084 <HAL_SPI_MspInit+0xb8>)
 800502c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	60bb      	str	r3, [r7, #8]
 8005034:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005036:	23c0      	movs	r3, #192	@ 0xc0
 8005038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503a:	2302      	movs	r3, #2
 800503c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800503e:	2300      	movs	r3, #0
 8005040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005042:	2300      	movs	r3, #0
 8005044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005046:	2305      	movs	r3, #5
 8005048:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800504a:	f107 0314 	add.w	r3, r7, #20
 800504e:	4619      	mov	r1, r3
 8005050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005054:	f005 ffb0 	bl	800afb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005058:	2308      	movs	r3, #8
 800505a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800505c:	2302      	movs	r3, #2
 800505e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005060:	2300      	movs	r3, #0
 8005062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005064:	2300      	movs	r3, #0
 8005066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005068:	2305      	movs	r3, #5
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800506c:	f107 0314 	add.w	r3, r7, #20
 8005070:	4619      	mov	r1, r3
 8005072:	4805      	ldr	r0, [pc, #20]	@ (8005088 <HAL_SPI_MspInit+0xbc>)
 8005074:	f005 ffa0 	bl	800afb8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005078:	bf00      	nop
 800507a:	3728      	adds	r7, #40	@ 0x28
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40013000 	.word	0x40013000
 8005084:	40021000 	.word	0x40021000
 8005088:	48000400 	.word	0x48000400

0800508c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b09a      	sub	sp, #104	@ 0x68
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005094:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005098:	2200      	movs	r2, #0
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	605a      	str	r2, [r3, #4]
 800509e:	609a      	str	r2, [r3, #8]
 80050a0:	60da      	str	r2, [r3, #12]
 80050a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80050a4:	f107 0310 	add.w	r3, r7, #16
 80050a8:	2244      	movs	r2, #68	@ 0x44
 80050aa:	2100      	movs	r1, #0
 80050ac:	4618      	mov	r0, r3
 80050ae:	f013 fe9a 	bl	8018de6 <memset>
  if(huart->Instance==USART1)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a4d      	ldr	r2, [pc, #308]	@ (80051ec <HAL_UART_MspInit+0x160>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	f040 8093 	bne.w	80051e4 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80050be:	2301      	movs	r3, #1
 80050c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80050c6:	f107 0310 	add.w	r3, r7, #16
 80050ca:	4618      	mov	r0, r3
 80050cc:	f009 fb58 	bl	800e780 <HAL_RCCEx_PeriphCLKConfig>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80050d6:	f7ff fe2d 	bl	8004d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80050da:	4b45      	ldr	r3, [pc, #276]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 80050dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050de:	4a44      	ldr	r2, [pc, #272]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 80050e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80050e6:	4b42      	ldr	r3, [pc, #264]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 80050e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050ee:	60fb      	str	r3, [r7, #12]
 80050f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050f2:	4b3f      	ldr	r3, [pc, #252]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 80050f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f6:	4a3e      	ldr	r2, [pc, #248]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 80050f8:	f043 0301 	orr.w	r3, r3, #1
 80050fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050fe:	4b3c      	ldr	r3, [pc, #240]	@ (80051f0 <HAL_UART_MspInit+0x164>)
 8005100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	60bb      	str	r3, [r7, #8]
 8005108:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 800510a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800510e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005110:	2302      	movs	r3, #2
 8005112:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005114:	2300      	movs	r3, #0
 8005116:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005118:	2300      	movs	r3, #0
 800511a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800511c:	2307      	movs	r3, #7
 800511e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005120:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005124:	4619      	mov	r1, r3
 8005126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800512a:	f005 ff45 	bl	800afb8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800512e:	4b31      	ldr	r3, [pc, #196]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005130:	4a31      	ldr	r2, [pc, #196]	@ (80051f8 <HAL_UART_MspInit+0x16c>)
 8005132:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005134:	4b2f      	ldr	r3, [pc, #188]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005136:	2218      	movs	r2, #24
 8005138:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800513a:	4b2e      	ldr	r3, [pc, #184]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 800513c:	2200      	movs	r2, #0
 800513e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005140:	4b2c      	ldr	r3, [pc, #176]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005142:	2200      	movs	r2, #0
 8005144:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005146:	4b2b      	ldr	r3, [pc, #172]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005148:	2280      	movs	r2, #128	@ 0x80
 800514a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800514c:	4b29      	ldr	r3, [pc, #164]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 800514e:	2200      	movs	r2, #0
 8005150:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005152:	4b28      	ldr	r3, [pc, #160]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005154:	2200      	movs	r2, #0
 8005156:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005158:	4b26      	ldr	r3, [pc, #152]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 800515a:	2200      	movs	r2, #0
 800515c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800515e:	4b25      	ldr	r3, [pc, #148]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005160:	2200      	movs	r2, #0
 8005162:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005164:	4823      	ldr	r0, [pc, #140]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005166:	f005 fbf5 	bl	800a954 <HAL_DMA_Init>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8005170:	f7ff fde0 	bl	8004d34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a1f      	ldr	r2, [pc, #124]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 8005178:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800517c:	4a1d      	ldr	r2, [pc, #116]	@ (80051f4 <HAL_UART_MspInit+0x168>)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8005182:	4b1e      	ldr	r3, [pc, #120]	@ (80051fc <HAL_UART_MspInit+0x170>)
 8005184:	4a1e      	ldr	r2, [pc, #120]	@ (8005200 <HAL_UART_MspInit+0x174>)
 8005186:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005188:	4b1c      	ldr	r3, [pc, #112]	@ (80051fc <HAL_UART_MspInit+0x170>)
 800518a:	2219      	movs	r2, #25
 800518c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800518e:	4b1b      	ldr	r3, [pc, #108]	@ (80051fc <HAL_UART_MspInit+0x170>)
 8005190:	2210      	movs	r2, #16
 8005192:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005194:	4b19      	ldr	r3, [pc, #100]	@ (80051fc <HAL_UART_MspInit+0x170>)
 8005196:	2200      	movs	r2, #0
 8005198:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800519a:	4b18      	ldr	r3, [pc, #96]	@ (80051fc <HAL_UART_MspInit+0x170>)
 800519c:	2280      	movs	r2, #128	@ 0x80
 800519e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051a0:	4b16      	ldr	r3, [pc, #88]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051a6:	4b15      	ldr	r3, [pc, #84]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80051ac:	4b13      	ldr	r3, [pc, #76]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80051b2:	4b12      	ldr	r3, [pc, #72]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80051b8:	4810      	ldr	r0, [pc, #64]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051ba:	f005 fbcb 	bl	800a954 <HAL_DMA_Init>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80051c4:	f7ff fdb6 	bl	8004d34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a0c      	ldr	r2, [pc, #48]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051cc:	67da      	str	r2, [r3, #124]	@ 0x7c
 80051ce:	4a0b      	ldr	r2, [pc, #44]	@ (80051fc <HAL_UART_MspInit+0x170>)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80051d4:	2200      	movs	r2, #0
 80051d6:	2100      	movs	r1, #0
 80051d8:	2025      	movs	r0, #37	@ 0x25
 80051da:	f005 f910 	bl	800a3fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80051de:	2025      	movs	r0, #37	@ 0x25
 80051e0:	f005 f927 	bl	800a432 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80051e4:	bf00      	nop
 80051e6:	3768      	adds	r7, #104	@ 0x68
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	40013800 	.word	0x40013800
 80051f0:	40021000 	.word	0x40021000
 80051f4:	200012e8 	.word	0x200012e8
 80051f8:	40020008 	.word	0x40020008
 80051fc:	20001348 	.word	0x20001348
 8005200:	4002001c 	.word	0x4002001c

08005204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005208:	bf00      	nop
 800520a:	e7fd      	b.n	8005208 <NMI_Handler+0x4>

0800520c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005210:	bf00      	nop
 8005212:	e7fd      	b.n	8005210 <HardFault_Handler+0x4>

08005214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005218:	bf00      	nop
 800521a:	e7fd      	b.n	8005218 <MemManage_Handler+0x4>

0800521c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005220:	bf00      	nop
 8005222:	e7fd      	b.n	8005220 <BusFault_Handler+0x4>

08005224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <UsageFault_Handler+0x4>

0800522c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005230:	bf00      	nop
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800523a:	b480      	push	{r7}
 800523c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005248:	b480      	push	{r7}
 800524a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800524c:	bf00      	nop
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800525a:	f003 fb85 	bl	8008968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800525e:	bf00      	nop
 8005260:	bd80      	pop	{r7, pc}
	...

08005264 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005268:	4802      	ldr	r0, [pc, #8]	@ (8005274 <DMA1_Channel1_IRQHandler+0x10>)
 800526a:	f005 fd56 	bl	800ad1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800526e:	bf00      	nop
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	200012e8 	.word	0x200012e8

08005278 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800527c:	4802      	ldr	r0, [pc, #8]	@ (8005288 <DMA1_Channel2_IRQHandler+0x10>)
 800527e:	f005 fd4c 	bl	800ad1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20001348 	.word	0x20001348

0800528c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005290:	4802      	ldr	r0, [pc, #8]	@ (800529c <USB_LP_IRQHandler+0x10>)
 8005292:	f007 f882 	bl	800c39a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8005296:	bf00      	nop
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	20003898 	.word	0x20003898

080052a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80052a4:	480c      	ldr	r0, [pc, #48]	@ (80052d8 <USART1_IRQHandler+0x38>)
 80052a6:	f00a facf 	bl	800f848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 80052aa:	4b0b      	ldr	r3, [pc, #44]	@ (80052d8 <USART1_IRQHandler+0x38>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b4:	2b40      	cmp	r3, #64	@ 0x40
 80052b6:	d10d      	bne.n	80052d4 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80052b8:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <USART1_IRQHandler+0x38>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2240      	movs	r2, #64	@ 0x40
 80052be:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80052c0:	4b05      	ldr	r3, [pc, #20]	@ (80052d8 <USART1_IRQHandler+0x38>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	4b04      	ldr	r3, [pc, #16]	@ (80052d8 <USART1_IRQHandler+0x38>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ce:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80052d0:	f002 fb0a 	bl	80078e8 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80052d4:	bf00      	nop
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	20001254 	.word	0x20001254

080052dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
  return 1;
 80052e0:	2301      	movs	r3, #1
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <_kill>:

int _kill(int pid, int sig)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80052f6:	f013 fdc9 	bl	8018e8c <__errno>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2216      	movs	r2, #22
 80052fe:	601a      	str	r2, [r3, #0]
  return -1;
 8005300:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005304:	4618      	mov	r0, r3
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <_exit>:

void _exit (int status)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005314:	f04f 31ff 	mov.w	r1, #4294967295
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7ff ffe7 	bl	80052ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800531e:	bf00      	nop
 8005320:	e7fd      	b.n	800531e <_exit+0x12>

08005322 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b086      	sub	sp, #24
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800532e:	2300      	movs	r3, #0
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	e00a      	b.n	800534a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005334:	f3af 8000 	nop.w
 8005338:	4601      	mov	r1, r0
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	1c5a      	adds	r2, r3, #1
 800533e:	60ba      	str	r2, [r7, #8]
 8005340:	b2ca      	uxtb	r2, r1
 8005342:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	3301      	adds	r3, #1
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	429a      	cmp	r2, r3
 8005350:	dbf0      	blt.n	8005334 <_read+0x12>
  }

  return len;
 8005352:	687b      	ldr	r3, [r7, #4]
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005368:	2300      	movs	r3, #0
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	e009      	b.n	8005382 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	60ba      	str	r2, [r7, #8]
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	4618      	mov	r0, r3
 8005378:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	3301      	adds	r3, #1
 8005380:	617b      	str	r3, [r7, #20]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	429a      	cmp	r2, r3
 8005388:	dbf1      	blt.n	800536e <_write+0x12>
  }
  return len;
 800538a:	687b      	ldr	r3, [r7, #4]
}
 800538c:	4618      	mov	r0, r3
 800538e:	3718      	adds	r7, #24
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <_close>:

int _close(int file)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800539c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80053bc:	605a      	str	r2, [r3, #4]
  return 0;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <_isatty>:

int _isatty(int file)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80053d4:	2301      	movs	r3, #1
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b085      	sub	sp, #20
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	60f8      	str	r0, [r7, #12]
 80053ea:	60b9      	str	r1, [r7, #8]
 80053ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005404:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <_sbrk+0x5c>)
 8005406:	4b15      	ldr	r3, [pc, #84]	@ (800545c <_sbrk+0x60>)
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005410:	4b13      	ldr	r3, [pc, #76]	@ (8005460 <_sbrk+0x64>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d102      	bne.n	800541e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005418:	4b11      	ldr	r3, [pc, #68]	@ (8005460 <_sbrk+0x64>)
 800541a:	4a12      	ldr	r2, [pc, #72]	@ (8005464 <_sbrk+0x68>)
 800541c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800541e:	4b10      	ldr	r3, [pc, #64]	@ (8005460 <_sbrk+0x64>)
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4413      	add	r3, r2
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	429a      	cmp	r2, r3
 800542a:	d207      	bcs.n	800543c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800542c:	f013 fd2e 	bl	8018e8c <__errno>
 8005430:	4603      	mov	r3, r0
 8005432:	220c      	movs	r2, #12
 8005434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005436:	f04f 33ff 	mov.w	r3, #4294967295
 800543a:	e009      	b.n	8005450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800543c:	4b08      	ldr	r3, [pc, #32]	@ (8005460 <_sbrk+0x64>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005442:	4b07      	ldr	r3, [pc, #28]	@ (8005460 <_sbrk+0x64>)
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4413      	add	r3, r2
 800544a:	4a05      	ldr	r2, [pc, #20]	@ (8005460 <_sbrk+0x64>)
 800544c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800544e:	68fb      	ldr	r3, [r7, #12]
}
 8005450:	4618      	mov	r0, r3
 8005452:	3718      	adds	r7, #24
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	20008000 	.word	0x20008000
 800545c:	00000400 	.word	0x00000400
 8005460:	200013a8 	.word	0x200013a8
 8005464:	20003ee0 	.word	0x20003ee0

08005468 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800546c:	4b06      	ldr	r3, [pc, #24]	@ (8005488 <SystemInit+0x20>)
 800546e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005472:	4a05      	ldr	r2, [pc, #20]	@ (8005488 <SystemInit+0x20>)
 8005474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800547c:	bf00      	nop
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	e000ed00 	.word	0xe000ed00

0800548c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f7fa ff13 	bl	80002c0 <strlen>
 800549a:	4603      	mov	r3, r0
 800549c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800549e:	89fb      	ldrh	r3, [r7, #14]
 80054a0:	4619      	mov	r1, r3
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f012 fa86 	bl	80179b4 <CDC_Transmit_FS>
}
 80054a8:	bf00      	nop
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b0a2      	sub	sp, #136	@ 0x88
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80054b8:	f107 0008 	add.w	r0, r7, #8
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a06      	ldr	r2, [pc, #24]	@ (80054d8 <usb_serial_println+0x28>)
 80054c0:	2180      	movs	r1, #128	@ 0x80
 80054c2:	f013 fbdb 	bl	8018c7c <sniprintf>
	usb_serial_print(buffer);
 80054c6:	f107 0308 	add.w	r3, r7, #8
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff ffde 	bl	800548c <usb_serial_print>
}
 80054d0:	bf00      	nop
 80054d2:	3788      	adds	r7, #136	@ 0x88
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	0801b2d4 	.word	0x0801b2d4

080054dc <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80054e6:	79fb      	ldrb	r3, [r7, #7]
 80054e8:	2b03      	cmp	r3, #3
 80054ea:	d813      	bhi.n	8005514 <get_function_code+0x38>
 80054ec:	a201      	add	r2, pc, #4	@ (adr r2, 80054f4 <get_function_code+0x18>)
 80054ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f2:	bf00      	nop
 80054f4:	08005505 	.word	0x08005505
 80054f8:	08005509 	.word	0x08005509
 80054fc:	0800550d 	.word	0x0800550d
 8005500:	08005511 	.word	0x08005511
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8005504:	2301      	movs	r3, #1
 8005506:	e006      	b.n	8005516 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8005508:	2302      	movs	r3, #2
 800550a:	e004      	b.n	8005516 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 800550c:	2303      	movs	r3, #3
 800550e:	e002      	b.n	8005516 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8005510:	2304      	movs	r3, #4
 8005512:	e000      	b.n	8005516 <get_function_code+0x3a>
		default: return 0x00;
 8005514:	2300      	movs	r3, #0
	}
}
 8005516:	4618      	mov	r0, r3
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop

08005524 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8005530:	4b36      	ldr	r3, [pc, #216]	@ (800560c <modbus_master_handle_frame+0xe8>)
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	f083 0301 	eor.w	r3, r3, #1
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d15a      	bne.n	80055f4 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 800553e:	887b      	ldrh	r3, [r7, #2]
 8005540:	2b04      	cmp	r3, #4
 8005542:	d959      	bls.n	80055f8 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	785b      	ldrb	r3, [r3, #1]
 800554e:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8005550:	4b2e      	ldr	r3, [pc, #184]	@ (800560c <modbus_master_handle_frame+0xe8>)
 8005552:	785b      	ldrb	r3, [r3, #1]
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	429a      	cmp	r2, r3
 8005558:	d150      	bne.n	80055fc <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 800555a:	887b      	ldrh	r3, [r7, #2]
 800555c:	3b01      	subs	r3, #1
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4413      	add	r3, r2
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b21b      	sxth	r3, r3
 8005566:	021b      	lsls	r3, r3, #8
 8005568:	b21a      	sxth	r2, r3
 800556a:	887b      	ldrh	r3, [r7, #2]
 800556c:	3b02      	subs	r3, #2
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	440b      	add	r3, r1
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b21b      	sxth	r3, r3
 8005576:	4313      	orrs	r3, r2
 8005578:	b21b      	sxth	r3, r3
 800557a:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 800557c:	887b      	ldrh	r3, [r7, #2]
 800557e:	3b02      	subs	r3, #2
 8005580:	b29b      	uxth	r3, r3
 8005582:	4619      	mov	r1, r3
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 fe93 	bl	80062b0 <modbus_crc16>
 800558a:	4603      	mov	r3, r0
 800558c:	461a      	mov	r2, r3
 800558e:	89bb      	ldrh	r3, [r7, #12]
 8005590:	4293      	cmp	r3, r2
 8005592:	d135      	bne.n	8005600 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005594:	4b1d      	ldr	r3, [pc, #116]	@ (800560c <modbus_master_handle_frame+0xe8>)
 8005596:	789b      	ldrb	r3, [r3, #2]
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff ff9f 	bl	80054dc <get_function_code>
 800559e:	4603      	mov	r3, r0
 80055a0:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 80055a2:	7bba      	ldrb	r2, [r7, #14]
 80055a4:	7afb      	ldrb	r3, [r7, #11]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d12c      	bne.n	8005604 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 80055aa:	4b18      	ldr	r3, [pc, #96]	@ (800560c <modbus_master_handle_frame+0xe8>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d103      	bne.n	80055ba <modbus_master_handle_frame+0x96>
		current_request.active = false;
 80055b2:	4b16      	ldr	r3, [pc, #88]	@ (800560c <modbus_master_handle_frame+0xe8>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	701a      	strb	r2, [r3, #0]
		return;
 80055b8:	e025      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 80055ba:	887b      	ldrh	r3, [r7, #2]
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d915      	bls.n	80055ec <modbus_master_handle_frame+0xc8>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	3302      	adds	r3, #2
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d910      	bls.n	80055ec <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3303      	adds	r3, #3
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	b21b      	sxth	r3, r3
 80055d2:	021b      	lsls	r3, r3, #8
 80055d4:	b21a      	sxth	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	3304      	adds	r3, #4
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	b21b      	sxth	r3, r3
 80055de:	4313      	orrs	r3, r2
 80055e0:	b21b      	sxth	r3, r3
 80055e2:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 80055e4:	4b09      	ldr	r3, [pc, #36]	@ (800560c <modbus_master_handle_frame+0xe8>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	893a      	ldrh	r2, [r7, #8]
 80055ea:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 80055ec:	4b07      	ldr	r3, [pc, #28]	@ (800560c <modbus_master_handle_frame+0xe8>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	701a      	strb	r2, [r3, #0]
 80055f2:	e008      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80055f4:	bf00      	nop
 80055f6:	e006      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80055f8:	bf00      	nop
 80055fa:	e004      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80055fc:	bf00      	nop
 80055fe:	e002      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005600:	bf00      	nop
 8005602:	e000      	b.n	8005606 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8005604:	bf00      	nop
}
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	200013ac 	.word	0x200013ac

08005610 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	603b      	str	r3, [r7, #0]
 8005618:	4603      	mov	r3, r0
 800561a:	71fb      	strb	r3, [r7, #7]
 800561c:	460b      	mov	r3, r1
 800561e:	71bb      	strb	r3, [r7, #6]
 8005620:	4613      	mov	r3, r2
 8005622:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8005624:	4b1d      	ldr	r3, [pc, #116]	@ (800569c <modbus_master_request_read+0x8c>)
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <modbus_master_request_read+0x20>
 800562c:	2300      	movs	r3, #0
 800562e:	e030      	b.n	8005692 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8005630:	79bb      	ldrb	r3, [r7, #6]
 8005632:	4618      	mov	r0, r3
 8005634:	f7ff ff52 	bl	80054dc <get_function_code>
 8005638:	4603      	mov	r3, r0
 800563a:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 800563c:	79fb      	ldrb	r3, [r7, #7]
 800563e:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8005640:	7dfb      	ldrb	r3, [r7, #23]
 8005642:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8005644:	88bb      	ldrh	r3, [r7, #4]
 8005646:	0a1b      	lsrs	r3, r3, #8
 8005648:	b29b      	uxth	r3, r3
 800564a:	b2db      	uxtb	r3, r3
 800564c:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 800564e:	88bb      	ldrh	r3, [r7, #4]
 8005650:	b2db      	uxtb	r3, r3
 8005652:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8005654:	2300      	movs	r3, #0
 8005656:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005658:	2301      	movs	r3, #1
 800565a:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 800565c:	f107 030c 	add.w	r3, r7, #12
 8005660:	2108      	movs	r1, #8
 8005662:	4618      	mov	r0, r3
 8005664:	f000 fe62 	bl	800632c <modbus_send_response>

	current_request.active = true;
 8005668:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <modbus_master_request_read+0x8c>)
 800566a:	2201      	movs	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 800566e:	4a0b      	ldr	r2, [pc, #44]	@ (800569c <modbus_master_request_read+0x8c>)
 8005670:	79fb      	ldrb	r3, [r7, #7]
 8005672:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005674:	4a09      	ldr	r2, [pc, #36]	@ (800569c <modbus_master_request_read+0x8c>)
 8005676:	79bb      	ldrb	r3, [r7, #6]
 8005678:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800567a:	4a08      	ldr	r2, [pc, #32]	@ (800569c <modbus_master_request_read+0x8c>)
 800567c:	88bb      	ldrh	r3, [r7, #4]
 800567e:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005680:	4a06      	ldr	r2, [pc, #24]	@ (800569c <modbus_master_request_read+0x8c>)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8005686:	f000 fea7 	bl	80063d8 <get_ms>
 800568a:	4603      	mov	r3, r0
 800568c:	4a03      	ldr	r2, [pc, #12]	@ (800569c <modbus_master_request_read+0x8c>)
 800568e:	6093      	str	r3, [r2, #8]

	return true;
 8005690:	2301      	movs	r3, #1
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	200013ac 	.word	0x200013ac

080056a0 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 80056a6:	f000 fe97 	bl	80063d8 <get_ms>
 80056aa:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 80056ac:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <modbus_master_poll_timeout+0x30>)
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <modbus_master_poll_timeout+0x26>
 80056b4:	4b06      	ldr	r3, [pc, #24]	@ (80056d0 <modbus_master_poll_timeout+0x30>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2bc8      	cmp	r3, #200	@ 0xc8
 80056be:	d902      	bls.n	80056c6 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80056c0:	4b03      	ldr	r3, [pc, #12]	@ (80056d0 <modbus_master_poll_timeout+0x30>)
 80056c2:	2200      	movs	r2, #0
 80056c4:	701a      	strb	r2, [r3, #0]
	}
}
 80056c6:	bf00      	nop
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	200013ac 	.word	0x200013ac

080056d4 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
	return current_request.active;
 80056d8:	4b03      	ldr	r3, [pc, #12]	@ (80056e8 <modbus_master_is_busy+0x14>)
 80056da:	781b      	ldrb	r3, [r3, #0]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	200013ac 	.word	0x200013ac

080056ec <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80056f6:	4a04      	ldr	r2, [pc, #16]	@ (8005708 <modbus_Setup+0x1c>)
 80056f8:	79fb      	ldrb	r3, [r7, #7]
 80056fa:	7013      	strb	r3, [r2, #0]
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	200013bc 	.word	0x200013bc

0800570c <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 800570c:	b580      	push	{r7, lr}
 800570e:	b0e0      	sub	sp, #384	@ 0x180
 8005710:	af00      	add	r7, sp, #0
 8005712:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005716:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800571a:	6018      	str	r0, [r3, #0]
 800571c:	460a      	mov	r2, r1
 800571e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005722:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005726:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8005728:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800572c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005730:	881b      	ldrh	r3, [r3, #0]
 8005732:	2b05      	cmp	r3, #5
 8005734:	f240 85a5 	bls.w	8006282 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8005738:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800573c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8005748:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800574c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	785b      	ldrb	r3, [r3, #1]
 8005754:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005758:	4bcb      	ldr	r3, [pc, #812]	@ (8005a88 <modbus_slave_handle_frame+0x37c>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005760:	429a      	cmp	r2, r3
 8005762:	f040 8590 	bne.w	8006286 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8005766:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800576a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800576e:	881b      	ldrh	r3, [r3, #0]
 8005770:	3b01      	subs	r3, #1
 8005772:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005776:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800577a:	6812      	ldr	r2, [r2, #0]
 800577c:	4413      	add	r3, r2
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	b21b      	sxth	r3, r3
 8005782:	021b      	lsls	r3, r3, #8
 8005784:	b21a      	sxth	r2, r3
 8005786:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800578a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	3b02      	subs	r3, #2
 8005792:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005796:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800579a:	6809      	ldr	r1, [r1, #0]
 800579c:	440b      	add	r3, r1
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	b21b      	sxth	r3, r3
 80057a2:	4313      	orrs	r3, r2
 80057a4:	b21b      	sxth	r3, r3
 80057a6:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80057aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057ae:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	3b02      	subs	r3, #2
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057c0:	4611      	mov	r1, r2
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	f000 fd74 	bl	80062b0 <modbus_crc16>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80057ce:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80057d2:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80057d6:	429a      	cmp	r2, r3
 80057d8:	f040 8557 	bne.w	800628a <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80057dc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80057e0:	3b01      	subs	r3, #1
 80057e2:	2b0f      	cmp	r3, #15
 80057e4:	f200 853f 	bhi.w	8006266 <modbus_slave_handle_frame+0xb5a>
 80057e8:	a201      	add	r2, pc, #4	@ (adr r2, 80057f0 <modbus_slave_handle_frame+0xe4>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005831 	.word	0x08005831
 80057f4:	080059d9 	.word	0x080059d9
 80057f8:	08005b8d 	.word	0x08005b8d
 80057fc:	08005cf7 	.word	0x08005cf7
 8005800:	08005e6d 	.word	0x08005e6d
 8005804:	08005f19 	.word	0x08005f19
 8005808:	08006267 	.word	0x08006267
 800580c:	08006267 	.word	0x08006267
 8005810:	08006267 	.word	0x08006267
 8005814:	08006267 	.word	0x08006267
 8005818:	08006267 	.word	0x08006267
 800581c:	08006267 	.word	0x08006267
 8005820:	08006267 	.word	0x08006267
 8005824:	08006267 	.word	0x08006267
 8005828:	08005fb1 	.word	0x08005fb1
 800582c:	08006125 	.word	0x08006125
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005830:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005834:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3302      	adds	r3, #2
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	b21b      	sxth	r3, r3
 8005840:	021b      	lsls	r3, r3, #8
 8005842:	b21a      	sxth	r2, r3
 8005844:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005848:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3303      	adds	r3, #3
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	b21b      	sxth	r3, r3
 8005854:	4313      	orrs	r3, r2
 8005856:	b21b      	sxth	r3, r3
 8005858:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800585c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005860:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3304      	adds	r3, #4
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	b21b      	sxth	r3, r3
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	b21a      	sxth	r2, r3
 8005870:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005874:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3305      	adds	r3, #5
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	b21b      	sxth	r3, r3
 8005880:	4313      	orrs	r3, r2
 8005882:	b21b      	sxth	r3, r3
 8005884:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005888:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <modbus_slave_handle_frame+0x18c>
 8005890:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005894:	2b20      	cmp	r3, #32
 8005896:	d909      	bls.n	80058ac <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005898:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800589c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80058a0:	2203      	movs	r2, #3
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fd6c 	bl	8006380 <modbus_send_exception>
				return;
 80058a8:	f000 bcf0 	b.w	800628c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80058ac:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80058b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80058b4:	4413      	add	r3, r2
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80058be:	4b73      	ldr	r3, [pc, #460]	@ (8005a8c <modbus_slave_handle_frame+0x380>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d309      	bcc.n	80058de <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80058ca:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80058ce:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80058d2:	2202      	movs	r2, #2
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 fd53 	bl	8006380 <modbus_send_exception>
				return;
 80058da:	f000 bcd7 	b.w	800628c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80058de:	4b6a      	ldr	r3, [pc, #424]	@ (8005a88 <modbus_slave_handle_frame+0x37c>)
 80058e0:	781a      	ldrb	r2, [r3, #0]
 80058e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80058ea:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80058ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80058f4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80058f8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80058fa:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80058fe:	3307      	adds	r3, #7
 8005900:	2b00      	cmp	r3, #0
 8005902:	da00      	bge.n	8005906 <modbus_slave_handle_frame+0x1fa>
 8005904:	3307      	adds	r3, #7
 8005906:	10db      	asrs	r3, r3, #3
 8005908:	b2da      	uxtb	r2, r3
 800590a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800590e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005912:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005914:	2303      	movs	r3, #3
 8005916:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800591a:	2300      	movs	r3, #0
 800591c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005920:	2300      	movs	r3, #0
 8005922:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8005926:	2300      	movs	r3, #0
 8005928:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800592c:	e044      	b.n	80059b8 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800592e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005932:	4618      	mov	r0, r3
 8005934:	f7fd f924 	bl	8002b80 <io_coil_read>
 8005938:	4603      	mov	r3, r0
 800593a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800593e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8005942:	2b01      	cmp	r3, #1
 8005944:	d10b      	bne.n	800595e <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005946:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800594a:	2201      	movs	r2, #1
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	b25a      	sxtb	r2, r3
 8005952:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005956:	4313      	orrs	r3, r2
 8005958:	b25b      	sxtb	r3, r3
 800595a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800595e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005962:	3301      	adds	r3, #1
 8005964:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005968:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800596c:	2b08      	cmp	r3, #8
 800596e:	d006      	beq.n	800597e <modbus_slave_handle_frame+0x272>
 8005970:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005974:	3b01      	subs	r3, #1
 8005976:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800597a:	429a      	cmp	r2, r3
 800597c:	d112      	bne.n	80059a4 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800597e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005988:	4619      	mov	r1, r3
 800598a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800598e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005992:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005996:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005998:	2300      	movs	r3, #0
 800599a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800599e:	2300      	movs	r3, #0
 80059a0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80059a4:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80059a8:	3301      	adds	r3, #1
 80059aa:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80059ae:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80059b2:	3301      	adds	r3, #1
 80059b4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80059b8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80059bc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80059c0:	429a      	cmp	r2, r3
 80059c2:	dbb4      	blt.n	800592e <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80059c4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80059c8:	f107 030c 	add.w	r3, r7, #12
 80059cc:	4611      	mov	r1, r2
 80059ce:	4618      	mov	r0, r3
 80059d0:	f000 fcac 	bl	800632c <modbus_send_response>
 80059d4:	f000 bc5a 	b.w	800628c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80059d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3302      	adds	r3, #2
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	b21b      	sxth	r3, r3
 80059e8:	021b      	lsls	r3, r3, #8
 80059ea:	b21a      	sxth	r2, r3
 80059ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	3303      	adds	r3, #3
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	b21b      	sxth	r3, r3
 80059fc:	4313      	orrs	r3, r2
 80059fe:	b21b      	sxth	r3, r3
 8005a00:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8005a04:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a08:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3304      	adds	r3, #4
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	b21b      	sxth	r3, r3
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	b21a      	sxth	r2, r3
 8005a18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3305      	adds	r3, #5
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	b21b      	sxth	r3, r3
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	b21b      	sxth	r3, r3
 8005a2c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005a30:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <modbus_slave_handle_frame+0x334>
 8005a38:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d909      	bls.n	8005a54 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a40:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a44:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a48:	2203      	movs	r2, #3
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 fc98 	bl	8006380 <modbus_send_exception>
				return;
 8005a50:	f000 bc1c 	b.w	800628c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005a54:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005a58:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005a5c:	4413      	add	r3, r2
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005a66:	4b0a      	ldr	r3, [pc, #40]	@ (8005a90 <modbus_slave_handle_frame+0x384>)
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d310      	bcc.n	8005a94 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005a72:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a76:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 fc7f 	bl	8006380 <modbus_send_exception>
				return;
 8005a82:	f000 bc03 	b.w	800628c <modbus_slave_handle_frame+0xb80>
 8005a86:	bf00      	nop
 8005a88:	200013bc 	.word	0x200013bc
 8005a8c:	20000c28 	.word	0x20000c28
 8005a90:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005a94:	4bc3      	ldr	r3, [pc, #780]	@ (8005da4 <modbus_slave_handle_frame+0x698>)
 8005a96:	781a      	ldrb	r2, [r3, #0]
 8005a98:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a9c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005aa0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005aa2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005aa6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005aaa:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005aae:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005ab0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005ab4:	3307      	adds	r3, #7
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	da00      	bge.n	8005abc <modbus_slave_handle_frame+0x3b0>
 8005aba:	3307      	adds	r3, #7
 8005abc:	10db      	asrs	r3, r3, #3
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ac4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ac8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005aca:	2303      	movs	r3, #3
 8005acc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005adc:	2300      	movs	r3, #0
 8005ade:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005ae2:	e044      	b.n	8005b6e <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005ae4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fd f909 	bl	8002d00 <io_discrete_in_read>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005af4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d10b      	bne.n	8005b14 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005afc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005b00:	2201      	movs	r2, #1
 8005b02:	fa02 f303 	lsl.w	r3, r2, r3
 8005b06:	b25a      	sxtb	r2, r3
 8005b08:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	b25b      	sxtb	r3, r3
 8005b10:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8005b14:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005b18:	3301      	adds	r3, #1
 8005b1a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005b1e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005b22:	2b08      	cmp	r3, #8
 8005b24:	d006      	beq.n	8005b34 <modbus_slave_handle_frame+0x428>
 8005b26:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d112      	bne.n	8005b5a <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005b34:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005b3e:	4619      	mov	r1, r3
 8005b40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b44:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b48:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005b4c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005b54:	2300      	movs	r3, #0
 8005b56:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005b5a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005b5e:	3301      	adds	r3, #1
 8005b60:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005b64:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005b68:	3301      	adds	r3, #1
 8005b6a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005b6e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005b72:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005b76:	429a      	cmp	r2, r3
 8005b78:	dbb4      	blt.n	8005ae4 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005b7a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005b7e:	f107 030c 	add.w	r3, r7, #12
 8005b82:	4611      	mov	r1, r2
 8005b84:	4618      	mov	r0, r3
 8005b86:	f000 fbd1 	bl	800632c <modbus_send_response>
 8005b8a:	e37f      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005b8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	3302      	adds	r3, #2
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	b21b      	sxth	r3, r3
 8005b9c:	021b      	lsls	r3, r3, #8
 8005b9e:	b21a      	sxth	r2, r3
 8005ba0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ba4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	3303      	adds	r3, #3
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	b21b      	sxth	r3, r3
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	b21b      	sxth	r3, r3
 8005bb4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005bb8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bbc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3304      	adds	r3, #4
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	b21b      	sxth	r3, r3
 8005bc8:	021b      	lsls	r3, r3, #8
 8005bca:	b21a      	sxth	r2, r3
 8005bcc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bd0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3305      	adds	r3, #5
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	b21b      	sxth	r3, r3
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	b21b      	sxth	r3, r3
 8005be0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005be4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <modbus_slave_handle_frame+0x4ec>
 8005bec:	4b6e      	ldr	r3, [pc, #440]	@ (8005da8 <modbus_slave_handle_frame+0x69c>)
 8005bee:	881b      	ldrh	r3, [r3, #0]
 8005bf0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d908      	bls.n	8005c0a <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005bf8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005bfc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c00:	2203      	movs	r2, #3
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fbbc 	bl	8006380 <modbus_send_exception>
				return;
 8005c08:	e340      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005c0a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005c0e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005c12:	4413      	add	r3, r2
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005c1c:	4b62      	ldr	r3, [pc, #392]	@ (8005da8 <modbus_slave_handle_frame+0x69c>)
 8005c1e:	881b      	ldrh	r3, [r3, #0]
 8005c20:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d308      	bcc.n	8005c3a <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005c28:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c2c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c30:	2202      	movs	r2, #2
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fba4 	bl	8006380 <modbus_send_exception>
				return;
 8005c38:	e328      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005c3a:	4b5a      	ldr	r3, [pc, #360]	@ (8005da4 <modbus_slave_handle_frame+0x698>)
 8005c3c:	781a      	ldrb	r2, [r3, #0]
 8005c3e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c42:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c46:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005c48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c4c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c50:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005c54:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005c56:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c64:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c68:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005c70:	2300      	movs	r3, #0
 8005c72:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005c76:	e02f      	b.n	8005cd8 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005c78:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7fd fa87 	bl	8003190 <io_holding_reg_read>
 8005c82:	4603      	mov	r3, r0
 8005c84:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005c88:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005c8c:	0a1b      	lsrs	r3, r3, #8
 8005c8e:	b299      	uxth	r1, r3
 8005c90:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005c94:	1c5a      	adds	r2, r3, #1
 8005c96:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	b2c9      	uxtb	r1, r1
 8005c9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ca2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ca6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005ca8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005cb8:	b2d9      	uxtb	r1, r3
 8005cba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cbe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005cc2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005cc4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005cc8:	3301      	adds	r3, #1
 8005cca:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005cce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005cd8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005cdc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	dbc9      	blt.n	8005c78 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005ce4:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005ce8:	f107 030c 	add.w	r3, r7, #12
 8005cec:	4611      	mov	r1, r2
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fb1c 	bl	800632c <modbus_send_response>
 8005cf4:	e2ca      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005cf6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cfa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3302      	adds	r3, #2
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b21b      	sxth	r3, r3
 8005d06:	021b      	lsls	r3, r3, #8
 8005d08:	b21a      	sxth	r2, r3
 8005d0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d0e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3303      	adds	r3, #3
 8005d16:	781b      	ldrb	r3, [r3, #0]
 8005d18:	b21b      	sxth	r3, r3
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	b21b      	sxth	r3, r3
 8005d1e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005d22:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d26:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3304      	adds	r3, #4
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	b21b      	sxth	r3, r3
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	b21a      	sxth	r2, r3
 8005d36:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d3a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	3305      	adds	r3, #5
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	b21b      	sxth	r3, r3
 8005d46:	4313      	orrs	r3, r2
 8005d48:	b21b      	sxth	r3, r3
 8005d4a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005d4e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d005      	beq.n	8005d62 <modbus_slave_handle_frame+0x656>
 8005d56:	4b15      	ldr	r3, [pc, #84]	@ (8005dac <modbus_slave_handle_frame+0x6a0>)
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d908      	bls.n	8005d74 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005d62:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005d66:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005d6a:	2203      	movs	r2, #3
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 fb07 	bl	8006380 <modbus_send_exception>
				return;
 8005d72:	e28b      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005d74:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005d78:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005d7c:	4413      	add	r3, r2
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005d86:	4b09      	ldr	r3, [pc, #36]	@ (8005dac <modbus_slave_handle_frame+0x6a0>)
 8005d88:	881b      	ldrh	r3, [r3, #0]
 8005d8a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d30e      	bcc.n	8005db0 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005d92:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005d96:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 faef 	bl	8006380 <modbus_send_exception>
				return;
 8005da2:	e273      	b.n	800628c <modbus_slave_handle_frame+0xb80>
 8005da4:	200013bc 	.word	0x200013bc
 8005da8:	20000dd8 	.word	0x20000dd8
 8005dac:	20000f5c 	.word	0x20000f5c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005db0:	4bb2      	ldr	r3, [pc, #712]	@ (800607c <modbus_slave_handle_frame+0x970>)
 8005db2:	781a      	ldrb	r2, [r3, #0]
 8005db4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005db8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005dbc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005dbe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005dc2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005dc6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005dca:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005dcc:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005dda:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005dde:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005de0:	2303      	movs	r3, #3
 8005de2:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005de6:	2300      	movs	r3, #0
 8005de8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005dec:	e02f      	b.n	8005e4e <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005dee:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7fd fcda 	bl	80037ac <io_input_reg_read>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005dfe:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005e02:	0a1b      	lsrs	r3, r3, #8
 8005e04:	b299      	uxth	r1, r3
 8005e06:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005e10:	461a      	mov	r2, r3
 8005e12:	b2c9      	uxtb	r1, r1
 8005e14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e18:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e1c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005e1e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005e28:	461a      	mov	r2, r3
 8005e2a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005e2e:	b2d9      	uxtb	r1, r3
 8005e30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e34:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005e38:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005e3a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005e3e:	3301      	adds	r3, #1
 8005e40:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8005e44:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005e48:	3301      	adds	r3, #1
 8005e4a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005e4e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005e52:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005e56:	429a      	cmp	r2, r3
 8005e58:	dbc9      	blt.n	8005dee <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8005e5a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005e5e:	f107 030c 	add.w	r3, r7, #12
 8005e62:	4611      	mov	r1, r2
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 fa61 	bl	800632c <modbus_send_response>
 8005e6a:	e20f      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005e6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3302      	adds	r3, #2
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	b21b      	sxth	r3, r3
 8005e7c:	021b      	lsls	r3, r3, #8
 8005e7e:	b21a      	sxth	r2, r3
 8005e80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3303      	adds	r3, #3
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	b21b      	sxth	r3, r3
 8005e90:	4313      	orrs	r3, r2
 8005e92:	b21b      	sxth	r3, r3
 8005e94:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005e98:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e9c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	b21b      	sxth	r3, r3
 8005ea8:	021b      	lsls	r3, r3, #8
 8005eaa:	b21a      	sxth	r2, r3
 8005eac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005eb0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	3305      	adds	r3, #5
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	b21b      	sxth	r3, r3
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	b21b      	sxth	r3, r3
 8005ec0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005ec4:	4b6e      	ldr	r3, [pc, #440]	@ (8006080 <modbus_slave_handle_frame+0x974>)
 8005ec6:	881b      	ldrh	r3, [r3, #0]
 8005ec8:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d308      	bcc.n	8005ee2 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ed0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ed4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ed8:	2202      	movs	r2, #2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fa50 	bl	8006380 <modbus_send_exception>
				return;
 8005ee0:	e1d4      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8005ee2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005ee6:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8005eea:	bf0c      	ite	eq
 8005eec:	2301      	moveq	r3, #1
 8005eee:	2300      	movne	r3, #0
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8005ef6:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8005efa:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8005efe:	4611      	mov	r1, r2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fc fe5d 	bl	8002bc0 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8005f06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f0a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f0e:	2106      	movs	r1, #6
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	f000 fa0b 	bl	800632c <modbus_send_response>
			break;
 8005f16:	e1b9      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005f18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3302      	adds	r3, #2
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	b21b      	sxth	r3, r3
 8005f28:	021b      	lsls	r3, r3, #8
 8005f2a:	b21a      	sxth	r2, r3
 8005f2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	3303      	adds	r3, #3
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	b21b      	sxth	r3, r3
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	b21b      	sxth	r3, r3
 8005f40:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005f44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	b21b      	sxth	r3, r3
 8005f54:	021b      	lsls	r3, r3, #8
 8005f56:	b21a      	sxth	r2, r3
 8005f58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	3305      	adds	r3, #5
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	b21b      	sxth	r3, r3
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	b21b      	sxth	r3, r3
 8005f6c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005f70:	4b44      	ldr	r3, [pc, #272]	@ (8006084 <modbus_slave_handle_frame+0x978>)
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d308      	bcc.n	8005f8e <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005f7c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f84:	2202      	movs	r2, #2
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 f9fa 	bl	8006380 <modbus_send_exception>
				return;
 8005f8c:	e17e      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005f8e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005f92:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005f96:	4611      	mov	r1, r2
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fd f919 	bl	80031d0 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005f9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fa2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fa6:	2106      	movs	r1, #6
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	f000 f9bf 	bl	800632c <modbus_send_response>
			break;
 8005fae:	e16d      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005fb0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fb4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3302      	adds	r3, #2
 8005fbc:	781b      	ldrb	r3, [r3, #0]
 8005fbe:	b21b      	sxth	r3, r3
 8005fc0:	021b      	lsls	r3, r3, #8
 8005fc2:	b21a      	sxth	r2, r3
 8005fc4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fc8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3303      	adds	r3, #3
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	b21b      	sxth	r3, r3
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	b21b      	sxth	r3, r3
 8005fd8:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005fdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fe0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	b21b      	sxth	r3, r3
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	b21a      	sxth	r2, r3
 8005ff0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ff4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3305      	adds	r3, #5
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	b21b      	sxth	r3, r3
 8006000:	4313      	orrs	r3, r2
 8006002:	b21b      	sxth	r3, r3
 8006004:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8006008:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800600c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	799b      	ldrb	r3, [r3, #6]
 8006014:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8006018:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800601c:	3307      	adds	r3, #7
 800601e:	2b00      	cmp	r3, #0
 8006020:	da00      	bge.n	8006024 <modbus_slave_handle_frame+0x918>
 8006022:	3307      	adds	r3, #7
 8006024:	10db      	asrs	r3, r3, #3
 8006026:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 800602a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800602e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8006032:	4413      	add	r3, r2
 8006034:	4a12      	ldr	r2, [pc, #72]	@ (8006080 <modbus_slave_handle_frame+0x974>)
 8006036:	8812      	ldrh	r2, [r2, #0]
 8006038:	4293      	cmp	r3, r2
 800603a:	dd08      	ble.n	800604e <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800603c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006040:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006044:	2202      	movs	r2, #2
 8006046:	4618      	mov	r0, r3
 8006048:	f000 f99a 	bl	8006380 <modbus_send_exception>
				return;
 800604c:	e11e      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800604e:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8006052:	b29b      	uxth	r3, r3
 8006054:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8006058:	429a      	cmp	r2, r3
 800605a:	d008      	beq.n	800606e <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800605c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006060:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006064:	2203      	movs	r2, #3
 8006066:	4618      	mov	r0, r3
 8006068:	f000 f98a 	bl	8006380 <modbus_send_exception>
				return;
 800606c:	e10e      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800606e:	2307      	movs	r3, #7
 8006070:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8006074:	2300      	movs	r3, #0
 8006076:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800607a:	e044      	b.n	8006106 <modbus_slave_handle_frame+0x9fa>
 800607c:	200013bc 	.word	0x200013bc
 8006080:	20000c28 	.word	0x20000c28
 8006084:	20000dd8 	.word	0x20000dd8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8006088:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800608c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006090:	4413      	add	r3, r2
 8006092:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8006096:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800609a:	08db      	lsrs	r3, r3, #3
 800609c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80060a0:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80060a4:	f003 0307 	and.w	r3, r3, #7
 80060a8:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80060ac:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80060b0:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80060b4:	4413      	add	r3, r2
 80060b6:	461a      	mov	r2, r3
 80060b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80060bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4413      	add	r3, r2
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	461a      	mov	r2, r3
 80060c8:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80060cc:	fa42 f303 	asr.w	r3, r2, r3
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80060da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80060de:	2b00      	cmp	r3, #0
 80060e0:	bf14      	ite	ne
 80060e2:	2301      	movne	r3, #1
 80060e4:	2300      	moveq	r3, #0
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80060ec:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80060f0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80060f4:	4611      	mov	r1, r2
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fc fd62 	bl	8002bc0 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80060fc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8006100:	3301      	adds	r3, #1
 8006102:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8006106:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 800610a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800610e:	429a      	cmp	r2, r3
 8006110:	d3ba      	bcc.n	8006088 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006112:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006116:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800611a:	2106      	movs	r1, #6
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	f000 f905 	bl	800632c <modbus_send_response>
			break;
 8006122:	e0b3      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8006124:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006128:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3302      	adds	r3, #2
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	b21b      	sxth	r3, r3
 8006134:	021b      	lsls	r3, r3, #8
 8006136:	b21a      	sxth	r2, r3
 8006138:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800613c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	3303      	adds	r3, #3
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	b21b      	sxth	r3, r3
 8006148:	4313      	orrs	r3, r2
 800614a:	b21b      	sxth	r3, r3
 800614c:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8006150:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006154:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3304      	adds	r3, #4
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	b21b      	sxth	r3, r3
 8006160:	021b      	lsls	r3, r3, #8
 8006162:	b21a      	sxth	r2, r3
 8006164:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006168:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3305      	adds	r3, #5
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	b21b      	sxth	r3, r3
 8006174:	4313      	orrs	r3, r2
 8006176:	b21b      	sxth	r3, r3
 8006178:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 800617c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006180:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	799b      	ldrb	r3, [r3, #6]
 8006188:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 800618c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8006190:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006194:	4413      	add	r3, r2
 8006196:	4a3f      	ldr	r2, [pc, #252]	@ (8006294 <modbus_slave_handle_frame+0xb88>)
 8006198:	8812      	ldrh	r2, [r2, #0]
 800619a:	4293      	cmp	r3, r2
 800619c:	dd08      	ble.n	80061b0 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800619e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80061a2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80061a6:	2202      	movs	r2, #2
 80061a8:	4618      	mov	r0, r3
 80061aa:	f000 f8e9 	bl	8006380 <modbus_send_exception>
				return;
 80061ae:	e06d      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80061b0:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80061b4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d008      	beq.n	80061d0 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80061be:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80061c2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80061c6:	2203      	movs	r2, #3
 80061c8:	4618      	mov	r0, r3
 80061ca:	f000 f8d9 	bl	8006380 <modbus_send_exception>
				return;
 80061ce:	e05d      	b.n	800628c <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80061d0:	2307      	movs	r3, #7
 80061d2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80061d6:	2300      	movs	r3, #0
 80061d8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80061dc:	e034      	b.n	8006248 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80061de:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80061e8:	4413      	add	r3, r2
 80061ea:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80061ee:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80061f2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80061f6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80061fa:	6812      	ldr	r2, [r2, #0]
 80061fc:	4413      	add	r3, r2
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	b21b      	sxth	r3, r3
 8006202:	021b      	lsls	r3, r3, #8
 8006204:	b21a      	sxth	r2, r3
 8006206:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800620a:	3301      	adds	r3, #1
 800620c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006210:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8006214:	6809      	ldr	r1, [r1, #0]
 8006216:	440b      	add	r3, r1
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	b21b      	sxth	r3, r3
 800621c:	4313      	orrs	r3, r2
 800621e:	b21b      	sxth	r3, r3
 8006220:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8006224:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8006228:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 800622c:	4611      	mov	r1, r2
 800622e:	4618      	mov	r0, r3
 8006230:	f7fc ffce 	bl	80031d0 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8006234:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8006238:	3302      	adds	r3, #2
 800623a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 800623e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006242:	3301      	adds	r3, #1
 8006244:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006248:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800624c:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8006250:	429a      	cmp	r2, r3
 8006252:	dbc4      	blt.n	80061de <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006254:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006258:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800625c:	2106      	movs	r1, #6
 800625e:	6818      	ldr	r0, [r3, #0]
 8006260:	f000 f864 	bl	800632c <modbus_send_response>
			break;
 8006264:	e012      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8006266:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800626a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800626e:	881a      	ldrh	r2, [r3, #0]
 8006270:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006274:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006278:	4611      	mov	r1, r2
 800627a:	6818      	ldr	r0, [r3, #0]
 800627c:	f000 f8b4 	bl	80063e8 <modbus_vendor_handle_frame>
			break;
 8006280:	e004      	b.n	800628c <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8006282:	bf00      	nop
 8006284:	e002      	b.n	800628c <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8006286:	bf00      	nop
 8006288:	e000      	b.n	800628c <modbus_slave_handle_frame+0xb80>
		return;
 800628a:	bf00      	nop
		}
	}
}
 800628c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	20000dd8 	.word	0x20000dd8

08006298 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8006298:	b480      	push	{r7}
 800629a:	af00      	add	r7, sp, #0
	return slave_address;
 800629c:	4b03      	ldr	r3, [pc, #12]	@ (80062ac <modbusGetSlaveAddress+0x14>)
 800629e:	781b      	ldrb	r3, [r3, #0]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	200013bc 	.word	0x200013bc

080062b0 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	460b      	mov	r3, r1
 80062ba:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80062bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80062c0:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80062c2:	2300      	movs	r3, #0
 80062c4:	81bb      	strh	r3, [r7, #12]
 80062c6:	e026      	b.n	8006316 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80062c8:	89bb      	ldrh	r3, [r7, #12]
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	4413      	add	r3, r2
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	461a      	mov	r2, r3
 80062d2:	89fb      	ldrh	r3, [r7, #14]
 80062d4:	4053      	eors	r3, r2
 80062d6:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80062d8:	2300      	movs	r3, #0
 80062da:	72fb      	strb	r3, [r7, #11]
 80062dc:	e015      	b.n	800630a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80062de:	89fb      	ldrh	r3, [r7, #14]
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80062e8:	89fb      	ldrh	r3, [r7, #14]
 80062ea:	085b      	lsrs	r3, r3, #1
 80062ec:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80062ee:	89fb      	ldrh	r3, [r7, #14]
 80062f0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80062f4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80062f8:	43db      	mvns	r3, r3
 80062fa:	81fb      	strh	r3, [r7, #14]
 80062fc:	e002      	b.n	8006304 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80062fe:	89fb      	ldrh	r3, [r7, #14]
 8006300:	085b      	lsrs	r3, r3, #1
 8006302:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8006304:	7afb      	ldrb	r3, [r7, #11]
 8006306:	3301      	adds	r3, #1
 8006308:	72fb      	strb	r3, [r7, #11]
 800630a:	7afb      	ldrb	r3, [r7, #11]
 800630c:	2b07      	cmp	r3, #7
 800630e:	d9e6      	bls.n	80062de <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8006310:	89bb      	ldrh	r3, [r7, #12]
 8006312:	3301      	adds	r3, #1
 8006314:	81bb      	strh	r3, [r7, #12]
 8006316:	89ba      	ldrh	r2, [r7, #12]
 8006318:	887b      	ldrh	r3, [r7, #2]
 800631a:	429a      	cmp	r2, r3
 800631c:	d3d4      	bcc.n	80062c8 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800631e:	89fb      	ldrh	r3, [r7, #14]
}
 8006320:	4618      	mov	r0, r3
 8006322:	3714      	adds	r7, #20
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	460b      	mov	r3, r1
 8006336:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8006338:	887b      	ldrh	r3, [r7, #2]
 800633a:	4619      	mov	r1, r3
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff ffb7 	bl	80062b0 <modbus_crc16>
 8006342:	4603      	mov	r3, r0
 8006344:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8006346:	887b      	ldrh	r3, [r7, #2]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	807a      	strh	r2, [r7, #2]
 800634c:	461a      	mov	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4413      	add	r3, r2
 8006352:	89fa      	ldrh	r2, [r7, #14]
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8006358:	89fb      	ldrh	r3, [r7, #14]
 800635a:	0a1b      	lsrs	r3, r3, #8
 800635c:	b29a      	uxth	r2, r3
 800635e:	887b      	ldrh	r3, [r7, #2]
 8006360:	1c59      	adds	r1, r3, #1
 8006362:	8079      	strh	r1, [r7, #2]
 8006364:	4619      	mov	r1, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	440b      	add	r3, r1
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800636e:	887b      	ldrh	r3, [r7, #2]
 8006370:	4619      	mov	r1, r3
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f001 fa02 	bl	800777c <RS485_Transmit>
}
 8006378:	bf00      	nop
 800637a:	3710      	adds	r7, #16
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	4603      	mov	r3, r0
 8006388:	71fb      	strb	r3, [r7, #7]
 800638a:	460b      	mov	r3, r1
 800638c:	71bb      	strb	r3, [r7, #6]
 800638e:	4613      	mov	r3, r2
 8006390:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8006396:	79bb      	ldrb	r3, [r7, #6]
 8006398:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800639c:	b2db      	uxtb	r3, r3
 800639e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80063a0:	797b      	ldrb	r3, [r7, #5]
 80063a2:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80063a4:	f107 0308 	add.w	r3, r7, #8
 80063a8:	2103      	movs	r1, #3
 80063aa:	4618      	mov	r0, r3
 80063ac:	f7ff ff80 	bl	80062b0 <modbus_crc16>
 80063b0:	4603      	mov	r3, r0
 80063b2:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 80063b4:	89fb      	ldrh	r3, [r7, #14]
 80063b6:	b2db      	uxtb	r3, r3
 80063b8:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80063ba:	89fb      	ldrh	r3, [r7, #14]
 80063bc:	0a1b      	lsrs	r3, r3, #8
 80063be:	b29b      	uxth	r3, r3
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80063c4:	f107 0308 	add.w	r3, r7, #8
 80063c8:	2105      	movs	r1, #5
 80063ca:	4618      	mov	r0, r3
 80063cc:	f001 f9d6 	bl	800777c <RS485_Transmit>
}
 80063d0:	bf00      	nop
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <get_ms>:



uint32_t get_ms(void) {
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80063dc:	f002 fad6 	bl	800898c <HAL_GetTick>
 80063e0:	4603      	mov	r3, r0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b0f8      	sub	sp, #480	@ 0x1e0
 80063ec:	af02      	add	r7, sp, #8
 80063ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063f2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063f6:	6018      	str	r0, [r3, #0]
 80063f8:	460a      	mov	r2, r1
 80063fa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063fe:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006402:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8006404:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006408:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	785b      	ldrb	r3, [r3, #1]
 8006410:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 8006414:	f7ff ff40 	bl	8006298 <modbusGetSlaveAddress>
 8006418:	4603      	mov	r3, r0
 800641a:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 800641e:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 8006422:	3b65      	subs	r3, #101	@ 0x65
 8006424:	2b0e      	cmp	r3, #14
 8006426:	f201 812a 	bhi.w	800767e <modbus_vendor_handle_frame+0x1296>
 800642a:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <modbus_vendor_handle_frame+0x48>)
 800642c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006430:	0800646d 	.word	0x0800646d
 8006434:	080067f7 	.word	0x080067f7
 8006438:	08006865 	.word	0x08006865
 800643c:	08006ab7 	.word	0x08006ab7
 8006440:	08006b77 	.word	0x08006b77
 8006444:	08006c45 	.word	0x08006c45
 8006448:	08006dcf 	.word	0x08006dcf
 800644c:	08006f0b 	.word	0x08006f0b
 8006450:	0800700d 	.word	0x0800700d
 8006454:	080070b9 	.word	0x080070b9
 8006458:	080071b1 	.word	0x080071b1
 800645c:	080072b3 	.word	0x080072b3
 8006460:	080073b5 	.word	0x080073b5
 8006464:	080074d3 	.word	0x080074d3
 8006468:	080075d5 	.word	0x080075d5
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 800646c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006470:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006474:	881b      	ldrh	r3, [r3, #0]
 8006476:	2b16      	cmp	r3, #22
 8006478:	d009      	beq.n	800648e <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800647a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800647e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006482:	2203      	movs	r2, #3
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff ff7b 	bl	8006380 <modbus_send_exception>
				return;
 800648a:	f001 b901 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800648e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006492:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	789b      	ldrb	r3, [r3, #2]
 800649a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800649e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80064a2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	3303      	adds	r3, #3
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	b21b      	sxth	r3, r3
 80064ae:	021b      	lsls	r3, r3, #8
 80064b0:	b21a      	sxth	r2, r3
 80064b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80064b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3304      	adds	r3, #4
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	b21b      	sxth	r3, r3
 80064c2:	4313      	orrs	r3, r2
 80064c4:	b21b      	sxth	r3, r3
 80064c6:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 80064ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80064ce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	795b      	ldrb	r3, [r3, #5]
 80064d6:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80064da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80064de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3306      	adds	r3, #6
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	b21b      	sxth	r3, r3
 80064ea:	021b      	lsls	r3, r3, #8
 80064ec:	b21a      	sxth	r2, r3
 80064ee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80064f2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3307      	adds	r3, #7
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	b21b      	sxth	r3, r3
 80064fe:	4313      	orrs	r3, r2
 8006500:	b21b      	sxth	r3, r3
 8006502:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8006506:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800650a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	7a1b      	ldrb	r3, [r3, #8]
 8006512:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8006516:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800651a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	3309      	adds	r3, #9
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	b21b      	sxth	r3, r3
 8006526:	021b      	lsls	r3, r3, #8
 8006528:	b21a      	sxth	r2, r3
 800652a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800652e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	330a      	adds	r3, #10
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	b21b      	sxth	r3, r3
 800653a:	4313      	orrs	r3, r2
 800653c:	b21b      	sxth	r3, r3
 800653e:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 8006542:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006546:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	7adb      	ldrb	r3, [r3, #11]
 800654e:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8006552:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006556:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	330c      	adds	r3, #12
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b21b      	sxth	r3, r3
 8006562:	021b      	lsls	r3, r3, #8
 8006564:	b21a      	sxth	r2, r3
 8006566:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800656a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	330d      	adds	r3, #13
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	b21b      	sxth	r3, r3
 8006576:	4313      	orrs	r3, r2
 8006578:	b21b      	sxth	r3, r3
 800657a:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 800657e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006582:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	7b9b      	ldrb	r3, [r3, #14]
 800658a:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 800658e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006592:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	7bdb      	ldrb	r3, [r3, #15]
 800659a:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800659e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065a2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3310      	adds	r3, #16
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	b21b      	sxth	r3, r3
 80065ae:	021b      	lsls	r3, r3, #8
 80065b0:	b21a      	sxth	r2, r3
 80065b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3311      	adds	r3, #17
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	b21b      	sxth	r3, r3
 80065c2:	4313      	orrs	r3, r2
 80065c4:	b21b      	sxth	r3, r3
 80065c6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80065ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065ce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	3312      	adds	r3, #18
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	b21b      	sxth	r3, r3
 80065da:	021b      	lsls	r3, r3, #8
 80065dc:	b21a      	sxth	r2, r3
 80065de:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80065e2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3313      	adds	r3, #19
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	b21b      	sxth	r3, r3
 80065ee:	4313      	orrs	r3, r2
 80065f0:	b21b      	sxth	r3, r3
 80065f2:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80065f6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00b      	beq.n	8006616 <modbus_vendor_handle_frame+0x22e>
 80065fe:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006602:	2b06      	cmp	r3, #6
 8006604:	d807      	bhi.n	8006616 <modbus_vendor_handle_frame+0x22e>
 8006606:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <modbus_vendor_handle_frame+0x22e>
 800660e:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006612:	2b06      	cmp	r3, #6
 8006614:	d909      	bls.n	800662a <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006616:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800661a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800661e:	2203      	movs	r2, #3
 8006620:	4618      	mov	r0, r3
 8006622:	f7ff fead 	bl	8006380 <modbus_send_exception>
				return;
 8006626:	f001 b833 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 800662a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800662e:	2b01      	cmp	r3, #1
 8006630:	d011      	beq.n	8006656 <modbus_vendor_handle_frame+0x26e>
 8006632:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <modbus_vendor_handle_frame+0x25a>
 800663a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800663e:	2b06      	cmp	r3, #6
 8006640:	d909      	bls.n	8006656 <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006642:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006646:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800664a:	2203      	movs	r2, #3
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff fe97 	bl	8006380 <modbus_send_exception>
				return;
 8006652:	f001 b81d 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006656:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800665a:	2b00      	cmp	r3, #0
 800665c:	d003      	beq.n	8006666 <modbus_vendor_handle_frame+0x27e>
 800665e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006662:	2b06      	cmp	r3, #6
 8006664:	d909      	bls.n	800667a <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006666:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800666a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800666e:	2203      	movs	r2, #3
 8006670:	4618      	mov	r0, r3
 8006672:	f7ff fe85 	bl	8006380 <modbus_send_exception>
				return;
 8006676:	f001 b80b 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800667a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800667e:	2b01      	cmp	r3, #1
 8006680:	d011      	beq.n	80066a6 <modbus_vendor_handle_frame+0x2be>
 8006682:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <modbus_vendor_handle_frame+0x2aa>
 800668a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800668e:	2b06      	cmp	r3, #6
 8006690:	d909      	bls.n	80066a6 <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006692:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006696:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800669a:	2203      	movs	r2, #3
 800669c:	4618      	mov	r0, r3
 800669e:	f7ff fe6f 	bl	8006380 <modbus_send_exception>
				return;
 80066a2:	f000 bff5 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 80066a6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d003      	beq.n	80066b6 <modbus_vendor_handle_frame+0x2ce>
 80066ae:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d909      	bls.n	80066ca <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80066b6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80066ba:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80066be:	2203      	movs	r2, #3
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7ff fe5d 	bl	8006380 <modbus_send_exception>
				return;
 80066c6:	f000 bfe3 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80066ca:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80066ce:	3b01      	subs	r3, #1
 80066d0:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 80066d4:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80066d8:	3b01      	subs	r3, #1
 80066da:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 80066de:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80066e2:	3b01      	subs	r3, #1
 80066e4:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 80066e8:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80066ec:	3b01      	subs	r3, #1
 80066ee:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 80066f2:	2300      	movs	r3, #0
 80066f4:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 80066f8:	2300      	movs	r3, #0
 80066fa:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 80066fe:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006702:	2b01      	cmp	r3, #1
 8006704:	d009      	beq.n	800671a <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 8006706:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800670a:	3b01      	subs	r3, #1
 800670c:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 8006710:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006714:	3b01      	subs	r3, #1
 8006716:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 800671a:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 800671e:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8006722:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8006726:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 800672a:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800672e:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8006732:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8006736:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 800673a:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 800673e:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8006742:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8006746:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 800674a:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 800674e:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8006752:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8006756:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 800675a:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 800675e:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 8006762:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006766:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 800676a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800676e:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 8006772:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006776:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 800677a:	2301      	movs	r3, #1
 800677c:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 8006780:	466b      	mov	r3, sp
 8006782:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006786:	e892 0003 	ldmia.w	r2, {r0, r1}
 800678a:	6018      	str	r0, [r3, #0]
 800678c:	3304      	adds	r3, #4
 800678e:	8019      	strh	r1, [r3, #0]
 8006790:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006794:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006796:	f7fa fd39 	bl	800120c <automation_add_rule>
 800679a:	4603      	mov	r3, r0
 800679c:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 80067a0:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80067a4:	f083 0301 	eor.w	r3, r3, #1
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d002      	beq.n	80067b4 <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80067ae:	2300      	movs	r3, #0
 80067b0:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80067b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067b8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067bc:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80067c0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80067c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067c6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067ca:	2265      	movs	r2, #101	@ 0x65
 80067cc:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80067ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80067d2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80067d6:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 80067da:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80067dc:	2303      	movs	r3, #3
 80067de:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80067e2:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80067e6:	f107 030c 	add.w	r3, r7, #12
 80067ea:	4611      	mov	r1, r2
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fd9d 	bl	800632c <modbus_send_response>
 80067f2:	f000 bf4d 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80067f6:	f7fa fd49 	bl	800128c <automation_get_rule_count>
 80067fa:	4603      	mov	r3, r0
 80067fc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 8006800:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006804:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006808:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800680c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800680e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006812:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006816:	2265      	movs	r2, #101	@ 0x65
 8006818:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 800681a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800681e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006822:	2202      	movs	r2, #2
 8006824:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006826:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800682a:	0a1b      	lsrs	r3, r3, #8
 800682c:	b29b      	uxth	r3, r3
 800682e:	b2da      	uxtb	r2, r3
 8006830:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006834:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006838:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800683a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800683e:	b2da      	uxtb	r2, r3
 8006840:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006844:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006848:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800684a:	2305      	movs	r3, #5
 800684c:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006850:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006854:	f107 030c 	add.w	r3, r7, #12
 8006858:	4611      	mov	r1, r2
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff fd66 	bl	800632c <modbus_send_response>
			break;
 8006860:	f000 bf16 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006864:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006868:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800686c:	881b      	ldrh	r3, [r3, #0]
 800686e:	2b06      	cmp	r3, #6
 8006870:	d009      	beq.n	8006886 <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006872:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006876:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800687a:	2203      	movs	r2, #3
 800687c:	4618      	mov	r0, r3
 800687e:	f7ff fd7f 	bl	8006380 <modbus_send_exception>
				return;
 8006882:	f000 bf05 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006886:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800688a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3302      	adds	r3, #2
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	b21b      	sxth	r3, r3
 8006896:	021b      	lsls	r3, r3, #8
 8006898:	b21a      	sxth	r2, r3
 800689a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800689e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3303      	adds	r3, #3
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	b21b      	sxth	r3, r3
 80068aa:	4313      	orrs	r3, r2
 80068ac:	b21b      	sxth	r3, r3
 80068ae:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80068b2:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80068b6:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 80068ba:	4611      	mov	r1, r2
 80068bc:	4618      	mov	r0, r3
 80068be:	f7fa fcf1 	bl	80012a4 <automation_get_rule>
 80068c2:	4603      	mov	r3, r0
 80068c4:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 80068c8:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80068cc:	f083 0301 	eor.w	r3, r3, #1
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d009      	beq.n	80068ea <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80068d6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80068da:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80068de:	2204      	movs	r2, #4
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7ff fd4d 	bl	8006380 <modbus_send_exception>
				return;
 80068e6:	f000 bed3 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80068ea:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 80068ee:	3301      	adds	r3, #1
 80068f0:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80068f4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80068f8:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80068fc:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8006900:	3301      	adds	r3, #1
 8006902:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8006906:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 800690a:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 800690e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8006912:	3301      	adds	r3, #1
 8006914:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006918:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 800691c:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006920:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006924:	3301      	adds	r3, #1
 8006926:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800692a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800692e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8006932:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006936:	3301      	adds	r3, #1
 8006938:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 800693c:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006940:	3301      	adds	r3, #1
 8006942:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006946:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800694a:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 800694e:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006952:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006956:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800695a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800695e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006962:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006964:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006968:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800696c:	2267      	movs	r2, #103	@ 0x67
 800696e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006970:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006974:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006978:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 800697c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 800697e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	b29b      	uxth	r3, r3
 8006986:	b2da      	uxtb	r2, r3
 8006988:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800698c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006990:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8006992:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006996:	b2da      	uxtb	r2, r3
 8006998:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800699c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069a0:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80069a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069a6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069aa:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 80069ae:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80069b0:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80069b4:	0a1b      	lsrs	r3, r3, #8
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	b2da      	uxtb	r2, r3
 80069ba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069be:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069c2:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80069c4:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069d2:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80069d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069d8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069dc:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80069e0:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80069e2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80069e6:	0a1b      	lsrs	r3, r3, #8
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069f0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069f4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80069f6:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80069fa:	b2da      	uxtb	r2, r3
 80069fc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a00:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a04:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8006a06:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a0a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a0e:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8006a12:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006a14:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006a18:	0a1b      	lsrs	r3, r3, #8
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a22:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a26:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006a28:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006a2c:	b2da      	uxtb	r2, r3
 8006a2e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a32:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a36:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006a38:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a3c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a40:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006a44:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006a46:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a4e:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006a52:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006a54:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006a58:	0a1b      	lsrs	r3, r3, #8
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	b2da      	uxtb	r2, r3
 8006a5e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a62:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a66:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006a68:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a72:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a76:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006a78:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006a7c:	0a1b      	lsrs	r3, r3, #8
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a86:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a8a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006a8c:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a96:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a9a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006a9c:	2314      	movs	r3, #20
 8006a9e:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 8006aa2:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006aa6:	f107 030c 	add.w	r3, r7, #12
 8006aaa:	4611      	mov	r1, r2
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff fc3d 	bl	800632c <modbus_send_response>
 8006ab2:	f000 bded 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006ab6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006aba:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	2b06      	cmp	r3, #6
 8006ac2:	d009      	beq.n	8006ad8 <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ac4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ac8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006acc:	2203      	movs	r2, #3
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7ff fc56 	bl	8006380 <modbus_send_exception>
				return;
 8006ad4:	f000 bddc 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006ad8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006adc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b21b      	sxth	r3, r3
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	b21a      	sxth	r2, r3
 8006aec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006af0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3303      	adds	r3, #3
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	b21b      	sxth	r3, r3
 8006afc:	4313      	orrs	r3, r2
 8006afe:	b21b      	sxth	r3, r3
 8006b00:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 8006b04:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7fa fbf7 	bl	80012fc <automation_delete_rule>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006b14:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006b18:	f083 0301 	eor.w	r3, r3, #1
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d009      	beq.n	8006b36 <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006b22:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b26:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b2a:	2204      	movs	r2, #4
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7ff fc27 	bl	8006380 <modbus_send_exception>
				return;
 8006b32:	f000 bdad 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006b36:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b3a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b3e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006b42:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006b44:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b48:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b4c:	2268      	movs	r2, #104	@ 0x68
 8006b4e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006b50:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b54:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b58:	2201      	movs	r2, #1
 8006b5a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006b62:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006b66:	f107 030c 	add.w	r3, r7, #12
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff fbdd 	bl	800632c <modbus_send_response>
 8006b72:	f000 bd8d 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006b76:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b7a:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	2b06      	cmp	r3, #6
 8006b82:	d009      	beq.n	8006b98 <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b84:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b88:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b8c:	2203      	movs	r2, #3
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7ff fbf6 	bl	8006380 <modbus_send_exception>
				return;
 8006b94:	f000 bd7c 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006b98:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b9c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	3302      	adds	r3, #2
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d008      	beq.n	8006bbc <modbus_vendor_handle_frame+0x7d4>
 8006baa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3302      	adds	r3, #2
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d909      	bls.n	8006bd0 <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006bbc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006bc0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006bc4:	2203      	movs	r2, #3
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7ff fbda 	bl	8006380 <modbus_send_exception>
				return;
 8006bcc:	f000 bd60 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006bd0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bd4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	3302      	adds	r3, #2
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	3b01      	subs	r3, #1
 8006be0:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006be4:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fd f8fd 	bl	8003de8 <io_virtual_add>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006bf4:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006bf8:	f083 0301 	eor.w	r3, r3, #1
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d009      	beq.n	8006c16 <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006c02:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006c06:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006c0a:	2204      	movs	r2, #4
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff fbb7 	bl	8006380 <modbus_send_exception>
				return;
 8006c12:	f000 bd3d 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006c16:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006c1a:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006c1e:	2369      	movs	r3, #105	@ 0x69
 8006c20:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006c24:	2301      	movs	r3, #1
 8006c26:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006c30:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006c34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006c38:	4611      	mov	r1, r2
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7ff fb76 	bl	800632c <modbus_send_response>
 8006c40:	f000 bd26 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006c44:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c48:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006c4c:	881b      	ldrh	r3, [r3, #0]
 8006c4e:	2b07      	cmp	r3, #7
 8006c50:	d009      	beq.n	8006c66 <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c52:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006c56:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006c5a:	2203      	movs	r2, #3
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f7ff fb8f 	bl	8006380 <modbus_send_exception>
				return;
 8006c62:	f000 bd15 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006c66:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c6a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3302      	adds	r3, #2
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d008      	beq.n	8006c8a <modbus_vendor_handle_frame+0x8a2>
 8006c78:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c7c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3302      	adds	r3, #2
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d909      	bls.n	8006c9e <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c8a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006c8e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006c92:	2203      	movs	r2, #3
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fb73 	bl	8006380 <modbus_send_exception>
				return;
 8006c9a:	f000 bcf9 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006c9e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ca2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	3302      	adds	r3, #2
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	3b01      	subs	r3, #1
 8006cae:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006cb2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cb6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	3303      	adds	r3, #3
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	b21b      	sxth	r3, r3
 8006cc2:	021b      	lsls	r3, r3, #8
 8006cc4:	b21a      	sxth	r2, r3
 8006cc6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	b21b      	sxth	r3, r3
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	b21b      	sxth	r3, r3
 8006cda:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006cde:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 8006ce2:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006ce6:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fd f8f0 	bl	8003ed0 <io_virtual_read>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006cf6:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006cfa:	f083 0301 	eor.w	r3, r3, #1
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d009      	beq.n	8006d18 <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d04:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d08:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d0c:	2204      	movs	r2, #4
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff fb36 	bl	8006380 <modbus_send_exception>
				return;
 8006d14:	f000 bcbc 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006d18:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <modbus_vendor_handle_frame+0x93e>
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d004      	beq.n	8006d2e <modbus_vendor_handle_frame+0x946>
 8006d24:	e007      	b.n	8006d36 <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006d2c:	e003      	b.n	8006d36 <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8006d2e:	2302      	movs	r3, #2
 8006d30:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006d34:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d36:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d3a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d3e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006d42:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006d44:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d48:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d4c:	226a      	movs	r2, #106	@ 0x6a
 8006d4e:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006d50:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d54:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d58:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8006d5c:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006d5e:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d002      	beq.n	8006d6c <modbus_vendor_handle_frame+0x984>
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d00e      	beq.n	8006d88 <modbus_vendor_handle_frame+0x9a0>
 8006d6a:	e020      	b.n	8006dae <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006d6c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	bf14      	ite	ne
 8006d74:	2301      	movne	r3, #1
 8006d76:	2300      	moveq	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d80:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d84:	70da      	strb	r2, [r3, #3]
					break;
 8006d86:	e012      	b.n	8006dae <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006d88:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006d8c:	0a1b      	lsrs	r3, r3, #8
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d96:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d9a:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006d9c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006da6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006daa:	711a      	strb	r2, [r3, #4]
					break;
 8006dac:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006dae:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	3303      	adds	r3, #3
 8006db6:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8006dba:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8006dbe:	f107 030c 	add.w	r3, r7, #12
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7ff fab1 	bl	800632c <modbus_send_response>
 8006dca:	f000 bc61 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006dce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dd2:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006dd6:	881b      	ldrh	r3, [r3, #0]
 8006dd8:	2b09      	cmp	r3, #9
 8006dda:	d009      	beq.n	8006df0 <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ddc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006de0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006de4:	2203      	movs	r2, #3
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7ff faca 	bl	8006380 <modbus_send_exception>
				return;
 8006dec:	f000 bc50 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006df0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006df4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3302      	adds	r3, #2
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d008      	beq.n	8006e14 <modbus_vendor_handle_frame+0xa2c>
 8006e02:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e06:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	3302      	adds	r3, #2
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d909      	bls.n	8006e28 <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e14:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e18:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e1c:	2203      	movs	r2, #3
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7ff faae 	bl	8006380 <modbus_send_exception>
				return;
 8006e24:	f000 bc34 	b.w	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006e28:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e2c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	3302      	adds	r3, #2
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	3b01      	subs	r3, #1
 8006e38:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006e3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3303      	adds	r3, #3
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	b21b      	sxth	r3, r3
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	b21a      	sxth	r2, r3
 8006e50:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e54:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	b21b      	sxth	r3, r3
 8006e60:	4313      	orrs	r3, r2
 8006e62:	b21b      	sxth	r3, r3
 8006e64:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8006e68:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e6c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	3305      	adds	r3, #5
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	b21b      	sxth	r3, r3
 8006e78:	021b      	lsls	r3, r3, #8
 8006e7a:	b21a      	sxth	r2, r3
 8006e7c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e80:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	3306      	adds	r3, #6
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	b21b      	sxth	r3, r3
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	b21b      	sxth	r3, r3
 8006e90:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8006e94:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8006e98:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8006e9c:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fd f855 	bl	8003f50 <io_virtual_write>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8006eac:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8006eb0:	f083 0301 	eor.w	r3, r3, #1
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d008      	beq.n	8006ecc <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006eba:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ebe:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ec2:	2204      	movs	r2, #4
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff fa5b 	bl	8006380 <modbus_send_exception>
				return;
 8006eca:	e3e1      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006ecc:	2303      	movs	r3, #3
 8006ece:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006ed2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ed6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006eda:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006ede:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8006ee0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ee4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ee8:	226b      	movs	r2, #107	@ 0x6b
 8006eea:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8006eec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ef0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8006ef8:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8006efc:	f107 030c 	add.w	r3, r7, #12
 8006f00:	4611      	mov	r1, r2
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff fa12 	bl	800632c <modbus_send_response>
 8006f08:	e3c2      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006f0a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f0e:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006f12:	881b      	ldrh	r3, [r3, #0]
 8006f14:	2b06      	cmp	r3, #6
 8006f16:	d008      	beq.n	8006f2a <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f18:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f1c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f20:	2203      	movs	r2, #3
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7ff fa2c 	bl	8006380 <modbus_send_exception>
				return;
 8006f28:	e3b2      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006f2a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f2e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3302      	adds	r3, #2
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d008      	beq.n	8006f4e <modbus_vendor_handle_frame+0xb66>
 8006f3c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f40:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	3302      	adds	r3, #2
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d908      	bls.n	8006f60 <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f4e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f52:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f56:	2203      	movs	r2, #3
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff fa11 	bl	8006380 <modbus_send_exception>
				return;
 8006f5e:	e397      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006f60:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f64:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3302      	adds	r3, #2
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006f74:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8006f78:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8006f7c:	4611      	mov	r1, r2
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fc ff7e 	bl	8003e80 <io_virtual_get_count>
 8006f84:	4603      	mov	r3, r0
 8006f86:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8006f8a:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8006f8e:	f083 0301 	eor.w	r3, r3, #1
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d008      	beq.n	8006faa <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006f98:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f9c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006fa0:	2204      	movs	r2, #4
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7ff f9ec 	bl	8006380 <modbus_send_exception>
				return;
 8006fa8:	e372      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006faa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fb2:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006fb6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8006fb8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fbc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fc0:	226c      	movs	r2, #108	@ 0x6c
 8006fc2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006fc4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fc8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fcc:	2202      	movs	r2, #2
 8006fce:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006fd0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006fd4:	0a1b      	lsrs	r3, r3, #8
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fde:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006fe2:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8006fe4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fee:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ff2:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006ff4:	2305      	movs	r3, #5
 8006ff6:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8006ffa:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8006ffe:	f107 030c 	add.w	r3, r7, #12
 8007002:	4611      	mov	r1, r2
 8007004:	4618      	mov	r0, r3
 8007006:	f7ff f991 	bl	800632c <modbus_send_response>
 800700a:	e341      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 800700c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007010:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	2b06      	cmp	r3, #6
 8007018:	d008      	beq.n	800702c <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800701a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800701e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007022:	2203      	movs	r2, #3
 8007024:	4618      	mov	r0, r3
 8007026:	f7ff f9ab 	bl	8006380 <modbus_send_exception>
				return;
 800702a:	e331      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 800702c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007030:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3302      	adds	r3, #2
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	2b01      	cmp	r3, #1
 800703c:	d108      	bne.n	8007050 <modbus_vendor_handle_frame+0xc68>
 800703e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007042:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3303      	adds	r3, #3
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	2b01      	cmp	r3, #1
 800704e:	d008      	beq.n	8007062 <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007050:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007054:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007058:	2203      	movs	r2, #3
 800705a:	4618      	mov	r0, r3
 800705c:	f7ff f990 	bl	8006380 <modbus_send_exception>
				return;
 8007060:	e316      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 8007062:	f7fd f977 	bl	8004354 <io_virtual_clear>
 8007066:	4603      	mov	r3, r0
 8007068:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 800706c:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8007070:	f083 0301 	eor.w	r3, r3, #1
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d008      	beq.n	800708c <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800707a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800707e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007082:	2204      	movs	r2, #4
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff f97b 	bl	8006380 <modbus_send_exception>
				return;
 800708a:	e301      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800708c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007090:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8007094:	236d      	movs	r3, #109	@ 0x6d
 8007096:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 800709a:	2301      	movs	r3, #1
 800709c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 80070a0:	2303      	movs	r3, #3
 80070a2:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 80070a6:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 80070aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80070ae:	4611      	mov	r1, r2
 80070b0:	4618      	mov	r0, r3
 80070b2:	f7ff f93b 	bl	800632c <modbus_send_response>
 80070b6:	e2eb      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 80070b8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070bc:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	2b0b      	cmp	r3, #11
 80070c4:	d008      	beq.n	80070d8 <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80070c6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070ca:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070ce:	2203      	movs	r2, #3
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7ff f955 	bl	8006380 <modbus_send_exception>
				return;
 80070d6:	e2db      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80070d8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070dc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	789b      	ldrb	r3, [r3, #2]
 80070e4:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 80070e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070ec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	78db      	ldrb	r3, [r3, #3]
 80070f4:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 80070f8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070fc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	791b      	ldrb	r3, [r3, #4]
 8007104:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8007108:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800710c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	795b      	ldrb	r3, [r3, #5]
 8007114:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8007118:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800711c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	799b      	ldrb	r3, [r3, #6]
 8007124:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8007128:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800712c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	79db      	ldrb	r3, [r3, #7]
 8007134:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8007138:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800713c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	7a1b      	ldrb	r3, [r3, #8]
 8007144:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8007148:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800714c:	4618      	mov	r0, r3
 800714e:	f000 fd83 	bl	8007c58 <DS3231_SetTime>
 8007152:	4603      	mov	r3, r0
 8007154:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8007158:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 800715c:	2b00      	cmp	r3, #0
 800715e:	d008      	beq.n	8007172 <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007160:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007164:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007168:	2204      	movs	r2, #4
 800716a:	4618      	mov	r0, r3
 800716c:	f7ff f908 	bl	8006380 <modbus_send_exception>
				return;
 8007170:	e28e      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007172:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007176:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800717a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800717e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8007180:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007184:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007188:	226e      	movs	r2, #110	@ 0x6e
 800718a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800718c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007190:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007194:	2201      	movs	r2, #1
 8007196:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007198:	2303      	movs	r3, #3
 800719a:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 800719e:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 80071a2:	f107 030c 	add.w	r3, r7, #12
 80071a6:	4611      	mov	r1, r2
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7ff f8bf 	bl	800632c <modbus_send_response>
 80071ae:	e26f      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80071b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071b4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3302      	adds	r3, #2
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	b21b      	sxth	r3, r3
 80071c0:	021b      	lsls	r3, r3, #8
 80071c2:	b21a      	sxth	r2, r3
 80071c4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071c8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	3303      	adds	r3, #3
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	b21b      	sxth	r3, r3
 80071d4:	4313      	orrs	r3, r2
 80071d6:	b21b      	sxth	r3, r3
 80071d8:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 80071dc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071e0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3304      	adds	r3, #4
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	3b01      	subs	r3, #1
 80071ec:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80071f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071f4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80071f8:	881b      	ldrh	r3, [r3, #0]
 80071fa:	2b07      	cmp	r3, #7
 80071fc:	d008      	beq.n	8007210 <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80071fe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007202:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007206:	2203      	movs	r2, #3
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff f8b9 	bl	8006380 <modbus_send_exception>
				return;
 800720e:	e23f      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8007210:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007214:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3304      	adds	r3, #4
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d008      	beq.n	8007234 <modbus_vendor_handle_frame+0xe4c>
 8007222:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007226:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	3304      	adds	r3, #4
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	2b02      	cmp	r3, #2
 8007232:	d908      	bls.n	8007246 <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007234:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007238:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800723c:	2203      	movs	r2, #3
 800723e:	4618      	mov	r0, r3
 8007240:	f7ff f89e 	bl	8006380 <modbus_send_exception>
			    return;
 8007244:	e224      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8007246:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 800724a:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 800724e:	4611      	mov	r1, r2
 8007250:	4618      	mov	r0, r3
 8007252:	f7fc f85b 	bl	800330c <io_holding_reg_set_mode>
 8007256:	4603      	mov	r3, r0
 8007258:	f083 0301 	eor.w	r3, r3, #1
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d008      	beq.n	8007274 <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007262:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007266:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800726a:	2204      	movs	r2, #4
 800726c:	4618      	mov	r0, r3
 800726e:	f7ff f887 	bl	8006380 <modbus_send_exception>
				return;
 8007272:	e20d      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007274:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007278:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800727c:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007280:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8007282:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007286:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800728a:	226f      	movs	r2, #111	@ 0x6f
 800728c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800728e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007292:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007296:	2201      	movs	r2, #1
 8007298:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800729a:	2303      	movs	r3, #3
 800729c:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 80072a0:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 80072a4:	f107 030c 	add.w	r3, r7, #12
 80072a8:	4611      	mov	r1, r2
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7ff f83e 	bl	800632c <modbus_send_response>
 80072b0:	e1ee      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80072b2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072b6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3302      	adds	r3, #2
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	b21b      	sxth	r3, r3
 80072c2:	021b      	lsls	r3, r3, #8
 80072c4:	b21a      	sxth	r2, r3
 80072c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3303      	adds	r3, #3
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	b21b      	sxth	r3, r3
 80072d6:	4313      	orrs	r3, r2
 80072d8:	b21b      	sxth	r3, r3
 80072da:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 80072de:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072e2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3304      	adds	r3, #4
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	3b01      	subs	r3, #1
 80072ee:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80072f2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072f6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80072fa:	881b      	ldrh	r3, [r3, #0]
 80072fc:	2b07      	cmp	r3, #7
 80072fe:	d008      	beq.n	8007312 <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007300:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007304:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007308:	2203      	movs	r2, #3
 800730a:	4618      	mov	r0, r3
 800730c:	f7ff f838 	bl	8006380 <modbus_send_exception>
				return;
 8007310:	e1be      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8007312:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007316:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3304      	adds	r3, #4
 800731e:	781b      	ldrb	r3, [r3, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d008      	beq.n	8007336 <modbus_vendor_handle_frame+0xf4e>
 8007324:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007328:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3304      	adds	r3, #4
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	2b02      	cmp	r3, #2
 8007334:	d908      	bls.n	8007348 <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007336:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800733a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800733e:	2203      	movs	r2, #3
 8007340:	4618      	mov	r0, r3
 8007342:	f7ff f81d 	bl	8006380 <modbus_send_exception>
				return;
 8007346:	e1a3      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8007348:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 800734c:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8007350:	4611      	mov	r1, r2
 8007352:	4618      	mov	r0, r3
 8007354:	f7fc fad2 	bl	80038fc <io_input_reg_set_mode>
 8007358:	4603      	mov	r3, r0
 800735a:	f083 0301 	eor.w	r3, r3, #1
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b00      	cmp	r3, #0
 8007362:	d008      	beq.n	8007376 <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007364:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007368:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800736c:	2204      	movs	r2, #4
 800736e:	4618      	mov	r0, r3
 8007370:	f7ff f806 	bl	8006380 <modbus_send_exception>
				return;
 8007374:	e18c      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007376:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800737a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800737e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007382:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8007384:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007388:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800738c:	2270      	movs	r2, #112	@ 0x70
 800738e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007390:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007394:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007398:	2201      	movs	r2, #1
 800739a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800739c:	2303      	movs	r3, #3
 800739e:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 80073a2:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 80073a6:	f107 030c 	add.w	r3, r7, #12
 80073aa:	4611      	mov	r1, r2
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7fe ffbd 	bl	800632c <modbus_send_response>
 80073b2:	e16d      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 80073b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3302      	adds	r3, #2
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	b21b      	sxth	r3, r3
 80073c4:	021b      	lsls	r3, r3, #8
 80073c6:	b21a      	sxth	r2, r3
 80073c8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	3303      	adds	r3, #3
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	b21b      	sxth	r3, r3
 80073d8:	4313      	orrs	r3, r2
 80073da:	b21b      	sxth	r3, r3
 80073dc:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 80073e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	791b      	ldrb	r3, [r3, #4]
 80073ec:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 80073f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073f4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80073f8:	881b      	ldrh	r3, [r3, #0]
 80073fa:	2b07      	cmp	r3, #7
 80073fc:	d008      	beq.n	8007410 <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80073fe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007402:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007406:	2203      	movs	r2, #3
 8007408:	4618      	mov	r0, r3
 800740a:	f7fe ffb9 	bl	8006380 <modbus_send_exception>
				return;
 800740e:	e13f      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8007410:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007414:	2b03      	cmp	r3, #3
 8007416:	d11b      	bne.n	8007450 <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8007418:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 800741c:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007420:	4611      	mov	r1, r2
 8007422:	4618      	mov	r0, r3
 8007424:	f7fb ff96 	bl	8003354 <io_holding_reg_get_mode>
 8007428:	4603      	mov	r3, r0
 800742a:	f083 0301 	eor.w	r3, r3, #1
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b00      	cmp	r3, #0
 8007432:	d008      	beq.n	8007446 <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007434:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007438:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800743c:	2204      	movs	r2, #4
 800743e:	4618      	mov	r0, r3
 8007440:	f7fe ff9e 	bl	8006380 <modbus_send_exception>
				return;
 8007444:	e124      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007446:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800744a:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 800744e:	e01e      	b.n	800748e <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 8007450:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007454:	2b04      	cmp	r3, #4
 8007456:	d11a      	bne.n	800748e <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8007458:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 800745c:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007460:	4611      	mov	r1, r2
 8007462:	4618      	mov	r0, r3
 8007464:	f7fc fa6e 	bl	8003944 <io_input_reg_get_mode>
 8007468:	4603      	mov	r3, r0
 800746a:	f083 0301 	eor.w	r3, r3, #1
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b00      	cmp	r3, #0
 8007472:	d008      	beq.n	8007486 <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007474:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007478:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800747c:	2204      	movs	r2, #4
 800747e:	4618      	mov	r0, r3
 8007480:	f7fe ff7e 	bl	8006380 <modbus_send_exception>
				return;
 8007484:	e104      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007486:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 800748a:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800748e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007492:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007496:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800749a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 800749c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074a0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80074a4:	2271      	movs	r2, #113	@ 0x71
 80074a6:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 80074a8:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 80074ac:	3301      	adds	r3, #1
 80074ae:	b2da      	uxtb	r2, r3
 80074b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074b4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80074b8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80074ba:	2303      	movs	r3, #3
 80074bc:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 80074c0:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 80074c4:	f107 030c 	add.w	r3, r7, #12
 80074c8:	4611      	mov	r1, r2
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe ff2e 	bl	800632c <modbus_send_response>
 80074d0:	e0de      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 80074d2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074d6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3302      	adds	r3, #2
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	b21b      	sxth	r3, r3
 80074e2:	021b      	lsls	r3, r3, #8
 80074e4:	b21a      	sxth	r2, r3
 80074e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074ea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3303      	adds	r3, #3
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	b21b      	sxth	r3, r3
 80074f6:	4313      	orrs	r3, r2
 80074f8:	b21b      	sxth	r3, r3
 80074fa:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80074fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007502:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3304      	adds	r3, #4
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	3b01      	subs	r3, #1
 800750e:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 8007512:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007516:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800751a:	881b      	ldrh	r3, [r3, #0]
 800751c:	2b07      	cmp	r3, #7
 800751e:	d008      	beq.n	8007532 <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007520:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007524:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007528:	2203      	movs	r2, #3
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe ff28 	bl	8006380 <modbus_send_exception>
				return;
 8007530:	e0ae      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 8007532:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007536:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3304      	adds	r3, #4
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d008      	beq.n	8007556 <modbus_vendor_handle_frame+0x116e>
 8007544:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007548:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3304      	adds	r3, #4
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	2b02      	cmp	r3, #2
 8007554:	d908      	bls.n	8007568 <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007556:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800755a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800755e:	2203      	movs	r2, #3
 8007560:	4618      	mov	r0, r3
 8007562:	f7fe ff0d 	bl	8006380 <modbus_send_exception>
				return;
 8007566:	e093      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 8007568:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 800756c:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 8007570:	4611      	mov	r1, r2
 8007572:	4618      	mov	r0, r3
 8007574:	f7fb fc0e 	bl	8002d94 <emergencyStop_setInput>
 8007578:	4603      	mov	r3, r0
 800757a:	f083 0301 	eor.w	r3, r3, #1
 800757e:	b2db      	uxtb	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	d008      	beq.n	8007596 <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007584:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007588:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800758c:	2204      	movs	r2, #4
 800758e:	4618      	mov	r0, r3
 8007590:	f7fe fef6 	bl	8006380 <modbus_send_exception>
				return;
 8007594:	e07c      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007596:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800759a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800759e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80075a2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 80075a4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075a8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80075ac:	2272      	movs	r2, #114	@ 0x72
 80075ae:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 80075b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075b4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80075b8:	2201      	movs	r2, #1
 80075ba:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80075bc:	2303      	movs	r3, #3
 80075be:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 80075c2:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 80075c6:	f107 030c 	add.w	r3, r7, #12
 80075ca:	4611      	mov	r1, r2
 80075cc:	4618      	mov	r0, r3
 80075ce:	f7fe fead 	bl	800632c <modbus_send_response>
 80075d2:	e05d      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 80075d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	789b      	ldrb	r3, [r3, #2]
 80075e0:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 80075e4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80075e8:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80075ec:	881b      	ldrh	r3, [r3, #0]
 80075ee:	2b06      	cmp	r3, #6
 80075f0:	d008      	beq.n	8007604 <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80075f2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80075f6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80075fa:	2203      	movs	r2, #3
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7fe febf 	bl	8006380 <modbus_send_exception>
				return;
 8007602:	e045      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 8007604:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 8007608:	2b01      	cmp	r3, #1
 800760a:	d008      	beq.n	800761e <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800760c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007610:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007614:	2203      	movs	r2, #3
 8007616:	4618      	mov	r0, r3
 8007618:	f7fe feb2 	bl	8006380 <modbus_send_exception>
				return;
 800761c:	e038      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 800761e:	f7f9 ff5d 	bl	80014dc <automation_factory_reset>
 8007622:	4603      	mov	r3, r0
 8007624:	f083 0301 	eor.w	r3, r3, #1
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d008      	beq.n	8007640 <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800762e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007632:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007636:	2204      	movs	r2, #4
 8007638:	4618      	mov	r0, r3
 800763a:	f7fe fea1 	bl	8006380 <modbus_send_exception>
				return;
 800763e:	e027      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007640:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007644:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007648:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800764c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 800764e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007652:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007656:	2273      	movs	r2, #115	@ 0x73
 8007658:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800765a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800765e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007662:	2201      	movs	r2, #1
 8007664:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007666:	2303      	movs	r3, #3
 8007668:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 800766c:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 8007670:	f107 030c 	add.w	r3, r7, #12
 8007674:	4611      	mov	r1, r2
 8007676:	4618      	mov	r0, r3
 8007678:	f7fe fe58 	bl	800632c <modbus_send_response>
 800767c:	e008      	b.n	8007690 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800767e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007682:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007686:	2201      	movs	r2, #1
 8007688:	4618      	mov	r0, r3
 800768a:	f7fe fe79 	bl	8006380 <modbus_send_exception>
			break;
 800768e:	bf00      	nop
		}
	}
}
 8007690:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8007698:	b580      	push	{r7, lr}
 800769a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800769c:	4b07      	ldr	r3, [pc, #28]	@ (80076bc <RS485_SetTransmitMode+0x24>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a07      	ldr	r2, [pc, #28]	@ (80076c0 <RS485_SetTransmitMode+0x28>)
 80076a2:	8811      	ldrh	r1, [r2, #0]
 80076a4:	2201      	movs	r2, #1
 80076a6:	4618      	mov	r0, r3
 80076a8:	f003 fe20 	bl	800b2ec <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80076ac:	2201      	movs	r2, #1
 80076ae:	2140      	movs	r1, #64	@ 0x40
 80076b0:	4804      	ldr	r0, [pc, #16]	@ (80076c4 <RS485_SetTransmitMode+0x2c>)
 80076b2:	f003 fe1b 	bl	800b2ec <HAL_GPIO_WritePin>
#endif
}
 80076b6:	bf00      	nop
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	200013c0 	.word	0x200013c0
 80076c0:	200013c4 	.word	0x200013c4
 80076c4:	48000800 	.word	0x48000800

080076c8 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80076c8:	b580      	push	{r7, lr}
 80076ca:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80076cc:	4b07      	ldr	r3, [pc, #28]	@ (80076ec <RS485_SetReceiveMode+0x24>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a07      	ldr	r2, [pc, #28]	@ (80076f0 <RS485_SetReceiveMode+0x28>)
 80076d2:	8811      	ldrh	r1, [r2, #0]
 80076d4:	2200      	movs	r2, #0
 80076d6:	4618      	mov	r0, r3
 80076d8:	f003 fe08 	bl	800b2ec <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80076dc:	2200      	movs	r2, #0
 80076de:	2140      	movs	r1, #64	@ 0x40
 80076e0:	4804      	ldr	r0, [pc, #16]	@ (80076f4 <RS485_SetReceiveMode+0x2c>)
 80076e2:	f003 fe03 	bl	800b2ec <HAL_GPIO_WritePin>
#endif
}
 80076e6:	bf00      	nop
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	200013c0 	.word	0x200013c0
 80076f0:	200013c4 	.word	0x200013c4
 80076f4:	48000800 	.word	0x48000800

080076f8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	460b      	mov	r3, r1
 8007702:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8007704:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8007708:	2100      	movs	r1, #0
 800770a:	4813      	ldr	r0, [pc, #76]	@ (8007758 <RS485_Setup+0x60>)
 800770c:	f011 fb6b 	bl	8018de6 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8007710:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8007714:	2100      	movs	r1, #0
 8007716:	4811      	ldr	r0, [pc, #68]	@ (800775c <RS485_Setup+0x64>)
 8007718:	f011 fb65 	bl	8018de6 <memset>
	rs485_tx_frame_head = 0;
 800771c:	4b10      	ldr	r3, [pc, #64]	@ (8007760 <RS485_Setup+0x68>)
 800771e:	2200      	movs	r2, #0
 8007720:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8007722:	4b10      	ldr	r3, [pc, #64]	@ (8007764 <RS485_Setup+0x6c>)
 8007724:	2200      	movs	r2, #0
 8007726:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8007728:	4a0f      	ldr	r2, [pc, #60]	@ (8007768 <RS485_Setup+0x70>)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800772e:	4a0f      	ldr	r2, [pc, #60]	@ (800776c <RS485_Setup+0x74>)
 8007730:	887b      	ldrh	r3, [r7, #2]
 8007732:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8007734:	f7fe fdb0 	bl	8006298 <modbusGetSlaveAddress>
 8007738:	4603      	mov	r3, r0
 800773a:	461a      	mov	r2, r3
 800773c:	4b0c      	ldr	r3, [pc, #48]	@ (8007770 <RS485_Setup+0x78>)
 800773e:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8007740:	f7ff ffc2 	bl	80076c8 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007748:	490a      	ldr	r1, [pc, #40]	@ (8007774 <RS485_Setup+0x7c>)
 800774a:	480b      	ldr	r0, [pc, #44]	@ (8007778 <RS485_Setup+0x80>)
 800774c:	f009 fc19 	bl	8010f82 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	200014c8 	.word	0x200014c8
 800775c:	20001cd8 	.word	0x20001cd8
 8007760:	200024ea 	.word	0x200024ea
 8007764:	200024eb 	.word	0x200024eb
 8007768:	200013c0 	.word	0x200013c0
 800776c:	200013c4 	.word	0x200013c4
 8007770:	200024f0 	.word	0x200024f0
 8007774:	200013c8 	.word	0x200013c8
 8007778:	20001254 	.word	0x20001254

0800777c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800777c:	b580      	push	{r7, lr}
 800777e:	b084      	sub	sp, #16
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007788:	887b      	ldrh	r3, [r7, #2]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d03a      	beq.n	8007804 <RS485_Transmit+0x88>
 800778e:	887b      	ldrh	r3, [r7, #2]
 8007790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007794:	d836      	bhi.n	8007804 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007796:	4b1d      	ldr	r3, [pc, #116]	@ (800780c <RS485_Transmit+0x90>)
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	b2db      	uxtb	r3, r3
 800779c:	3301      	adds	r3, #1
 800779e:	425a      	negs	r2, r3
 80077a0:	f003 0307 	and.w	r3, r3, #7
 80077a4:	f002 0207 	and.w	r2, r2, #7
 80077a8:	bf58      	it	pl
 80077aa:	4253      	negpl	r3, r2
 80077ac:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 80077ae:	4b18      	ldr	r3, [pc, #96]	@ (8007810 <RS485_Transmit+0x94>)
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	7bfa      	ldrb	r2, [r7, #15]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d020      	beq.n	80077fc <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 80077ba:	4b14      	ldr	r3, [pc, #80]	@ (800780c <RS485_Transmit+0x90>)
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	461a      	mov	r2, r3
 80077c2:	4613      	mov	r3, r2
 80077c4:	01db      	lsls	r3, r3, #7
 80077c6:	4413      	add	r3, r2
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	4a12      	ldr	r2, [pc, #72]	@ (8007814 <RS485_Transmit+0x98>)
 80077cc:	4413      	add	r3, r2
 80077ce:	887a      	ldrh	r2, [r7, #2]
 80077d0:	6879      	ldr	r1, [r7, #4]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f011 fb87 	bl	8018ee6 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80077d8:	4b0c      	ldr	r3, [pc, #48]	@ (800780c <RS485_Transmit+0x90>)
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	4619      	mov	r1, r3
 80077e0:	4a0c      	ldr	r2, [pc, #48]	@ (8007814 <RS485_Transmit+0x98>)
 80077e2:	460b      	mov	r3, r1
 80077e4:	01db      	lsls	r3, r3, #7
 80077e6:	440b      	add	r3, r1
 80077e8:	005b      	lsls	r3, r3, #1
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80077f0:	887a      	ldrh	r2, [r7, #2]
 80077f2:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80077f4:	4a05      	ldr	r2, [pc, #20]	@ (800780c <RS485_Transmit+0x90>)
 80077f6:	7bfb      	ldrb	r3, [r7, #15]
 80077f8:	7013      	strb	r3, [r2, #0]
 80077fa:	e004      	b.n	8007806 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80077fc:	4806      	ldr	r0, [pc, #24]	@ (8007818 <RS485_Transmit+0x9c>)
 80077fe:	f7fd fe57 	bl	80054b0 <usb_serial_println>
 8007802:	e000      	b.n	8007806 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007804:	bf00      	nop
    }
}
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	200024ea 	.word	0x200024ea
 8007810:	200024eb 	.word	0x200024eb
 8007814:	20001cd8 	.word	0x20001cd8
 8007818:	0801b2dc 	.word	0x0801b2dc

0800781c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	460b      	mov	r3, r1
 8007826:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a26      	ldr	r2, [pc, #152]	@ (80078c8 <HAL_UARTEx_RxEventCallback+0xac>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d145      	bne.n	80078be <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007832:	4b26      	ldr	r3, [pc, #152]	@ (80078cc <HAL_UARTEx_RxEventCallback+0xb0>)
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	b2db      	uxtb	r3, r3
 8007838:	3301      	adds	r3, #1
 800783a:	425a      	negs	r2, r3
 800783c:	f003 0307 	and.w	r3, r3, #7
 8007840:	f002 0207 	and.w	r2, r2, #7
 8007844:	bf58      	it	pl
 8007846:	4253      	negpl	r3, r2
 8007848:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 800784a:	4b21      	ldr	r3, [pc, #132]	@ (80078d0 <HAL_UARTEx_RxEventCallback+0xb4>)
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	b2db      	uxtb	r3, r3
 8007850:	7bfa      	ldrb	r2, [r7, #15]
 8007852:	429a      	cmp	r2, r3
 8007854:	d024      	beq.n	80078a0 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8007856:	887b      	ldrh	r3, [r7, #2]
 8007858:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800785c:	d823      	bhi.n	80078a6 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800785e:	4b1b      	ldr	r3, [pc, #108]	@ (80078cc <HAL_UARTEx_RxEventCallback+0xb0>)
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	b2db      	uxtb	r3, r3
 8007864:	461a      	mov	r2, r3
 8007866:	4613      	mov	r3, r2
 8007868:	01db      	lsls	r3, r3, #7
 800786a:	4413      	add	r3, r2
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	4a19      	ldr	r2, [pc, #100]	@ (80078d4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007870:	4413      	add	r3, r2
 8007872:	887a      	ldrh	r2, [r7, #2]
 8007874:	4918      	ldr	r1, [pc, #96]	@ (80078d8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007876:	4618      	mov	r0, r3
 8007878:	f011 fb35 	bl	8018ee6 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800787c:	4b13      	ldr	r3, [pc, #76]	@ (80078cc <HAL_UARTEx_RxEventCallback+0xb0>)
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	b2db      	uxtb	r3, r3
 8007882:	4619      	mov	r1, r3
 8007884:	4a13      	ldr	r2, [pc, #76]	@ (80078d4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007886:	460b      	mov	r3, r1
 8007888:	01db      	lsls	r3, r3, #7
 800788a:	440b      	add	r3, r1
 800788c:	005b      	lsls	r3, r3, #1
 800788e:	4413      	add	r3, r2
 8007890:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007894:	887a      	ldrh	r2, [r7, #2]
 8007896:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007898:	4a0c      	ldr	r2, [pc, #48]	@ (80078cc <HAL_UARTEx_RxEventCallback+0xb0>)
 800789a:	7bfb      	ldrb	r3, [r7, #15]
 800789c:	7013      	strb	r3, [r2, #0]
 800789e:	e002      	b.n	80078a6 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 80078a0:	480e      	ldr	r0, [pc, #56]	@ (80078dc <HAL_UARTEx_RxEventCallback+0xc0>)
 80078a2:	f7fd fe05 	bl	80054b0 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 80078a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80078aa:	490b      	ldr	r1, [pc, #44]	@ (80078d8 <HAL_UARTEx_RxEventCallback+0xbc>)
 80078ac:	480c      	ldr	r0, [pc, #48]	@ (80078e0 <HAL_UARTEx_RxEventCallback+0xc4>)
 80078ae:	f009 fb68 	bl	8010f82 <HAL_UARTEx_ReceiveToIdle_DMA>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 80078b8:	480a      	ldr	r0, [pc, #40]	@ (80078e4 <HAL_UARTEx_RxEventCallback+0xc8>)
 80078ba:	f7fd fdf9 	bl	80054b0 <usb_serial_println>
		}
	}
}
 80078be:	bf00      	nop
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	40013800 	.word	0x40013800
 80078cc:	200024e8 	.word	0x200024e8
 80078d0:	200024e9 	.word	0x200024e9
 80078d4:	200014c8 	.word	0x200014c8
 80078d8:	200013c8 	.word	0x200013c8
 80078dc:	0801b2f0 	.word	0x0801b2f0
 80078e0:	20001254 	.word	0x20001254
 80078e4:	0801b304 	.word	0x0801b304

080078e8 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80078ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007918 <RS485_TCCallback+0x30>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80078f2:	f7ff fee9 	bl	80076c8 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80078f6:	4b09      	ldr	r3, [pc, #36]	@ (800791c <RS485_TCCallback+0x34>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	4b07      	ldr	r3, [pc, #28]	@ (800791c <RS485_TCCallback+0x34>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007904:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007906:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800790a:	4905      	ldr	r1, [pc, #20]	@ (8007920 <RS485_TCCallback+0x38>)
 800790c:	4803      	ldr	r0, [pc, #12]	@ (800791c <RS485_TCCallback+0x34>)
 800790e:	f009 fb38 	bl	8010f82 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8007912:	bf00      	nop
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	200024ec 	.word	0x200024ec
 800791c:	20001254 	.word	0x20001254
 8007920:	200013c8 	.word	0x200013c8

08007924 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800792a:	e039      	b.n	80079a0 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 800792c:	4b23      	ldr	r3, [pc, #140]	@ (80079bc <RS485_ProcessPendingFrames+0x98>)
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	b2db      	uxtb	r3, r3
 8007932:	461a      	mov	r2, r3
 8007934:	4613      	mov	r3, r2
 8007936:	01db      	lsls	r3, r3, #7
 8007938:	4413      	add	r3, r2
 800793a:	005b      	lsls	r3, r3, #1
 800793c:	4a20      	ldr	r2, [pc, #128]	@ (80079c0 <RS485_ProcessPendingFrames+0x9c>)
 800793e:	4413      	add	r3, r2
 8007940:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8007942:	4b1e      	ldr	r3, [pc, #120]	@ (80079bc <RS485_ProcessPendingFrames+0x98>)
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	b2db      	uxtb	r3, r3
 8007948:	4619      	mov	r1, r3
 800794a:	4a1d      	ldr	r2, [pc, #116]	@ (80079c0 <RS485_ProcessPendingFrames+0x9c>)
 800794c:	460b      	mov	r3, r1
 800794e:	01db      	lsls	r3, r3, #7
 8007950:	440b      	add	r3, r1
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	4413      	add	r3, r2
 8007956:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800795a:	881b      	ldrh	r3, [r3, #0]
 800795c:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8007964:	4b17      	ldr	r3, [pc, #92]	@ (80079c4 <RS485_ProcessPendingFrames+0xa0>)
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	787a      	ldrb	r2, [r7, #1]
 800796a:	429a      	cmp	r2, r3
 800796c:	d105      	bne.n	800797a <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800796e:	887b      	ldrh	r3, [r7, #2]
 8007970:	4619      	mov	r1, r3
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7fd feca 	bl	800570c <modbus_slave_handle_frame>
 8007978:	e004      	b.n	8007984 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 800797a:	887b      	ldrh	r3, [r7, #2]
 800797c:	4619      	mov	r1, r3
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fd fdd0 	bl	8005524 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007984:	4b0d      	ldr	r3, [pc, #52]	@ (80079bc <RS485_ProcessPendingFrames+0x98>)
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	b2db      	uxtb	r3, r3
 800798a:	3301      	adds	r3, #1
 800798c:	425a      	negs	r2, r3
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	f002 0207 	and.w	r2, r2, #7
 8007996:	bf58      	it	pl
 8007998:	4253      	negpl	r3, r2
 800799a:	b2da      	uxtb	r2, r3
 800799c:	4b07      	ldr	r3, [pc, #28]	@ (80079bc <RS485_ProcessPendingFrames+0x98>)
 800799e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80079a0:	4b06      	ldr	r3, [pc, #24]	@ (80079bc <RS485_ProcessPendingFrames+0x98>)
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	b2da      	uxtb	r2, r3
 80079a6:	4b08      	ldr	r3, [pc, #32]	@ (80079c8 <RS485_ProcessPendingFrames+0xa4>)
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d1bd      	bne.n	800792c <RS485_ProcessPendingFrames+0x8>
	}
}
 80079b0:	bf00      	nop
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	200024e9 	.word	0x200024e9
 80079c0:	200014c8 	.word	0x200014c8
 80079c4:	200024f0 	.word	0x200024f0
 80079c8:	200024e8 	.word	0x200024e8

080079cc <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80079d2:	4b36      	ldr	r3, [pc, #216]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 80079d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d8:	2b20      	cmp	r3, #32
 80079da:	d163      	bne.n	8007aa4 <RS485_TransmitPendingFrames+0xd8>
 80079dc:	4b34      	ldr	r3, [pc, #208]	@ (8007ab0 <RS485_TransmitPendingFrames+0xe4>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d05f      	beq.n	8007aa4 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80079e4:	4b33      	ldr	r3, [pc, #204]	@ (8007ab4 <RS485_TransmitPendingFrames+0xe8>)
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	b2da      	uxtb	r2, r3
 80079ea:	4b33      	ldr	r3, [pc, #204]	@ (8007ab8 <RS485_TransmitPendingFrames+0xec>)
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d057      	beq.n	8007aa4 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80079f4:	4b2e      	ldr	r3, [pc, #184]	@ (8007ab0 <RS485_TransmitPendingFrames+0xe4>)
 80079f6:	2201      	movs	r2, #1
 80079f8:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80079fa:	4b2e      	ldr	r3, [pc, #184]	@ (8007ab4 <RS485_TransmitPendingFrames+0xe8>)
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	461a      	mov	r2, r3
 8007a02:	4613      	mov	r3, r2
 8007a04:	01db      	lsls	r3, r3, #7
 8007a06:	4413      	add	r3, r2
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8007abc <RS485_TransmitPendingFrames+0xf0>)
 8007a0c:	4413      	add	r3, r2
 8007a0e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8007a10:	4b28      	ldr	r3, [pc, #160]	@ (8007ab4 <RS485_TransmitPendingFrames+0xe8>)
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	4619      	mov	r1, r3
 8007a18:	4a28      	ldr	r2, [pc, #160]	@ (8007abc <RS485_TransmitPendingFrames+0xf0>)
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	01db      	lsls	r3, r3, #7
 8007a1e:	440b      	add	r3, r1
 8007a20:	005b      	lsls	r3, r3, #1
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007a28:	881b      	ldrh	r3, [r3, #0]
 8007a2a:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007a2c:	f7ff fe34 	bl	8007698 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007a30:	4b1e      	ldr	r3, [pc, #120]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	4b1d      	ldr	r3, [pc, #116]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a3e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8007a40:	887b      	ldrh	r3, [r7, #2]
 8007a42:	461a      	mov	r2, r3
 8007a44:	6879      	ldr	r1, [r7, #4]
 8007a46:	4819      	ldr	r0, [pc, #100]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a48:	f007 fe7e 	bl	800f748 <HAL_UART_Transmit_DMA>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007a50:	4b16      	ldr	r3, [pc, #88]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	4b15      	ldr	r3, [pc, #84]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a5e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007a60:	787b      	ldrb	r3, [r7, #1]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d010      	beq.n	8007a88 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8007a66:	f7ff fe2f 	bl	80076c8 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007a6a:	4b10      	ldr	r3, [pc, #64]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	4b0e      	ldr	r3, [pc, #56]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a78:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007a7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a7e:	4910      	ldr	r1, [pc, #64]	@ (8007ac0 <RS485_TransmitPendingFrames+0xf4>)
 8007a80:	480a      	ldr	r0, [pc, #40]	@ (8007aac <RS485_TransmitPendingFrames+0xe0>)
 8007a82:	f009 fa7e 	bl	8010f82 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8007a86:	e00d      	b.n	8007aa4 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007a88:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <RS485_TransmitPendingFrames+0xe8>)
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	3301      	adds	r3, #1
 8007a90:	425a      	negs	r2, r3
 8007a92:	f003 0307 	and.w	r3, r3, #7
 8007a96:	f002 0207 	and.w	r2, r2, #7
 8007a9a:	bf58      	it	pl
 8007a9c:	4253      	negpl	r3, r2
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	4b04      	ldr	r3, [pc, #16]	@ (8007ab4 <RS485_TransmitPendingFrames+0xe8>)
 8007aa2:	701a      	strb	r2, [r3, #0]
}
 8007aa4:	bf00      	nop
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20001254 	.word	0x20001254
 8007ab0:	200024ec 	.word	0x200024ec
 8007ab4:	200024eb 	.word	0x200024eb
 8007ab8:	200024ea 	.word	0x200024ea
 8007abc:	20001cd8 	.word	0x20001cd8
 8007ac0:	200013c8 	.word	0x200013c8

08007ac4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a07      	ldr	r2, [pc, #28]	@ (8007af0 <HAL_UART_ErrorCallback+0x2c>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d108      	bne.n	8007ae8 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007ad6:	4807      	ldr	r0, [pc, #28]	@ (8007af4 <HAL_UART_ErrorCallback+0x30>)
 8007ad8:	f7fd fcea 	bl	80054b0 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007adc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ae0:	4905      	ldr	r1, [pc, #20]	@ (8007af8 <HAL_UART_ErrorCallback+0x34>)
 8007ae2:	4806      	ldr	r0, [pc, #24]	@ (8007afc <HAL_UART_ErrorCallback+0x38>)
 8007ae4:	f009 fa4d 	bl	8010f82 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007ae8:	bf00      	nop
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	40013800 	.word	0x40013800
 8007af4:	0801b324 	.word	0x0801b324
 8007af8:	200013c8 	.word	0x200013c8
 8007afc:	20001254 	.word	0x20001254

08007b00 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	4603      	mov	r3, r0
 8007b08:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007b0a:	79fb      	ldrb	r3, [r7, #7]
 8007b0c:	091b      	lsrs	r3, r3, #4
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	461a      	mov	r2, r3
 8007b12:	0092      	lsls	r2, r2, #2
 8007b14:	4413      	add	r3, r2
 8007b16:	005b      	lsls	r3, r3, #1
 8007b18:	b2da      	uxtb	r2, r3
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	f003 030f 	and.w	r3, r3, #15
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	4413      	add	r3, r2
 8007b24:	b2db      	uxtb	r3, r3
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
	...

08007b34 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007b34:	b480      	push	{r7}
 8007b36:	b083      	sub	sp, #12
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8007b3e:	79fb      	ldrb	r3, [r7, #7]
 8007b40:	4a0e      	ldr	r2, [pc, #56]	@ (8007b7c <DecimalToBCD+0x48>)
 8007b42:	fba2 2303 	umull	r2, r3, r2, r3
 8007b46:	08db      	lsrs	r3, r3, #3
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	b25b      	sxtb	r3, r3
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	b258      	sxtb	r0, r3
 8007b50:	79fa      	ldrb	r2, [r7, #7]
 8007b52:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <DecimalToBCD+0x48>)
 8007b54:	fba3 1302 	umull	r1, r3, r3, r2
 8007b58:	08d9      	lsrs	r1, r3, #3
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	440b      	add	r3, r1
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	b25b      	sxtb	r3, r3
 8007b68:	4303      	orrs	r3, r0
 8007b6a:	b25b      	sxtb	r3, r3
 8007b6c:	b2db      	uxtb	r3, r3
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	370c      	adds	r7, #12
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	cccccccd 	.word	0xcccccccd

08007b80 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af02      	add	r7, sp, #8
 8007b86:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007b8c:	f107 020f 	add.w	r2, r7, #15
 8007b90:	f04f 33ff 	mov.w	r3, #4294967295
 8007b94:	9300      	str	r3, [sp, #0]
 8007b96:	2301      	movs	r3, #1
 8007b98:	21d0      	movs	r1, #208	@ 0xd0
 8007b9a:	482e      	ldr	r0, [pc, #184]	@ (8007c54 <DS3231_ReadTime+0xd4>)
 8007b9c:	f003 fc5a 	bl	800b454 <HAL_I2C_Master_Transmit>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e050      	b.n	8007c4c <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007baa:	f107 0210 	add.w	r2, r7, #16
 8007bae:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	2307      	movs	r3, #7
 8007bb6:	21d0      	movs	r1, #208	@ 0xd0
 8007bb8:	4826      	ldr	r0, [pc, #152]	@ (8007c54 <DS3231_ReadTime+0xd4>)
 8007bba:	f003 fd63 	bl	800b684 <HAL_I2C_Master_Receive>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d001      	beq.n	8007bc8 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e041      	b.n	8007c4c <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007bc8:	7c3b      	ldrb	r3, [r7, #16]
 8007bca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f7ff ff95 	bl	8007b00 <BCDToDecimal>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	461a      	mov	r2, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007bde:	7c7b      	ldrb	r3, [r7, #17]
 8007be0:	4618      	mov	r0, r3
 8007be2:	f7ff ff8d 	bl	8007b00 <BCDToDecimal>
 8007be6:	4603      	mov	r3, r0
 8007be8:	461a      	mov	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007bee:	7cbb      	ldrb	r3, [r7, #18]
 8007bf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7ff ff82 	bl	8007b00 <BCDToDecimal>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	461a      	mov	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007c04:	7cfb      	ldrb	r3, [r7, #19]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7ff ff7a 	bl	8007b00 <BCDToDecimal>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	461a      	mov	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007c14:	7d3b      	ldrb	r3, [r7, #20]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7ff ff72 	bl	8007b00 <BCDToDecimal>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	461a      	mov	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007c24:	7d7b      	ldrb	r3, [r7, #21]
 8007c26:	f003 031f 	and.w	r3, r3, #31
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7ff ff67 	bl	8007b00 <BCDToDecimal>
 8007c32:	4603      	mov	r3, r0
 8007c34:	461a      	mov	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007c3a:	7dbb      	ldrb	r3, [r7, #22]
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7ff ff5f 	bl	8007b00 <BCDToDecimal>
 8007c42:	4603      	mov	r3, r0
 8007c44:	461a      	mov	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3718      	adds	r7, #24
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	2000119c 	.word	0x2000119c

08007c58 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b088      	sub	sp, #32
 8007c5c:	af04      	add	r7, sp, #16
 8007c5e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007c60:	2300      	movs	r3, #0
 8007c62:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff ff63 	bl	8007b34 <DecimalToBCD>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	785b      	ldrb	r3, [r3, #1]
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7ff ff5c 	bl	8007b34 <DecimalToBCD>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	789b      	ldrb	r3, [r3, #2]
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7ff ff55 	bl	8007b34 <DecimalToBCD>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	78db      	ldrb	r3, [r3, #3]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7ff ff4e 	bl	8007b34 <DecimalToBCD>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	791b      	ldrb	r3, [r3, #4]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7ff ff47 	bl	8007b34 <DecimalToBCD>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	795b      	ldrb	r3, [r3, #5]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7ff ff40 	bl	8007b34 <DecimalToBCD>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	799b      	ldrb	r3, [r3, #6]
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff ff39 	bl	8007b34 <DecimalToBCD>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007cc6:	7bfb      	ldrb	r3, [r7, #15]
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	f04f 33ff 	mov.w	r3, #4294967295
 8007cce:	9302      	str	r3, [sp, #8]
 8007cd0:	2307      	movs	r3, #7
 8007cd2:	9301      	str	r3, [sp, #4]
 8007cd4:	f107 0308 	add.w	r3, r7, #8
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	2301      	movs	r3, #1
 8007cdc:	21d0      	movs	r1, #208	@ 0xd0
 8007cde:	4806      	ldr	r0, [pc, #24]	@ (8007cf8 <DS3231_SetTime+0xa0>)
 8007ce0:	f003 fdc6 	bl	800b870 <HAL_I2C_Mem_Write>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e000      	b.n	8007cf0 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	2000119c 	.word	0x2000119c

08007cfc <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8007d02:	2201      	movs	r2, #1
 8007d04:	490a      	ldr	r1, [pc, #40]	@ (8007d30 <SD_Mount+0x34>)
 8007d06:	480b      	ldr	r0, [pc, #44]	@ (8007d34 <SD_Mount+0x38>)
 8007d08:	f00e fe4e 	bl	80169a8 <f_mount>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007d10:	79fb      	ldrb	r3, [r7, #7]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d004      	beq.n	8007d20 <SD_Mount+0x24>
		isMounted = false;
 8007d16:	4b08      	ldr	r3, [pc, #32]	@ (8007d38 <SD_Mount+0x3c>)
 8007d18:	2200      	movs	r2, #0
 8007d1a:	701a      	strb	r2, [r3, #0]
		return false;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	e003      	b.n	8007d28 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007d20:	4b05      	ldr	r3, [pc, #20]	@ (8007d38 <SD_Mount+0x3c>)
 8007d22:	2201      	movs	r2, #1
 8007d24:	701a      	strb	r2, [r3, #0]
	return true;
 8007d26:	2301      	movs	r3, #1
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3708      	adds	r7, #8
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	0801b348 	.word	0x0801b348
 8007d34:	200024f4 	.word	0x200024f4
 8007d38:	20002958 	.word	0x20002958

08007d3c <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007d40:	f7ff ffdc 	bl	8007cfc <SD_Mount>
 8007d44:	4603      	mov	r3, r0
    }
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	bd80      	pop	{r7, pc}
	...

08007d4c <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b0cc      	sub	sp, #304	@ 0x130
 8007d50:	af02      	add	r7, sp, #8
 8007d52:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007d56:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007d5a:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8007e94 <SD_Log+0x148>)
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	f083 0301 	eor.w	r3, r3, #1
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d001      	beq.n	8007d6e <SD_Log+0x22>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	e08d      	b.n	8007e8a <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007d6e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff ff04 	bl	8007b80 <DS3231_ReadTime>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d00c      	beq.n	8007d98 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007d7e:	4a46      	ldr	r2, [pc, #280]	@ (8007e98 <SD_Log+0x14c>)
 8007d80:	2120      	movs	r1, #32
 8007d82:	4846      	ldr	r0, [pc, #280]	@ (8007e9c <SD_Log+0x150>)
 8007d84:	f010 ff7a 	bl	8018c7c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8007d88:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007d8c:	4a44      	ldr	r2, [pc, #272]	@ (8007ea0 <SD_Log+0x154>)
 8007d8e:	2110      	movs	r1, #16
 8007d90:	4618      	mov	r0, r3
 8007d92:	f010 ff73 	bl	8018c7c <sniprintf>
 8007d96:	e01e      	b.n	8007dd6 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8007d98:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007d9c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007da0:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007da4:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007da8:	9101      	str	r1, [sp, #4]
 8007daa:	9200      	str	r2, [sp, #0]
 8007dac:	4a3d      	ldr	r2, [pc, #244]	@ (8007ea4 <SD_Log+0x158>)
 8007dae:	2120      	movs	r1, #32
 8007db0:	483a      	ldr	r0, [pc, #232]	@ (8007e9c <SD_Log+0x150>)
 8007db2:	f010 ff63 	bl	8018c7c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8007db6:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8007dba:	4619      	mov	r1, r3
 8007dbc:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007dc0:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007dc4:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007dc8:	9201      	str	r2, [sp, #4]
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	460b      	mov	r3, r1
 8007dce:	4a36      	ldr	r2, [pc, #216]	@ (8007ea8 <SD_Log+0x15c>)
 8007dd0:	2110      	movs	r1, #16
 8007dd2:	f010 ff53 	bl	8018c7c <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8007dd6:	2212      	movs	r2, #18
 8007dd8:	4930      	ldr	r1, [pc, #192]	@ (8007e9c <SD_Log+0x150>)
 8007dda:	4834      	ldr	r0, [pc, #208]	@ (8007eac <SD_Log+0x160>)
 8007ddc:	f00e fe2a 	bl	8016a34 <f_open>
 8007de0:	4603      	mov	r3, r0
 8007de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8007de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d001      	beq.n	8007df2 <SD_Log+0xa6>
 8007dee:	2300      	movs	r3, #0
 8007df0:	e04b      	b.n	8007e8a <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8007df2:	4b2e      	ldr	r3, [pc, #184]	@ (8007eac <SD_Log+0x160>)
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	4619      	mov	r1, r3
 8007df8:	482c      	ldr	r0, [pc, #176]	@ (8007eac <SD_Log+0x160>)
 8007dfa:	f00f f9f2 	bl	80171e2 <f_lseek>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8007e04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d004      	beq.n	8007e16 <SD_Log+0xca>
		f_close(&logFile);
 8007e0c:	4827      	ldr	r0, [pc, #156]	@ (8007eac <SD_Log+0x160>)
 8007e0e:	f00f f9be 	bl	801718e <f_close>
		return false;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e039      	b.n	8007e8a <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8007e16:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8007e1a:	f107 0010 	add.w	r0, r7, #16
 8007e1e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007e22:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	9300      	str	r3, [sp, #0]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	4a20      	ldr	r2, [pc, #128]	@ (8007eb0 <SD_Log+0x164>)
 8007e2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e32:	f010 ff23 	bl	8018c7c <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8007e36:	f107 0310 	add.w	r3, r7, #16
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7f8 fa40 	bl	80002c0 <strlen>
 8007e40:	4602      	mov	r2, r0
 8007e42:	f107 030c 	add.w	r3, r7, #12
 8007e46:	f107 0110 	add.w	r1, r7, #16
 8007e4a:	4818      	ldr	r0, [pc, #96]	@ (8007eac <SD_Log+0x160>)
 8007e4c:	f00e ffac 	bl	8016da8 <f_write>
 8007e50:	4603      	mov	r3, r0
 8007e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8007e56:	4815      	ldr	r0, [pc, #84]	@ (8007eac <SD_Log+0x160>)
 8007e58:	f00f f999 	bl	801718e <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8007e5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10e      	bne.n	8007e82 <SD_Log+0x136>
 8007e64:	f107 0310 	add.w	r3, r7, #16
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f7f8 fa29 	bl	80002c0 <strlen>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007e74:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d101      	bne.n	8007e82 <SD_Log+0x136>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e000      	b.n	8007e84 <SD_Log+0x138>
 8007e82:	2300      	movs	r3, #0
 8007e84:	f003 0301 	and.w	r3, r3, #1
 8007e88:	b2db      	uxtb	r3, r3
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	20002958 	.word	0x20002958
 8007e98:	0801b34c 	.word	0x0801b34c
 8007e9c:	2000295c 	.word	0x2000295c
 8007ea0:	0801b360 	.word	0x0801b360
 8007ea4:	0801b36c 	.word	0x0801b36c
 8007ea8:	0801b380 	.word	0x0801b380
 8007eac:	20002728 	.word	0x20002728
 8007eb0:	0801b394 	.word	0x0801b394

08007eb4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007ebc:	f000 fd66 	bl	800898c <HAL_GetTick>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	4a04      	ldr	r2, [pc, #16]	@ (8007ed4 <SPI_Timer_On+0x20>)
 8007ec4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007ec6:	4a04      	ldr	r2, [pc, #16]	@ (8007ed8 <SPI_Timer_On+0x24>)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6013      	str	r3, [r2, #0]
}
 8007ecc:	bf00      	nop
 8007ece:	3708      	adds	r7, #8
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	20002980 	.word	0x20002980
 8007ed8:	20002984 	.word	0x20002984

08007edc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007edc:	b580      	push	{r7, lr}
 8007ede:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007ee0:	f000 fd54 	bl	800898c <HAL_GetTick>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	4b06      	ldr	r3, [pc, #24]	@ (8007f00 <SPI_Timer_Status+0x24>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	1ad2      	subs	r2, r2, r3
 8007eec:	4b05      	ldr	r3, [pc, #20]	@ (8007f04 <SPI_Timer_Status+0x28>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	bf34      	ite	cc
 8007ef4:	2301      	movcc	r3, #1
 8007ef6:	2300      	movcs	r3, #0
 8007ef8:	b2db      	uxtb	r3, r3
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20002980 	.word	0x20002980
 8007f04:	20002984 	.word	0x20002984

08007f08 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af02      	add	r7, sp, #8
 8007f0e:	4603      	mov	r3, r0
 8007f10:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007f12:	f107 020f 	add.w	r2, r7, #15
 8007f16:	1df9      	adds	r1, r7, #7
 8007f18:	2332      	movs	r3, #50	@ 0x32
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	4804      	ldr	r0, [pc, #16]	@ (8007f30 <xchg_spi+0x28>)
 8007f20:	f007 f83f 	bl	800efa2 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3710      	adds	r7, #16
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	200011f0 	.word	0x200011f0

08007f34 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007f34:	b590      	push	{r4, r7, lr}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007f3e:	2300      	movs	r3, #0
 8007f40:	60fb      	str	r3, [r7, #12]
 8007f42:	e00a      	b.n	8007f5a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	18d4      	adds	r4, r2, r3
 8007f4a:	20ff      	movs	r0, #255	@ 0xff
 8007f4c:	f7ff ffdc 	bl	8007f08 <xchg_spi>
 8007f50:	4603      	mov	r3, r0
 8007f52:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	3301      	adds	r3, #1
 8007f58:	60fb      	str	r3, [r7, #12]
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d3f0      	bcc.n	8007f44 <rcvr_spi_multi+0x10>
	}
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	3714      	adds	r7, #20
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd90      	pop	{r4, r7, pc}

08007f6c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f7e:	6879      	ldr	r1, [r7, #4]
 8007f80:	4803      	ldr	r0, [pc, #12]	@ (8007f90 <xmit_spi_multi+0x24>)
 8007f82:	f006 fe98 	bl	800ecb6 <HAL_SPI_Transmit>
}
 8007f86:	bf00      	nop
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	200011f0 	.word	0x200011f0

08007f94 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007f9c:	f000 fcf6 	bl	800898c <HAL_GetTick>
 8007fa0:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007fa6:	20ff      	movs	r0, #255	@ 0xff
 8007fa8:	f7ff ffae 	bl	8007f08 <xchg_spi>
 8007fac:	4603      	mov	r3, r0
 8007fae:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	2bff      	cmp	r3, #255	@ 0xff
 8007fb4:	d007      	beq.n	8007fc6 <wait_ready+0x32>
 8007fb6:	f000 fce9 	bl	800898c <HAL_GetTick>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d8ef      	bhi.n	8007fa6 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	2bff      	cmp	r3, #255	@ 0xff
 8007fca:	bf0c      	ite	eq
 8007fcc:	2301      	moveq	r3, #1
 8007fce:	2300      	movne	r3, #0
 8007fd0:	b2db      	uxtb	r3, r3
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3718      	adds	r7, #24
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}
	...

08007fdc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007fe6:	4804      	ldr	r0, [pc, #16]	@ (8007ff8 <despiselect+0x1c>)
 8007fe8:	f003 f980 	bl	800b2ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007fec:	20ff      	movs	r0, #255	@ 0xff
 8007fee:	f7ff ff8b 	bl	8007f08 <xchg_spi>

}
 8007ff2:	bf00      	nop
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	48000800 	.word	0x48000800

08007ffc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8008000:	2200      	movs	r2, #0
 8008002:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008006:	480a      	ldr	r0, [pc, #40]	@ (8008030 <spiselect+0x34>)
 8008008:	f003 f970 	bl	800b2ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800800c:	20ff      	movs	r0, #255	@ 0xff
 800800e:	f7ff ff7b 	bl	8007f08 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008012:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008016:	f7ff ffbd 	bl	8007f94 <wait_ready>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d001      	beq.n	8008024 <spiselect+0x28>
 8008020:	2301      	movs	r3, #1
 8008022:	e002      	b.n	800802a <spiselect+0x2e>

	despiselect();
 8008024:	f7ff ffda 	bl	8007fdc <despiselect>
	return 0;	/* Timeout */
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	48000800 	.word	0x48000800

08008034 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800803e:	20c8      	movs	r0, #200	@ 0xc8
 8008040:	f7ff ff38 	bl	8007eb4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008044:	20ff      	movs	r0, #255	@ 0xff
 8008046:	f7ff ff5f 	bl	8007f08 <xchg_spi>
 800804a:	4603      	mov	r3, r0
 800804c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800804e:	7bfb      	ldrb	r3, [r7, #15]
 8008050:	2bff      	cmp	r3, #255	@ 0xff
 8008052:	d104      	bne.n	800805e <rcvr_datablock+0x2a>
 8008054:	f7ff ff42 	bl	8007edc <SPI_Timer_Status>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1f2      	bne.n	8008044 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800805e:	7bfb      	ldrb	r3, [r7, #15]
 8008060:	2bfe      	cmp	r3, #254	@ 0xfe
 8008062:	d001      	beq.n	8008068 <rcvr_datablock+0x34>
 8008064:	2300      	movs	r3, #0
 8008066:	e00a      	b.n	800807e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f7ff ff62 	bl	8007f34 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008070:	20ff      	movs	r0, #255	@ 0xff
 8008072:	f7ff ff49 	bl	8007f08 <xchg_spi>
 8008076:	20ff      	movs	r0, #255	@ 0xff
 8008078:	f7ff ff46 	bl	8007f08 <xchg_spi>

	return 1;						/* Function succeeded */
 800807c:	2301      	movs	r3, #1
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b084      	sub	sp, #16
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
 800808e:	460b      	mov	r3, r1
 8008090:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008092:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008096:	f7ff ff7d 	bl	8007f94 <wait_ready>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d101      	bne.n	80080a4 <xmit_datablock+0x1e>
 80080a0:	2300      	movs	r3, #0
 80080a2:	e01e      	b.n	80080e2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80080a4:	78fb      	ldrb	r3, [r7, #3]
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7ff ff2e 	bl	8007f08 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80080ac:	78fb      	ldrb	r3, [r7, #3]
 80080ae:	2bfd      	cmp	r3, #253	@ 0xfd
 80080b0:	d016      	beq.n	80080e0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80080b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f7ff ff58 	bl	8007f6c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80080bc:	20ff      	movs	r0, #255	@ 0xff
 80080be:	f7ff ff23 	bl	8007f08 <xchg_spi>
 80080c2:	20ff      	movs	r0, #255	@ 0xff
 80080c4:	f7ff ff20 	bl	8007f08 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80080c8:	20ff      	movs	r0, #255	@ 0xff
 80080ca:	f7ff ff1d 	bl	8007f08 <xchg_spi>
 80080ce:	4603      	mov	r3, r0
 80080d0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
 80080d4:	f003 031f 	and.w	r3, r3, #31
 80080d8:	2b05      	cmp	r3, #5
 80080da:	d001      	beq.n	80080e0 <xmit_datablock+0x5a>
 80080dc:	2300      	movs	r3, #0
 80080de:	e000      	b.n	80080e2 <xmit_datablock+0x5c>
	}
	return 1;
 80080e0:	2301      	movs	r3, #1
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}

080080ea <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b084      	sub	sp, #16
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	4603      	mov	r3, r0
 80080f2:	6039      	str	r1, [r7, #0]
 80080f4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80080f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	da0e      	bge.n	800811c <send_cmd+0x32>
		cmd &= 0x7F;
 80080fe:	79fb      	ldrb	r3, [r7, #7]
 8008100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008104:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008106:	2100      	movs	r1, #0
 8008108:	2037      	movs	r0, #55	@ 0x37
 800810a:	f7ff ffee 	bl	80080ea <send_cmd>
 800810e:	4603      	mov	r3, r0
 8008110:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008112:	7bbb      	ldrb	r3, [r7, #14]
 8008114:	2b01      	cmp	r3, #1
 8008116:	d901      	bls.n	800811c <send_cmd+0x32>
 8008118:	7bbb      	ldrb	r3, [r7, #14]
 800811a:	e051      	b.n	80081c0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800811c:	79fb      	ldrb	r3, [r7, #7]
 800811e:	2b0c      	cmp	r3, #12
 8008120:	d008      	beq.n	8008134 <send_cmd+0x4a>
		despiselect();
 8008122:	f7ff ff5b 	bl	8007fdc <despiselect>
		if (!spiselect()) return 0xFF;
 8008126:	f7ff ff69 	bl	8007ffc <spiselect>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d101      	bne.n	8008134 <send_cmd+0x4a>
 8008130:	23ff      	movs	r3, #255	@ 0xff
 8008132:	e045      	b.n	80081c0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008134:	79fb      	ldrb	r3, [r7, #7]
 8008136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800813a:	b2db      	uxtb	r3, r3
 800813c:	4618      	mov	r0, r3
 800813e:	f7ff fee3 	bl	8007f08 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	0e1b      	lsrs	r3, r3, #24
 8008146:	b2db      	uxtb	r3, r3
 8008148:	4618      	mov	r0, r3
 800814a:	f7ff fedd 	bl	8007f08 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	0c1b      	lsrs	r3, r3, #16
 8008152:	b2db      	uxtb	r3, r3
 8008154:	4618      	mov	r0, r3
 8008156:	f7ff fed7 	bl	8007f08 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	0a1b      	lsrs	r3, r3, #8
 800815e:	b2db      	uxtb	r3, r3
 8008160:	4618      	mov	r0, r3
 8008162:	f7ff fed1 	bl	8007f08 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	b2db      	uxtb	r3, r3
 800816a:	4618      	mov	r0, r3
 800816c:	f7ff fecc 	bl	8007f08 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008170:	2301      	movs	r3, #1
 8008172:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008174:	79fb      	ldrb	r3, [r7, #7]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d101      	bne.n	800817e <send_cmd+0x94>
 800817a:	2395      	movs	r3, #149	@ 0x95
 800817c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	2b08      	cmp	r3, #8
 8008182:	d101      	bne.n	8008188 <send_cmd+0x9e>
 8008184:	2387      	movs	r3, #135	@ 0x87
 8008186:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008188:	7bfb      	ldrb	r3, [r7, #15]
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff febc 	bl	8007f08 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008190:	79fb      	ldrb	r3, [r7, #7]
 8008192:	2b0c      	cmp	r3, #12
 8008194:	d102      	bne.n	800819c <send_cmd+0xb2>
 8008196:	20ff      	movs	r0, #255	@ 0xff
 8008198:	f7ff feb6 	bl	8007f08 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800819c:	230a      	movs	r3, #10
 800819e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80081a0:	20ff      	movs	r0, #255	@ 0xff
 80081a2:	f7ff feb1 	bl	8007f08 <xchg_spi>
 80081a6:	4603      	mov	r3, r0
 80081a8:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80081aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	da05      	bge.n	80081be <send_cmd+0xd4>
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	3b01      	subs	r3, #1
 80081b6:	73fb      	strb	r3, [r7, #15]
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1f0      	bne.n	80081a0 <send_cmd+0xb6>

	return res;							/* Return received response */
 80081be:	7bbb      	ldrb	r3, [r7, #14]
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80081c8:	b590      	push	{r4, r7, lr}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	4603      	mov	r3, r0
 80081d0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80081d2:	79fb      	ldrb	r3, [r7, #7]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <USER_SPI_initialize+0x14>
 80081d8:	2301      	movs	r3, #1
 80081da:	e0d6      	b.n	800838a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80081dc:	4b6d      	ldr	r3, [pc, #436]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d003      	beq.n	80081f2 <USER_SPI_initialize+0x2a>
 80081ea:	4b6a      	ldr	r3, [pc, #424]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	e0cb      	b.n	800838a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80081f2:	4b69      	ldr	r3, [pc, #420]	@ (8008398 <USER_SPI_initialize+0x1d0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80081fc:	4b66      	ldr	r3, [pc, #408]	@ (8008398 <USER_SPI_initialize+0x1d0>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8008204:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008206:	230a      	movs	r3, #10
 8008208:	73fb      	strb	r3, [r7, #15]
 800820a:	e005      	b.n	8008218 <USER_SPI_initialize+0x50>
 800820c:	20ff      	movs	r0, #255	@ 0xff
 800820e:	f7ff fe7b 	bl	8007f08 <xchg_spi>
 8008212:	7bfb      	ldrb	r3, [r7, #15]
 8008214:	3b01      	subs	r3, #1
 8008216:	73fb      	strb	r3, [r7, #15]
 8008218:	7bfb      	ldrb	r3, [r7, #15]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1f6      	bne.n	800820c <USER_SPI_initialize+0x44>

	ty = 0;
 800821e:	2300      	movs	r3, #0
 8008220:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008222:	2100      	movs	r1, #0
 8008224:	2000      	movs	r0, #0
 8008226:	f7ff ff60 	bl	80080ea <send_cmd>
 800822a:	4603      	mov	r3, r0
 800822c:	2b01      	cmp	r3, #1
 800822e:	f040 808b 	bne.w	8008348 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8008232:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008236:	f7ff fe3d 	bl	8007eb4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800823a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800823e:	2008      	movs	r0, #8
 8008240:	f7ff ff53 	bl	80080ea <send_cmd>
 8008244:	4603      	mov	r3, r0
 8008246:	2b01      	cmp	r3, #1
 8008248:	d151      	bne.n	80082ee <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800824a:	2300      	movs	r3, #0
 800824c:	73fb      	strb	r3, [r7, #15]
 800824e:	e00d      	b.n	800826c <USER_SPI_initialize+0xa4>
 8008250:	7bfc      	ldrb	r4, [r7, #15]
 8008252:	20ff      	movs	r0, #255	@ 0xff
 8008254:	f7ff fe58 	bl	8007f08 <xchg_spi>
 8008258:	4603      	mov	r3, r0
 800825a:	461a      	mov	r2, r3
 800825c:	f104 0310 	add.w	r3, r4, #16
 8008260:	443b      	add	r3, r7
 8008262:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008266:	7bfb      	ldrb	r3, [r7, #15]
 8008268:	3301      	adds	r3, #1
 800826a:	73fb      	strb	r3, [r7, #15]
 800826c:	7bfb      	ldrb	r3, [r7, #15]
 800826e:	2b03      	cmp	r3, #3
 8008270:	d9ee      	bls.n	8008250 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008272:	7abb      	ldrb	r3, [r7, #10]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d167      	bne.n	8008348 <USER_SPI_initialize+0x180>
 8008278:	7afb      	ldrb	r3, [r7, #11]
 800827a:	2baa      	cmp	r3, #170	@ 0xaa
 800827c:	d164      	bne.n	8008348 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800827e:	bf00      	nop
 8008280:	f7ff fe2c 	bl	8007edc <SPI_Timer_Status>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d007      	beq.n	800829a <USER_SPI_initialize+0xd2>
 800828a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800828e:	20a9      	movs	r0, #169	@ 0xa9
 8008290:	f7ff ff2b 	bl	80080ea <send_cmd>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1f2      	bne.n	8008280 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800829a:	f7ff fe1f 	bl	8007edc <SPI_Timer_Status>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d051      	beq.n	8008348 <USER_SPI_initialize+0x180>
 80082a4:	2100      	movs	r1, #0
 80082a6:	203a      	movs	r0, #58	@ 0x3a
 80082a8:	f7ff ff1f 	bl	80080ea <send_cmd>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d14a      	bne.n	8008348 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80082b2:	2300      	movs	r3, #0
 80082b4:	73fb      	strb	r3, [r7, #15]
 80082b6:	e00d      	b.n	80082d4 <USER_SPI_initialize+0x10c>
 80082b8:	7bfc      	ldrb	r4, [r7, #15]
 80082ba:	20ff      	movs	r0, #255	@ 0xff
 80082bc:	f7ff fe24 	bl	8007f08 <xchg_spi>
 80082c0:	4603      	mov	r3, r0
 80082c2:	461a      	mov	r2, r3
 80082c4:	f104 0310 	add.w	r3, r4, #16
 80082c8:	443b      	add	r3, r7
 80082ca:	f803 2c08 	strb.w	r2, [r3, #-8]
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	3301      	adds	r3, #1
 80082d2:	73fb      	strb	r3, [r7, #15]
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
 80082d6:	2b03      	cmp	r3, #3
 80082d8:	d9ee      	bls.n	80082b8 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80082da:	7a3b      	ldrb	r3, [r7, #8]
 80082dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <USER_SPI_initialize+0x120>
 80082e4:	230c      	movs	r3, #12
 80082e6:	e000      	b.n	80082ea <USER_SPI_initialize+0x122>
 80082e8:	2304      	movs	r3, #4
 80082ea:	737b      	strb	r3, [r7, #13]
 80082ec:	e02c      	b.n	8008348 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80082ee:	2100      	movs	r1, #0
 80082f0:	20a9      	movs	r0, #169	@ 0xa9
 80082f2:	f7ff fefa 	bl	80080ea <send_cmd>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d804      	bhi.n	8008306 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80082fc:	2302      	movs	r3, #2
 80082fe:	737b      	strb	r3, [r7, #13]
 8008300:	23a9      	movs	r3, #169	@ 0xa9
 8008302:	73bb      	strb	r3, [r7, #14]
 8008304:	e003      	b.n	800830e <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008306:	2301      	movs	r3, #1
 8008308:	737b      	strb	r3, [r7, #13]
 800830a:	2301      	movs	r3, #1
 800830c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800830e:	bf00      	nop
 8008310:	f7ff fde4 	bl	8007edc <SPI_Timer_Status>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d007      	beq.n	800832a <USER_SPI_initialize+0x162>
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	2100      	movs	r1, #0
 800831e:	4618      	mov	r0, r3
 8008320:	f7ff fee3 	bl	80080ea <send_cmd>
 8008324:	4603      	mov	r3, r0
 8008326:	2b00      	cmp	r3, #0
 8008328:	d1f2      	bne.n	8008310 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800832a:	f7ff fdd7 	bl	8007edc <SPI_Timer_Status>
 800832e:	4603      	mov	r3, r0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d007      	beq.n	8008344 <USER_SPI_initialize+0x17c>
 8008334:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008338:	2010      	movs	r0, #16
 800833a:	f7ff fed6 	bl	80080ea <send_cmd>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d001      	beq.n	8008348 <USER_SPI_initialize+0x180>
				ty = 0;
 8008344:	2300      	movs	r3, #0
 8008346:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008348:	4a14      	ldr	r2, [pc, #80]	@ (800839c <USER_SPI_initialize+0x1d4>)
 800834a:	7b7b      	ldrb	r3, [r7, #13]
 800834c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800834e:	f7ff fe45 	bl	8007fdc <despiselect>

	if (ty) {			/* OK */
 8008352:	7b7b      	ldrb	r3, [r7, #13]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d012      	beq.n	800837e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008358:	4b0f      	ldr	r3, [pc, #60]	@ (8008398 <USER_SPI_initialize+0x1d0>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008362:	4b0d      	ldr	r3, [pc, #52]	@ (8008398 <USER_SPI_initialize+0x1d0>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f042 0208 	orr.w	r2, r2, #8
 800836a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800836c:	4b09      	ldr	r3, [pc, #36]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	b2db      	uxtb	r3, r3
 8008372:	f023 0301 	bic.w	r3, r3, #1
 8008376:	b2da      	uxtb	r2, r3
 8008378:	4b06      	ldr	r3, [pc, #24]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 800837a:	701a      	strb	r2, [r3, #0]
 800837c:	e002      	b.n	8008384 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800837e:	4b05      	ldr	r3, [pc, #20]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 8008380:	2201      	movs	r2, #1
 8008382:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008384:	4b03      	ldr	r3, [pc, #12]	@ (8008394 <USER_SPI_initialize+0x1cc>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	b2db      	uxtb	r3, r3
}
 800838a:	4618      	mov	r0, r3
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	bd90      	pop	{r4, r7, pc}
 8008392:	bf00      	nop
 8008394:	20000008 	.word	0x20000008
 8008398:	200011f0 	.word	0x200011f0
 800839c:	2000297c 	.word	0x2000297c

080083a0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	4603      	mov	r3, r0
 80083a8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80083aa:	79fb      	ldrb	r3, [r7, #7]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <USER_SPI_status+0x14>
 80083b0:	2301      	movs	r3, #1
 80083b2:	e002      	b.n	80083ba <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80083b4:	4b04      	ldr	r3, [pc, #16]	@ (80083c8 <USER_SPI_status+0x28>)
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	b2db      	uxtb	r3, r3
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	370c      	adds	r7, #12
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	20000008 	.word	0x20000008

080083cc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b084      	sub	sp, #16
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60b9      	str	r1, [r7, #8]
 80083d4:	607a      	str	r2, [r7, #4]
 80083d6:	603b      	str	r3, [r7, #0]
 80083d8:	4603      	mov	r3, r0
 80083da:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d102      	bne.n	80083e8 <USER_SPI_read+0x1c>
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d101      	bne.n	80083ec <USER_SPI_read+0x20>
 80083e8:	2304      	movs	r3, #4
 80083ea:	e04d      	b.n	8008488 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80083ec:	4b28      	ldr	r3, [pc, #160]	@ (8008490 <USER_SPI_read+0xc4>)
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d001      	beq.n	80083fe <USER_SPI_read+0x32>
 80083fa:	2303      	movs	r3, #3
 80083fc:	e044      	b.n	8008488 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80083fe:	4b25      	ldr	r3, [pc, #148]	@ (8008494 <USER_SPI_read+0xc8>)
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	f003 0308 	and.w	r3, r3, #8
 8008406:	2b00      	cmp	r3, #0
 8008408:	d102      	bne.n	8008410 <USER_SPI_read+0x44>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	025b      	lsls	r3, r3, #9
 800840e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d111      	bne.n	800843a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008416:	6879      	ldr	r1, [r7, #4]
 8008418:	2011      	movs	r0, #17
 800841a:	f7ff fe66 	bl	80080ea <send_cmd>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d129      	bne.n	8008478 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008424:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008428:	68b8      	ldr	r0, [r7, #8]
 800842a:	f7ff fe03 	bl	8008034 <rcvr_datablock>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d021      	beq.n	8008478 <USER_SPI_read+0xac>
			count = 0;
 8008434:	2300      	movs	r3, #0
 8008436:	603b      	str	r3, [r7, #0]
 8008438:	e01e      	b.n	8008478 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800843a:	6879      	ldr	r1, [r7, #4]
 800843c:	2012      	movs	r0, #18
 800843e:	f7ff fe54 	bl	80080ea <send_cmd>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d117      	bne.n	8008478 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008448:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800844c:	68b8      	ldr	r0, [r7, #8]
 800844e:	f7ff fdf1 	bl	8008034 <rcvr_datablock>
 8008452:	4603      	mov	r3, r0
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00a      	beq.n	800846e <USER_SPI_read+0xa2>
				buff += 512;
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800845e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	3b01      	subs	r3, #1
 8008464:	603b      	str	r3, [r7, #0]
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d1ed      	bne.n	8008448 <USER_SPI_read+0x7c>
 800846c:	e000      	b.n	8008470 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800846e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008470:	2100      	movs	r1, #0
 8008472:	200c      	movs	r0, #12
 8008474:	f7ff fe39 	bl	80080ea <send_cmd>
		}
	}
	despiselect();
 8008478:	f7ff fdb0 	bl	8007fdc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	bf14      	ite	ne
 8008482:	2301      	movne	r3, #1
 8008484:	2300      	moveq	r3, #0
 8008486:	b2db      	uxtb	r3, r3
}
 8008488:	4618      	mov	r0, r3
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	20000008 	.word	0x20000008
 8008494:	2000297c 	.word	0x2000297c

08008498 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	60b9      	str	r1, [r7, #8]
 80084a0:	607a      	str	r2, [r7, #4]
 80084a2:	603b      	str	r3, [r7, #0]
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d102      	bne.n	80084b4 <USER_SPI_write+0x1c>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d101      	bne.n	80084b8 <USER_SPI_write+0x20>
 80084b4:	2304      	movs	r3, #4
 80084b6:	e063      	b.n	8008580 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80084b8:	4b33      	ldr	r3, [pc, #204]	@ (8008588 <USER_SPI_write+0xf0>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d001      	beq.n	80084ca <USER_SPI_write+0x32>
 80084c6:	2303      	movs	r3, #3
 80084c8:	e05a      	b.n	8008580 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80084ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008588 <USER_SPI_write+0xf0>)
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	f003 0304 	and.w	r3, r3, #4
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <USER_SPI_write+0x44>
 80084d8:	2302      	movs	r3, #2
 80084da:	e051      	b.n	8008580 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80084dc:	4b2b      	ldr	r3, [pc, #172]	@ (800858c <USER_SPI_write+0xf4>)
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	f003 0308 	and.w	r3, r3, #8
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d102      	bne.n	80084ee <USER_SPI_write+0x56>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	025b      	lsls	r3, r3, #9
 80084ec:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d110      	bne.n	8008516 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80084f4:	6879      	ldr	r1, [r7, #4]
 80084f6:	2018      	movs	r0, #24
 80084f8:	f7ff fdf7 	bl	80080ea <send_cmd>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d136      	bne.n	8008570 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8008502:	21fe      	movs	r1, #254	@ 0xfe
 8008504:	68b8      	ldr	r0, [r7, #8]
 8008506:	f7ff fdbe 	bl	8008086 <xmit_datablock>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d02f      	beq.n	8008570 <USER_SPI_write+0xd8>
			count = 0;
 8008510:	2300      	movs	r3, #0
 8008512:	603b      	str	r3, [r7, #0]
 8008514:	e02c      	b.n	8008570 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008516:	4b1d      	ldr	r3, [pc, #116]	@ (800858c <USER_SPI_write+0xf4>)
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	f003 0306 	and.w	r3, r3, #6
 800851e:	2b00      	cmp	r3, #0
 8008520:	d003      	beq.n	800852a <USER_SPI_write+0x92>
 8008522:	6839      	ldr	r1, [r7, #0]
 8008524:	2097      	movs	r0, #151	@ 0x97
 8008526:	f7ff fde0 	bl	80080ea <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800852a:	6879      	ldr	r1, [r7, #4]
 800852c:	2019      	movs	r0, #25
 800852e:	f7ff fddc 	bl	80080ea <send_cmd>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d11b      	bne.n	8008570 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008538:	21fc      	movs	r1, #252	@ 0xfc
 800853a:	68b8      	ldr	r0, [r7, #8]
 800853c:	f7ff fda3 	bl	8008086 <xmit_datablock>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00a      	beq.n	800855c <USER_SPI_write+0xc4>
				buff += 512;
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800854c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	3b01      	subs	r3, #1
 8008552:	603b      	str	r3, [r7, #0]
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1ee      	bne.n	8008538 <USER_SPI_write+0xa0>
 800855a:	e000      	b.n	800855e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800855c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800855e:	21fd      	movs	r1, #253	@ 0xfd
 8008560:	2000      	movs	r0, #0
 8008562:	f7ff fd90 	bl	8008086 <xmit_datablock>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <USER_SPI_write+0xd8>
 800856c:	2301      	movs	r3, #1
 800856e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008570:	f7ff fd34 	bl	8007fdc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	bf14      	ite	ne
 800857a:	2301      	movne	r3, #1
 800857c:	2300      	moveq	r3, #0
 800857e:	b2db      	uxtb	r3, r3
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	20000008 	.word	0x20000008
 800858c:	2000297c 	.word	0x2000297c

08008590 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b08c      	sub	sp, #48	@ 0x30
 8008594:	af00      	add	r7, sp, #0
 8008596:	4603      	mov	r3, r0
 8008598:	603a      	str	r2, [r7, #0]
 800859a:	71fb      	strb	r3, [r7, #7]
 800859c:	460b      	mov	r3, r1
 800859e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80085a0:	79fb      	ldrb	r3, [r7, #7]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <USER_SPI_ioctl+0x1a>
 80085a6:	2304      	movs	r3, #4
 80085a8:	e15a      	b.n	8008860 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80085aa:	4baf      	ldr	r3, [pc, #700]	@ (8008868 <USER_SPI_ioctl+0x2d8>)
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	f003 0301 	and.w	r3, r3, #1
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <USER_SPI_ioctl+0x2c>
 80085b8:	2303      	movs	r3, #3
 80085ba:	e151      	b.n	8008860 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80085c2:	79bb      	ldrb	r3, [r7, #6]
 80085c4:	2b04      	cmp	r3, #4
 80085c6:	f200 8136 	bhi.w	8008836 <USER_SPI_ioctl+0x2a6>
 80085ca:	a201      	add	r2, pc, #4	@ (adr r2, 80085d0 <USER_SPI_ioctl+0x40>)
 80085cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d0:	080085e5 	.word	0x080085e5
 80085d4:	080085f9 	.word	0x080085f9
 80085d8:	08008837 	.word	0x08008837
 80085dc:	080086a5 	.word	0x080086a5
 80085e0:	0800879b 	.word	0x0800879b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80085e4:	f7ff fd0a 	bl	8007ffc <spiselect>
 80085e8:	4603      	mov	r3, r0
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 8127 	beq.w	800883e <USER_SPI_ioctl+0x2ae>
 80085f0:	2300      	movs	r3, #0
 80085f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80085f6:	e122      	b.n	800883e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80085f8:	2100      	movs	r1, #0
 80085fa:	2009      	movs	r0, #9
 80085fc:	f7ff fd75 	bl	80080ea <send_cmd>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	f040 811d 	bne.w	8008842 <USER_SPI_ioctl+0x2b2>
 8008608:	f107 030c 	add.w	r3, r7, #12
 800860c:	2110      	movs	r1, #16
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff fd10 	bl	8008034 <rcvr_datablock>
 8008614:	4603      	mov	r3, r0
 8008616:	2b00      	cmp	r3, #0
 8008618:	f000 8113 	beq.w	8008842 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800861c:	7b3b      	ldrb	r3, [r7, #12]
 800861e:	099b      	lsrs	r3, r3, #6
 8008620:	b2db      	uxtb	r3, r3
 8008622:	2b01      	cmp	r3, #1
 8008624:	d111      	bne.n	800864a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008626:	7d7b      	ldrb	r3, [r7, #21]
 8008628:	461a      	mov	r2, r3
 800862a:	7d3b      	ldrb	r3, [r7, #20]
 800862c:	021b      	lsls	r3, r3, #8
 800862e:	4413      	add	r3, r2
 8008630:	461a      	mov	r2, r3
 8008632:	7cfb      	ldrb	r3, [r7, #19]
 8008634:	041b      	lsls	r3, r3, #16
 8008636:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800863a:	4413      	add	r3, r2
 800863c:	3301      	adds	r3, #1
 800863e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	029a      	lsls	r2, r3, #10
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	601a      	str	r2, [r3, #0]
 8008648:	e028      	b.n	800869c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800864a:	7c7b      	ldrb	r3, [r7, #17]
 800864c:	f003 030f 	and.w	r3, r3, #15
 8008650:	b2da      	uxtb	r2, r3
 8008652:	7dbb      	ldrb	r3, [r7, #22]
 8008654:	09db      	lsrs	r3, r3, #7
 8008656:	b2db      	uxtb	r3, r3
 8008658:	4413      	add	r3, r2
 800865a:	b2da      	uxtb	r2, r3
 800865c:	7d7b      	ldrb	r3, [r7, #21]
 800865e:	005b      	lsls	r3, r3, #1
 8008660:	b2db      	uxtb	r3, r3
 8008662:	f003 0306 	and.w	r3, r3, #6
 8008666:	b2db      	uxtb	r3, r3
 8008668:	4413      	add	r3, r2
 800866a:	b2db      	uxtb	r3, r3
 800866c:	3302      	adds	r3, #2
 800866e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008672:	7d3b      	ldrb	r3, [r7, #20]
 8008674:	099b      	lsrs	r3, r3, #6
 8008676:	b2db      	uxtb	r3, r3
 8008678:	461a      	mov	r2, r3
 800867a:	7cfb      	ldrb	r3, [r7, #19]
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	441a      	add	r2, r3
 8008680:	7cbb      	ldrb	r3, [r7, #18]
 8008682:	029b      	lsls	r3, r3, #10
 8008684:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008688:	4413      	add	r3, r2
 800868a:	3301      	adds	r3, #1
 800868c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800868e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008692:	3b09      	subs	r3, #9
 8008694:	69fa      	ldr	r2, [r7, #28]
 8008696:	409a      	lsls	r2, r3
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800869c:	2300      	movs	r3, #0
 800869e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80086a2:	e0ce      	b.n	8008842 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80086a4:	4b71      	ldr	r3, [pc, #452]	@ (800886c <USER_SPI_ioctl+0x2dc>)
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	f003 0304 	and.w	r3, r3, #4
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d031      	beq.n	8008714 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80086b0:	2100      	movs	r1, #0
 80086b2:	208d      	movs	r0, #141	@ 0x8d
 80086b4:	f7ff fd19 	bl	80080ea <send_cmd>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f040 80c3 	bne.w	8008846 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80086c0:	20ff      	movs	r0, #255	@ 0xff
 80086c2:	f7ff fc21 	bl	8007f08 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80086c6:	f107 030c 	add.w	r3, r7, #12
 80086ca:	2110      	movs	r1, #16
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fcb1 	bl	8008034 <rcvr_datablock>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 80b6 	beq.w	8008846 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80086da:	2330      	movs	r3, #48	@ 0x30
 80086dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80086e0:	e007      	b.n	80086f2 <USER_SPI_ioctl+0x162>
 80086e2:	20ff      	movs	r0, #255	@ 0xff
 80086e4:	f7ff fc10 	bl	8007f08 <xchg_spi>
 80086e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80086ec:	3b01      	subs	r3, #1
 80086ee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80086f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f3      	bne.n	80086e2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80086fa:	7dbb      	ldrb	r3, [r7, #22]
 80086fc:	091b      	lsrs	r3, r3, #4
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	461a      	mov	r2, r3
 8008702:	2310      	movs	r3, #16
 8008704:	fa03 f202 	lsl.w	r2, r3, r2
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800870c:	2300      	movs	r3, #0
 800870e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008712:	e098      	b.n	8008846 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008714:	2100      	movs	r1, #0
 8008716:	2009      	movs	r0, #9
 8008718:	f7ff fce7 	bl	80080ea <send_cmd>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	f040 8091 	bne.w	8008846 <USER_SPI_ioctl+0x2b6>
 8008724:	f107 030c 	add.w	r3, r7, #12
 8008728:	2110      	movs	r1, #16
 800872a:	4618      	mov	r0, r3
 800872c:	f7ff fc82 	bl	8008034 <rcvr_datablock>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	f000 8087 	beq.w	8008846 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008738:	4b4c      	ldr	r3, [pc, #304]	@ (800886c <USER_SPI_ioctl+0x2dc>)
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	f003 0302 	and.w	r3, r3, #2
 8008740:	2b00      	cmp	r3, #0
 8008742:	d012      	beq.n	800876a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008744:	7dbb      	ldrb	r3, [r7, #22]
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800874c:	7dfa      	ldrb	r2, [r7, #23]
 800874e:	09d2      	lsrs	r2, r2, #7
 8008750:	b2d2      	uxtb	r2, r2
 8008752:	4413      	add	r3, r2
 8008754:	1c5a      	adds	r2, r3, #1
 8008756:	7e7b      	ldrb	r3, [r7, #25]
 8008758:	099b      	lsrs	r3, r3, #6
 800875a:	b2db      	uxtb	r3, r3
 800875c:	3b01      	subs	r3, #1
 800875e:	fa02 f303 	lsl.w	r3, r2, r3
 8008762:	461a      	mov	r2, r3
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	e013      	b.n	8008792 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800876a:	7dbb      	ldrb	r3, [r7, #22]
 800876c:	109b      	asrs	r3, r3, #2
 800876e:	b29b      	uxth	r3, r3
 8008770:	f003 031f 	and.w	r3, r3, #31
 8008774:	3301      	adds	r3, #1
 8008776:	7dfa      	ldrb	r2, [r7, #23]
 8008778:	00d2      	lsls	r2, r2, #3
 800877a:	f002 0218 	and.w	r2, r2, #24
 800877e:	7df9      	ldrb	r1, [r7, #23]
 8008780:	0949      	lsrs	r1, r1, #5
 8008782:	b2c9      	uxtb	r1, r1
 8008784:	440a      	add	r2, r1
 8008786:	3201      	adds	r2, #1
 8008788:	fb02 f303 	mul.w	r3, r2, r3
 800878c:	461a      	mov	r2, r3
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008792:	2300      	movs	r3, #0
 8008794:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008798:	e055      	b.n	8008846 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800879a:	4b34      	ldr	r3, [pc, #208]	@ (800886c <USER_SPI_ioctl+0x2dc>)
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	f003 0306 	and.w	r3, r3, #6
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d051      	beq.n	800884a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80087a6:	f107 020c 	add.w	r2, r7, #12
 80087aa:	79fb      	ldrb	r3, [r7, #7]
 80087ac:	210b      	movs	r1, #11
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7ff feee 	bl	8008590 <USER_SPI_ioctl>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d149      	bne.n	800884e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80087ba:	7b3b      	ldrb	r3, [r7, #12]
 80087bc:	099b      	lsrs	r3, r3, #6
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d104      	bne.n	80087ce <USER_SPI_ioctl+0x23e>
 80087c4:	7dbb      	ldrb	r3, [r7, #22]
 80087c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d041      	beq.n	8008852 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	623b      	str	r3, [r7, #32]
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80087de:	4b23      	ldr	r3, [pc, #140]	@ (800886c <USER_SPI_ioctl+0x2dc>)
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	f003 0308 	and.w	r3, r3, #8
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d105      	bne.n	80087f6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80087ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ec:	025b      	lsls	r3, r3, #9
 80087ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f2:	025b      	lsls	r3, r3, #9
 80087f4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80087f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087f8:	2020      	movs	r0, #32
 80087fa:	f7ff fc76 	bl	80080ea <send_cmd>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d128      	bne.n	8008856 <USER_SPI_ioctl+0x2c6>
 8008804:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008806:	2021      	movs	r0, #33	@ 0x21
 8008808:	f7ff fc6f 	bl	80080ea <send_cmd>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d121      	bne.n	8008856 <USER_SPI_ioctl+0x2c6>
 8008812:	2100      	movs	r1, #0
 8008814:	2026      	movs	r0, #38	@ 0x26
 8008816:	f7ff fc68 	bl	80080ea <send_cmd>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d11a      	bne.n	8008856 <USER_SPI_ioctl+0x2c6>
 8008820:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008824:	f7ff fbb6 	bl	8007f94 <wait_ready>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d013      	beq.n	8008856 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800882e:	2300      	movs	r3, #0
 8008830:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008834:	e00f      	b.n	8008856 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008836:	2304      	movs	r3, #4
 8008838:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800883c:	e00c      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		break;
 800883e:	bf00      	nop
 8008840:	e00a      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		break;
 8008842:	bf00      	nop
 8008844:	e008      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		break;
 8008846:	bf00      	nop
 8008848:	e006      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800884a:	bf00      	nop
 800884c:	e004      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800884e:	bf00      	nop
 8008850:	e002      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008852:	bf00      	nop
 8008854:	e000      	b.n	8008858 <USER_SPI_ioctl+0x2c8>
		break;
 8008856:	bf00      	nop
	}

	despiselect();
 8008858:	f7ff fbc0 	bl	8007fdc <despiselect>

	return res;
 800885c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008860:	4618      	mov	r0, r3
 8008862:	3730      	adds	r7, #48	@ 0x30
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20000008 	.word	0x20000008
 800886c:	2000297c 	.word	0x2000297c

08008870 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008870:	480d      	ldr	r0, [pc, #52]	@ (80088a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008872:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8008874:	f7fc fdf8 	bl	8005468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008878:	480c      	ldr	r0, [pc, #48]	@ (80088ac <LoopForever+0x6>)
  ldr r1, =_edata
 800887a:	490d      	ldr	r1, [pc, #52]	@ (80088b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800887c:	4a0d      	ldr	r2, [pc, #52]	@ (80088b4 <LoopForever+0xe>)
  movs r3, #0
 800887e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008880:	e002      	b.n	8008888 <LoopCopyDataInit>

08008882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008886:	3304      	adds	r3, #4

08008888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800888a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800888c:	d3f9      	bcc.n	8008882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800888e:	4a0a      	ldr	r2, [pc, #40]	@ (80088b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008890:	4c0a      	ldr	r4, [pc, #40]	@ (80088bc <LoopForever+0x16>)
  movs r3, #0
 8008892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008894:	e001      	b.n	800889a <LoopFillZerobss>

08008896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008898:	3204      	adds	r2, #4

0800889a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800889a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800889c:	d3fb      	bcc.n	8008896 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800889e:	f010 fafb 	bl	8018e98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80088a2:	f7fb fd9f 	bl	80043e4 <main>

080088a6 <LoopForever>:

LoopForever:
    b LoopForever
 80088a6:	e7fe      	b.n	80088a6 <LoopForever>
  ldr   r0, =_estack
 80088a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80088ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80088b0:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80088b4:	0801d70c 	.word	0x0801d70c
  ldr r2, =_sbss
 80088b8:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80088bc:	20003ee0 	.word	0x20003ee0

080088c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80088c0:	e7fe      	b.n	80088c0 <ADC1_2_IRQHandler>

080088c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b082      	sub	sp, #8
 80088c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80088cc:	2003      	movs	r0, #3
 80088ce:	f001 fd8b 	bl	800a3e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80088d2:	200f      	movs	r0, #15
 80088d4:	f000 f80e 	bl	80088f4 <HAL_InitTick>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d002      	beq.n	80088e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	71fb      	strb	r3, [r7, #7]
 80088e2:	e001      	b.n	80088e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80088e4:	f7fc fa2c 	bl	8004d40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80088e8:	79fb      	ldrb	r3, [r7, #7]

}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3708      	adds	r7, #8
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
	...

080088f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008900:	4b16      	ldr	r3, [pc, #88]	@ (800895c <HAL_InitTick+0x68>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d022      	beq.n	800894e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008908:	4b15      	ldr	r3, [pc, #84]	@ (8008960 <HAL_InitTick+0x6c>)
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	4b13      	ldr	r3, [pc, #76]	@ (800895c <HAL_InitTick+0x68>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008914:	fbb1 f3f3 	udiv	r3, r1, r3
 8008918:	fbb2 f3f3 	udiv	r3, r2, r3
 800891c:	4618      	mov	r0, r3
 800891e:	f001 fd96 	bl	800a44e <HAL_SYSTICK_Config>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10f      	bne.n	8008948 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2b0f      	cmp	r3, #15
 800892c:	d809      	bhi.n	8008942 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800892e:	2200      	movs	r2, #0
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	f04f 30ff 	mov.w	r0, #4294967295
 8008936:	f001 fd62 	bl	800a3fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800893a:	4a0a      	ldr	r2, [pc, #40]	@ (8008964 <HAL_InitTick+0x70>)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	e007      	b.n	8008952 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	73fb      	strb	r3, [r7, #15]
 8008946:	e004      	b.n	8008952 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	73fb      	strb	r3, [r7, #15]
 800894c:	e001      	b.n	8008952 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008952:	7bfb      	ldrb	r3, [r7, #15]
}
 8008954:	4618      	mov	r0, r3
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20000010 	.word	0x20000010
 8008960:	20000004 	.word	0x20000004
 8008964:	2000000c 	.word	0x2000000c

08008968 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008968:	b480      	push	{r7}
 800896a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800896c:	4b05      	ldr	r3, [pc, #20]	@ (8008984 <HAL_IncTick+0x1c>)
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	4b05      	ldr	r3, [pc, #20]	@ (8008988 <HAL_IncTick+0x20>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4413      	add	r3, r2
 8008976:	4a03      	ldr	r2, [pc, #12]	@ (8008984 <HAL_IncTick+0x1c>)
 8008978:	6013      	str	r3, [r2, #0]
}
 800897a:	bf00      	nop
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr
 8008984:	20002988 	.word	0x20002988
 8008988:	20000010 	.word	0x20000010

0800898c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800898c:	b480      	push	{r7}
 800898e:	af00      	add	r7, sp, #0
  return uwTick;
 8008990:	4b03      	ldr	r3, [pc, #12]	@ (80089a0 <HAL_GetTick+0x14>)
 8008992:	681b      	ldr	r3, [r3, #0]
}
 8008994:	4618      	mov	r0, r3
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	20002988 	.word	0x20002988

080089a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80089ac:	f7ff ffee 	bl	800898c <HAL_GetTick>
 80089b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089bc:	d004      	beq.n	80089c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80089be:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <HAL_Delay+0x40>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	4413      	add	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80089c8:	bf00      	nop
 80089ca:	f7ff ffdf 	bl	800898c <HAL_GetTick>
 80089ce:	4602      	mov	r2, r0
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	1ad3      	subs	r3, r2, r3
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d8f7      	bhi.n	80089ca <HAL_Delay+0x26>
  {
  }
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	20000010 	.word	0x20000010

080089e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	431a      	orrs	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	609a      	str	r2, [r3, #8]
}
 8008a02:	bf00      	nop
 8008a04:	370c      	adds	r7, #12
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr

08008a0e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b083      	sub	sp, #12
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
 8008a16:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	431a      	orrs	r2, r3
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	609a      	str	r2, [r3, #8]
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	689b      	ldr	r3, [r3, #8]
 8008a40:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	607a      	str	r2, [r7, #4]
 8008a5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	3360      	adds	r3, #96	@ 0x60
 8008a62:	461a      	mov	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	4b08      	ldr	r3, [pc, #32]	@ (8008a94 <LL_ADC_SetOffset+0x44>)
 8008a72:	4013      	ands	r3, r2
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008a88:	bf00      	nop
 8008a8a:	371c      	adds	r7, #28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	03fff000 	.word	0x03fff000

08008a98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3360      	adds	r3, #96	@ 0x60
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	4413      	add	r3, r2
 8008aae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b087      	sub	sp, #28
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	3360      	adds	r3, #96	@ 0x60
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4413      	add	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	431a      	orrs	r2, r3
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008aee:	bf00      	nop
 8008af0:	371c      	adds	r7, #28
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr

08008afa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008afa:	b480      	push	{r7}
 8008afc:	b087      	sub	sp, #28
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	60f8      	str	r0, [r7, #12]
 8008b02:	60b9      	str	r1, [r7, #8]
 8008b04:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3360      	adds	r3, #96	@ 0x60
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	4413      	add	r3, r2
 8008b12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	431a      	orrs	r2, r3
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008b24:	bf00      	nop
 8008b26:	371c      	adds	r7, #28
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr

08008b30 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b087      	sub	sp, #28
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3360      	adds	r3, #96	@ 0x60
 8008b40:	461a      	mov	r2, r3
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	4413      	add	r3, r2
 8008b48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	431a      	orrs	r2, r3
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008b5a:	bf00      	nop
 8008b5c:	371c      	adds	r7, #28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008b66:	b480      	push	{r7}
 8008b68:	b083      	sub	sp, #12
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	695b      	ldr	r3, [r3, #20]
 8008b74:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	431a      	orrs	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	615a      	str	r2, [r3, #20]
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d101      	bne.n	8008ba4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e000      	b.n	8008ba6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr

08008bb2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008bb2:	b480      	push	{r7}
 8008bb4:	b087      	sub	sp, #28
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	60f8      	str	r0, [r7, #12]
 8008bba:	60b9      	str	r1, [r7, #8]
 8008bbc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	3330      	adds	r3, #48	@ 0x30
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	0a1b      	lsrs	r3, r3, #8
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	f003 030c 	and.w	r3, r3, #12
 8008bce:	4413      	add	r3, r2
 8008bd0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	f003 031f 	and.w	r3, r3, #31
 8008bdc:	211f      	movs	r1, #31
 8008bde:	fa01 f303 	lsl.w	r3, r1, r3
 8008be2:	43db      	mvns	r3, r3
 8008be4:	401a      	ands	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	0e9b      	lsrs	r3, r3, #26
 8008bea:	f003 011f 	and.w	r1, r3, #31
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f003 031f 	and.w	r3, r3, #31
 8008bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8008bf8:	431a      	orrs	r2, r3
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008bfe:	bf00      	nop
 8008c00:	371c      	adds	r7, #28
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008c0a:	b480      	push	{r7}
 8008c0c:	b087      	sub	sp, #28
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	3314      	adds	r3, #20
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	0e5b      	lsrs	r3, r3, #25
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	f003 0304 	and.w	r3, r3, #4
 8008c26:	4413      	add	r3, r2
 8008c28:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	681a      	ldr	r2, [r3, #0]
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	0d1b      	lsrs	r3, r3, #20
 8008c32:	f003 031f 	and.w	r3, r3, #31
 8008c36:	2107      	movs	r1, #7
 8008c38:	fa01 f303 	lsl.w	r3, r1, r3
 8008c3c:	43db      	mvns	r3, r3
 8008c3e:	401a      	ands	r2, r3
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	0d1b      	lsrs	r3, r3, #20
 8008c44:	f003 031f 	and.w	r3, r3, #31
 8008c48:	6879      	ldr	r1, [r7, #4]
 8008c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c4e:	431a      	orrs	r2, r3
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008c54:	bf00      	nop
 8008c56:	371c      	adds	r7, #28
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b085      	sub	sp, #20
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	60f8      	str	r0, [r7, #12]
 8008c68:	60b9      	str	r1, [r7, #8]
 8008c6a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c78:	43db      	mvns	r3, r3
 8008c7a:	401a      	ands	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f003 0318 	and.w	r3, r3, #24
 8008c82:	4908      	ldr	r1, [pc, #32]	@ (8008ca4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008c84:	40d9      	lsrs	r1, r3
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	400b      	ands	r3, r1
 8008c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c8e:	431a      	orrs	r2, r3
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008c96:	bf00      	nop
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	0007ffff 	.word	0x0007ffff

08008ca8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	f003 031f 	and.w	r3, r3, #31
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	370c      	adds	r7, #12
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008cf0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	6093      	str	r3, [r2, #8]
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d18:	d101      	bne.n	8008d1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e000      	b.n	8008d20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b083      	sub	sp, #12
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008d3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008d40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008d48:	bf00      	nop
 8008d4a:	370c      	adds	r7, #12
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d68:	d101      	bne.n	8008d6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e000      	b.n	8008d70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	370c      	adds	r7, #12
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr

08008d7c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008d90:	f043 0201 	orr.w	r2, r3, #1
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008d98:	bf00      	nop
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008db4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008db8:	f043 0202 	orr.w	r2, r3, #2
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008dc0:	bf00      	nop
 8008dc2:	370c      	adds	r7, #12
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f003 0301 	and.w	r3, r3, #1
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d101      	bne.n	8008de4 <LL_ADC_IsEnabled+0x18>
 8008de0:	2301      	movs	r3, #1
 8008de2:	e000      	b.n	8008de6 <LL_ADC_IsEnabled+0x1a>
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	370c      	adds	r7, #12
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr

08008df2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b083      	sub	sp, #12
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	f003 0302 	and.w	r3, r3, #2
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d101      	bne.n	8008e0a <LL_ADC_IsDisableOngoing+0x18>
 8008e06:	2301      	movs	r3, #1
 8008e08:	e000      	b.n	8008e0c <LL_ADC_IsDisableOngoing+0x1a>
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008e2c:	f043 0204 	orr.w	r2, r3, #4
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b083      	sub	sp, #12
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008e54:	f043 0210 	orr.w	r2, r3, #16
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008e5c:	bf00      	nop
 8008e5e:	370c      	adds	r7, #12
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	689b      	ldr	r3, [r3, #8]
 8008e74:	f003 0304 	and.w	r3, r3, #4
 8008e78:	2b04      	cmp	r3, #4
 8008e7a:	d101      	bne.n	8008e80 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e000      	b.n	8008e82 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	370c      	adds	r7, #12
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b083      	sub	sp, #12
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e9e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008ea2:	f043 0220 	orr.w	r2, r3, #32
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008eaa:	bf00      	nop
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008eb6:	b480      	push	{r7}
 8008eb8:	b083      	sub	sp, #12
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	f003 0308 	and.w	r3, r3, #8
 8008ec6:	2b08      	cmp	r3, #8
 8008ec8:	d101      	bne.n	8008ece <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e000      	b.n	8008ed0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	370c      	adds	r7, #12
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008edc:	b590      	push	{r4, r7, lr}
 8008ede:	b089      	sub	sp, #36	@ 0x24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d101      	bne.n	8008ef6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e167      	b.n	80091c6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	695b      	ldr	r3, [r3, #20]
 8008efa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d109      	bne.n	8008f18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7fb ff3f 	bl	8004d88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7ff fef1 	bl	8008d04 <LL_ADC_IsDeepPowerDownEnabled>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d004      	beq.n	8008f32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7ff fed7 	bl	8008ce0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff ff0c 	bl	8008d54 <LL_ADC_IsInternalRegulatorEnabled>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d115      	bne.n	8008f6e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7ff fef0 	bl	8008d2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008f4c:	4ba0      	ldr	r3, [pc, #640]	@ (80091d0 <HAL_ADC_Init+0x2f4>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	099b      	lsrs	r3, r3, #6
 8008f52:	4aa0      	ldr	r2, [pc, #640]	@ (80091d4 <HAL_ADC_Init+0x2f8>)
 8008f54:	fba2 2303 	umull	r2, r3, r2, r3
 8008f58:	099b      	lsrs	r3, r3, #6
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	005b      	lsls	r3, r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008f60:	e002      	b.n	8008f68 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3b01      	subs	r3, #1
 8008f66:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1f9      	bne.n	8008f62 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7ff feee 	bl	8008d54 <LL_ADC_IsInternalRegulatorEnabled>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d10d      	bne.n	8008f9a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f82:	f043 0210 	orr.w	r2, r3, #16
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f8e:	f043 0201 	orr.w	r2, r3, #1
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7ff ff62 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 8008fa4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008faa:	f003 0310 	and.w	r3, r3, #16
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f040 8100 	bne.w	80091b4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f040 80fc 	bne.w	80091b4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fc0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008fc4:	f043 0202 	orr.w	r2, r3, #2
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f7ff fefb 	bl	8008dcc <LL_ADC_IsEnabled>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d111      	bne.n	8009000 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008fdc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008fe0:	f7ff fef4 	bl	8008dcc <LL_ADC_IsEnabled>
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	487c      	ldr	r0, [pc, #496]	@ (80091d8 <HAL_ADC_Init+0x2fc>)
 8008fe8:	f7ff fef0 	bl	8008dcc <LL_ADC_IsEnabled>
 8008fec:	4603      	mov	r3, r0
 8008fee:	4323      	orrs	r3, r4
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d105      	bne.n	8009000 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	4878      	ldr	r0, [pc, #480]	@ (80091dc <HAL_ADC_Init+0x300>)
 8008ffc:	f7ff fcf4 	bl	80089e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	7f5b      	ldrb	r3, [r3, #29]
 8009004:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800900a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009010:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8009016:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800901e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009020:	4313      	orrs	r3, r2
 8009022:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800902a:	2b01      	cmp	r3, #1
 800902c:	d106      	bne.n	800903c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009032:	3b01      	subs	r3, #1
 8009034:	045b      	lsls	r3, r3, #17
 8009036:	69ba      	ldr	r2, [r7, #24]
 8009038:	4313      	orrs	r3, r2
 800903a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009040:	2b00      	cmp	r3, #0
 8009042:	d009      	beq.n	8009058 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009048:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009050:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009052:	69ba      	ldr	r2, [r7, #24]
 8009054:	4313      	orrs	r3, r2
 8009056:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68da      	ldr	r2, [r3, #12]
 800905e:	4b60      	ldr	r3, [pc, #384]	@ (80091e0 <HAL_ADC_Init+0x304>)
 8009060:	4013      	ands	r3, r2
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	6812      	ldr	r2, [r2, #0]
 8009066:	69b9      	ldr	r1, [r7, #24]
 8009068:	430b      	orrs	r3, r1
 800906a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	430a      	orrs	r2, r1
 8009080:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4618      	mov	r0, r3
 8009088:	f7ff ff15 	bl	8008eb6 <LL_ADC_INJ_IsConversionOngoing>
 800908c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d16d      	bne.n	8009170 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d16a      	bne.n	8009170 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800909e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090a6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80090a8:	4313      	orrs	r3, r2
 80090aa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80090b6:	f023 0302 	bic.w	r3, r3, #2
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	6812      	ldr	r2, [r2, #0]
 80090be:	69b9      	ldr	r1, [r7, #24]
 80090c0:	430b      	orrs	r3, r1
 80090c2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d017      	beq.n	80090fc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	691a      	ldr	r2, [r3, #16]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80090da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80090e4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80090e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	6911      	ldr	r1, [r2, #16]
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	6812      	ldr	r2, [r2, #0]
 80090f4:	430b      	orrs	r3, r1
 80090f6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80090fa:	e013      	b.n	8009124 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	691a      	ldr	r2, [r3, #16]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800910a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	6812      	ldr	r2, [r2, #0]
 8009118:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800911c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009120:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800912a:	2b01      	cmp	r3, #1
 800912c:	d118      	bne.n	8009160 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	691b      	ldr	r3, [r3, #16]
 8009134:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009138:	f023 0304 	bic.w	r3, r3, #4
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009144:	4311      	orrs	r1, r2
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800914a:	4311      	orrs	r1, r2
 800914c:	687a      	ldr	r2, [r7, #4]
 800914e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009150:	430a      	orrs	r2, r1
 8009152:	431a      	orrs	r2, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f042 0201 	orr.w	r2, r2, #1
 800915c:	611a      	str	r2, [r3, #16]
 800915e:	e007      	b.n	8009170 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	691a      	ldr	r2, [r3, #16]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f022 0201 	bic.w	r2, r2, #1
 800916e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	695b      	ldr	r3, [r3, #20]
 8009174:	2b01      	cmp	r3, #1
 8009176:	d10c      	bne.n	8009192 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800917e:	f023 010f 	bic.w	r1, r3, #15
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	1e5a      	subs	r2, r3, #1
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	430a      	orrs	r2, r1
 800918e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009190:	e007      	b.n	80091a2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f022 020f 	bic.w	r2, r2, #15
 80091a0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091a6:	f023 0303 	bic.w	r3, r3, #3
 80091aa:	f043 0201 	orr.w	r2, r3, #1
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80091b2:	e007      	b.n	80091c4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b8:	f043 0210 	orr.w	r2, r3, #16
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80091c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3724      	adds	r7, #36	@ 0x24
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd90      	pop	{r4, r7, pc}
 80091ce:	bf00      	nop
 80091d0:	20000004 	.word	0x20000004
 80091d4:	053e2d63 	.word	0x053e2d63
 80091d8:	50000100 	.word	0x50000100
 80091dc:	50000300 	.word	0x50000300
 80091e0:	fff04007 	.word	0xfff04007

080091e4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b086      	sub	sp, #24
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80091ec:	4859      	ldr	r0, [pc, #356]	@ (8009354 <HAL_ADC_Start+0x170>)
 80091ee:	f7ff fd5b 	bl	8008ca8 <LL_ADC_GetMultimode>
 80091f2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4618      	mov	r0, r3
 80091fa:	f7ff fe35 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b00      	cmp	r3, #0
 8009202:	f040 809f 	bne.w	8009344 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800920c:	2b01      	cmp	r3, #1
 800920e:	d101      	bne.n	8009214 <HAL_ADC_Start+0x30>
 8009210:	2302      	movs	r3, #2
 8009212:	e09a      	b.n	800934a <HAL_ADC_Start+0x166>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2201      	movs	r2, #1
 8009218:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 fe63 	bl	8009ee8 <ADC_Enable>
 8009222:	4603      	mov	r3, r0
 8009224:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009226:	7dfb      	ldrb	r3, [r7, #23]
 8009228:	2b00      	cmp	r3, #0
 800922a:	f040 8086 	bne.w	800933a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009232:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009236:	f023 0301 	bic.w	r3, r3, #1
 800923a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a44      	ldr	r2, [pc, #272]	@ (8009358 <HAL_ADC_Start+0x174>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d002      	beq.n	8009252 <HAL_ADC_Start+0x6e>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	e001      	b.n	8009256 <HAL_ADC_Start+0x72>
 8009252:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6812      	ldr	r2, [r2, #0]
 800925a:	4293      	cmp	r3, r2
 800925c:	d002      	beq.n	8009264 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d105      	bne.n	8009270 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009268:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009274:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800927c:	d106      	bne.n	800928c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009282:	f023 0206 	bic.w	r2, r3, #6
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	661a      	str	r2, [r3, #96]	@ 0x60
 800928a:	e002      	b.n	8009292 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	221c      	movs	r2, #28
 8009298:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a2c      	ldr	r2, [pc, #176]	@ (8009358 <HAL_ADC_Start+0x174>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d002      	beq.n	80092b2 <HAL_ADC_Start+0xce>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	e001      	b.n	80092b6 <HAL_ADC_Start+0xd2>
 80092b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	6812      	ldr	r2, [r2, #0]
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d008      	beq.n	80092d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d005      	beq.n	80092d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	2b05      	cmp	r3, #5
 80092c8:	d002      	beq.n	80092d0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	2b09      	cmp	r3, #9
 80092ce:	d114      	bne.n	80092fa <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
 80092d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d007      	beq.n	80092ee <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80092e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7ff fd90 	bl	8008e18 <LL_ADC_REG_StartConversion>
 80092f8:	e026      	b.n	8009348 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a13      	ldr	r2, [pc, #76]	@ (8009358 <HAL_ADC_Start+0x174>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d002      	beq.n	8009316 <HAL_ADC_Start+0x132>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	e001      	b.n	800931a <HAL_ADC_Start+0x136>
 8009316:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800931a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00f      	beq.n	8009348 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800932c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009330:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009338:	e006      	b.n	8009348 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8009342:	e001      	b.n	8009348 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009344:	2302      	movs	r3, #2
 8009346:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009348:	7dfb      	ldrb	r3, [r7, #23]
}
 800934a:	4618      	mov	r0, r3
 800934c:	3718      	adds	r7, #24
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	50000300 	.word	0x50000300
 8009358:	50000100 	.word	0x50000100

0800935c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800936a:	2b01      	cmp	r3, #1
 800936c:	d101      	bne.n	8009372 <HAL_ADC_Stop+0x16>
 800936e:	2302      	movs	r3, #2
 8009370:	e023      	b.n	80093ba <HAL_ADC_Stop+0x5e>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2201      	movs	r2, #1
 8009376:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800937a:	2103      	movs	r1, #3
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fcf7 	bl	8009d70 <ADC_ConversionStop>
 8009382:	4603      	mov	r3, r0
 8009384:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009386:	7bfb      	ldrb	r3, [r7, #15]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d111      	bne.n	80093b0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 fe31 	bl	8009ff4 <ADC_Disable>
 8009392:	4603      	mov	r3, r0
 8009394:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009396:	7bfb      	ldrb	r3, [r7, #15]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d109      	bne.n	80093b0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80093a4:	f023 0301 	bic.w	r3, r3, #1
 80093a8:	f043 0201 	orr.w	r2, r3, #1
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3710      	adds	r7, #16
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
	...

080093c4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b088      	sub	sp, #32
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80093ce:	4867      	ldr	r0, [pc, #412]	@ (800956c <HAL_ADC_PollForConversion+0x1a8>)
 80093d0:	f7ff fc6a 	bl	8008ca8 <LL_ADC_GetMultimode>
 80093d4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	2b08      	cmp	r3, #8
 80093dc:	d102      	bne.n	80093e4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80093de:	2308      	movs	r3, #8
 80093e0:	61fb      	str	r3, [r7, #28]
 80093e2:	e02a      	b.n	800943a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d005      	beq.n	80093f6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	2b05      	cmp	r3, #5
 80093ee:	d002      	beq.n	80093f6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	2b09      	cmp	r3, #9
 80093f4:	d111      	bne.n	800941a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68db      	ldr	r3, [r3, #12]
 80093fc:	f003 0301 	and.w	r3, r3, #1
 8009400:	2b00      	cmp	r3, #0
 8009402:	d007      	beq.n	8009414 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009408:	f043 0220 	orr.w	r2, r3, #32
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e0a6      	b.n	8009562 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009414:	2304      	movs	r3, #4
 8009416:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8009418:	e00f      	b.n	800943a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800941a:	4854      	ldr	r0, [pc, #336]	@ (800956c <HAL_ADC_PollForConversion+0x1a8>)
 800941c:	f7ff fc52 	bl	8008cc4 <LL_ADC_GetMultiDMATransfer>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d007      	beq.n	8009436 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800942a:	f043 0220 	orr.w	r2, r3, #32
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e095      	b.n	8009562 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8009436:	2304      	movs	r3, #4
 8009438:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800943a:	f7ff faa7 	bl	800898c <HAL_GetTick>
 800943e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009440:	e021      	b.n	8009486 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009448:	d01d      	beq.n	8009486 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800944a:	f7ff fa9f 	bl	800898c <HAL_GetTick>
 800944e:	4602      	mov	r2, r0
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	1ad3      	subs	r3, r2, r3
 8009454:	683a      	ldr	r2, [r7, #0]
 8009456:	429a      	cmp	r2, r3
 8009458:	d302      	bcc.n	8009460 <HAL_ADC_PollForConversion+0x9c>
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d112      	bne.n	8009486 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	4013      	ands	r3, r2
 800946a:	2b00      	cmp	r3, #0
 800946c:	d10b      	bne.n	8009486 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009472:	f043 0204 	orr.w	r2, r3, #4
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009482:	2303      	movs	r3, #3
 8009484:	e06d      	b.n	8009562 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	4013      	ands	r3, r2
 8009490:	2b00      	cmp	r3, #0
 8009492:	d0d6      	beq.n	8009442 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009498:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7ff fb71 	bl	8008b8c <LL_ADC_REG_IsTriggerSourceSWStart>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d01c      	beq.n	80094ea <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	7f5b      	ldrb	r3, [r3, #29]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d118      	bne.n	80094ea <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f003 0308 	and.w	r3, r3, #8
 80094c2:	2b08      	cmp	r3, #8
 80094c4:	d111      	bne.n	80094ea <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094ca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d105      	bne.n	80094ea <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094e2:	f043 0201 	orr.w	r2, r3, #1
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a20      	ldr	r2, [pc, #128]	@ (8009570 <HAL_ADC_PollForConversion+0x1ac>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d002      	beq.n	80094fa <HAL_ADC_PollForConversion+0x136>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	e001      	b.n	80094fe <HAL_ADC_PollForConversion+0x13a>
 80094fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	6812      	ldr	r2, [r2, #0]
 8009502:	4293      	cmp	r3, r2
 8009504:	d008      	beq.n	8009518 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d005      	beq.n	8009518 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	2b05      	cmp	r3, #5
 8009510:	d002      	beq.n	8009518 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2b09      	cmp	r3, #9
 8009516:	d104      	bne.n	8009522 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	61bb      	str	r3, [r7, #24]
 8009520:	e00d      	b.n	800953e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a12      	ldr	r2, [pc, #72]	@ (8009570 <HAL_ADC_PollForConversion+0x1ac>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d002      	beq.n	8009532 <HAL_ADC_PollForConversion+0x16e>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	e001      	b.n	8009536 <HAL_ADC_PollForConversion+0x172>
 8009532:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009536:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	68db      	ldr	r3, [r3, #12]
 800953c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	2b08      	cmp	r3, #8
 8009542:	d104      	bne.n	800954e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	2208      	movs	r2, #8
 800954a:	601a      	str	r2, [r3, #0]
 800954c:	e008      	b.n	8009560 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009554:	2b00      	cmp	r3, #0
 8009556:	d103      	bne.n	8009560 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	220c      	movs	r2, #12
 800955e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	3720      	adds	r7, #32
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	50000300 	.word	0x50000300
 8009570:	50000100 	.word	0x50000100

08009574 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009582:	4618      	mov	r0, r3
 8009584:	370c      	adds	r7, #12
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr
	...

08009590 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b0b6      	sub	sp, #216	@ 0xd8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800959a:	2300      	movs	r3, #0
 800959c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80095a0:	2300      	movs	r3, #0
 80095a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d101      	bne.n	80095b2 <HAL_ADC_ConfigChannel+0x22>
 80095ae:	2302      	movs	r3, #2
 80095b0:	e3c8      	b.n	8009d44 <HAL_ADC_ConfigChannel+0x7b4>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4618      	mov	r0, r3
 80095c0:	f7ff fc52 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	f040 83ad 	bne.w	8009d26 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	6859      	ldr	r1, [r3, #4]
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	461a      	mov	r2, r3
 80095da:	f7ff faea 	bl	8008bb2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7ff fc40 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 80095e8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4618      	mov	r0, r3
 80095f2:	f7ff fc60 	bl	8008eb6 <LL_ADC_INJ_IsConversionOngoing>
 80095f6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80095fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	f040 81d9 	bne.w	80099b6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009604:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009608:	2b00      	cmp	r3, #0
 800960a:	f040 81d4 	bne.w	80099b6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009616:	d10f      	bne.n	8009638 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6818      	ldr	r0, [r3, #0]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2200      	movs	r2, #0
 8009622:	4619      	mov	r1, r3
 8009624:	f7ff faf1 	bl	8008c0a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8009630:	4618      	mov	r0, r3
 8009632:	f7ff fa98 	bl	8008b66 <LL_ADC_SetSamplingTimeCommonConfig>
 8009636:	e00e      	b.n	8009656 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6818      	ldr	r0, [r3, #0]
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	6819      	ldr	r1, [r3, #0]
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	461a      	mov	r2, r3
 8009646:	f7ff fae0 	bl	8008c0a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2100      	movs	r1, #0
 8009650:	4618      	mov	r0, r3
 8009652:	f7ff fa88 	bl	8008b66 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	695a      	ldr	r2, [r3, #20]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	08db      	lsrs	r3, r3, #3
 8009662:	f003 0303 	and.w	r3, r3, #3
 8009666:	005b      	lsls	r3, r3, #1
 8009668:	fa02 f303 	lsl.w	r3, r2, r3
 800966c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	691b      	ldr	r3, [r3, #16]
 8009674:	2b04      	cmp	r3, #4
 8009676:	d022      	beq.n	80096be <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6818      	ldr	r0, [r3, #0]
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	6919      	ldr	r1, [r3, #16]
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681a      	ldr	r2, [r3, #0]
 8009684:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009688:	f7ff f9e2 	bl	8008a50 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6818      	ldr	r0, [r3, #0]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	6919      	ldr	r1, [r3, #16]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	699b      	ldr	r3, [r3, #24]
 8009698:	461a      	mov	r2, r3
 800969a:	f7ff fa2e 	bl	8008afa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6818      	ldr	r0, [r3, #0]
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d102      	bne.n	80096b4 <HAL_ADC_ConfigChannel+0x124>
 80096ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096b2:	e000      	b.n	80096b6 <HAL_ADC_ConfigChannel+0x126>
 80096b4:	2300      	movs	r3, #0
 80096b6:	461a      	mov	r2, r3
 80096b8:	f7ff fa3a 	bl	8008b30 <LL_ADC_SetOffsetSaturation>
 80096bc:	e17b      	b.n	80099b6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2100      	movs	r1, #0
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7ff f9e7 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 80096ca:	4603      	mov	r3, r0
 80096cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d10a      	bne.n	80096ea <HAL_ADC_ConfigChannel+0x15a>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2100      	movs	r1, #0
 80096da:	4618      	mov	r0, r3
 80096dc:	f7ff f9dc 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 80096e0:	4603      	mov	r3, r0
 80096e2:	0e9b      	lsrs	r3, r3, #26
 80096e4:	f003 021f 	and.w	r2, r3, #31
 80096e8:	e01e      	b.n	8009728 <HAL_ADC_ConfigChannel+0x198>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2100      	movs	r1, #0
 80096f0:	4618      	mov	r0, r3
 80096f2:	f7ff f9d1 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 80096f6:	4603      	mov	r3, r0
 80096f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009700:	fa93 f3a3 	rbit	r3, r3
 8009704:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800970c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009710:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009714:	2b00      	cmp	r3, #0
 8009716:	d101      	bne.n	800971c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8009718:	2320      	movs	r3, #32
 800971a:	e004      	b.n	8009726 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800971c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009720:	fab3 f383 	clz	r3, r3
 8009724:	b2db      	uxtb	r3, r3
 8009726:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009730:	2b00      	cmp	r3, #0
 8009732:	d105      	bne.n	8009740 <HAL_ADC_ConfigChannel+0x1b0>
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	0e9b      	lsrs	r3, r3, #26
 800973a:	f003 031f 	and.w	r3, r3, #31
 800973e:	e018      	b.n	8009772 <HAL_ADC_ConfigChannel+0x1e2>
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009748:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800974c:	fa93 f3a3 	rbit	r3, r3
 8009750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009754:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009758:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800975c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8009764:	2320      	movs	r3, #32
 8009766:	e004      	b.n	8009772 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8009768:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800976c:	fab3 f383 	clz	r3, r3
 8009770:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009772:	429a      	cmp	r2, r3
 8009774:	d106      	bne.n	8009784 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	2200      	movs	r2, #0
 800977c:	2100      	movs	r1, #0
 800977e:	4618      	mov	r0, r3
 8009780:	f7ff f9a0 	bl	8008ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2101      	movs	r1, #1
 800978a:	4618      	mov	r0, r3
 800978c:	f7ff f984 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 8009790:	4603      	mov	r3, r0
 8009792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10a      	bne.n	80097b0 <HAL_ADC_ConfigChannel+0x220>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2101      	movs	r1, #1
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7ff f979 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 80097a6:	4603      	mov	r3, r0
 80097a8:	0e9b      	lsrs	r3, r3, #26
 80097aa:	f003 021f 	and.w	r2, r3, #31
 80097ae:	e01e      	b.n	80097ee <HAL_ADC_ConfigChannel+0x25e>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2101      	movs	r1, #1
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff f96e 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 80097bc:	4603      	mov	r3, r0
 80097be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80097c6:	fa93 f3a3 	rbit	r3, r3
 80097ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80097ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80097d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d101      	bne.n	80097e2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80097de:	2320      	movs	r3, #32
 80097e0:	e004      	b.n	80097ec <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80097e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80097e6:	fab3 f383 	clz	r3, r3
 80097ea:	b2db      	uxtb	r3, r3
 80097ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d105      	bne.n	8009806 <HAL_ADC_ConfigChannel+0x276>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	0e9b      	lsrs	r3, r3, #26
 8009800:	f003 031f 	and.w	r3, r3, #31
 8009804:	e018      	b.n	8009838 <HAL_ADC_ConfigChannel+0x2a8>
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800980e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009812:	fa93 f3a3 	rbit	r3, r3
 8009816:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800981a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800981e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8009822:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009826:	2b00      	cmp	r3, #0
 8009828:	d101      	bne.n	800982e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800982a:	2320      	movs	r3, #32
 800982c:	e004      	b.n	8009838 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800982e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009832:	fab3 f383 	clz	r3, r3
 8009836:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009838:	429a      	cmp	r2, r3
 800983a:	d106      	bne.n	800984a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2200      	movs	r2, #0
 8009842:	2101      	movs	r1, #1
 8009844:	4618      	mov	r0, r3
 8009846:	f7ff f93d 	bl	8008ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2102      	movs	r1, #2
 8009850:	4618      	mov	r0, r3
 8009852:	f7ff f921 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 8009856:	4603      	mov	r3, r0
 8009858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800985c:	2b00      	cmp	r3, #0
 800985e:	d10a      	bne.n	8009876 <HAL_ADC_ConfigChannel+0x2e6>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2102      	movs	r1, #2
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff f916 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 800986c:	4603      	mov	r3, r0
 800986e:	0e9b      	lsrs	r3, r3, #26
 8009870:	f003 021f 	and.w	r2, r3, #31
 8009874:	e01e      	b.n	80098b4 <HAL_ADC_ConfigChannel+0x324>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	2102      	movs	r1, #2
 800987c:	4618      	mov	r0, r3
 800987e:	f7ff f90b 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 8009882:	4603      	mov	r3, r0
 8009884:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009888:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800988c:	fa93 f3a3 	rbit	r3, r3
 8009890:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009894:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009898:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800989c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d101      	bne.n	80098a8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80098a4:	2320      	movs	r3, #32
 80098a6:	e004      	b.n	80098b2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80098a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098ac:	fab3 f383 	clz	r3, r3
 80098b0:	b2db      	uxtb	r3, r3
 80098b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d105      	bne.n	80098cc <HAL_ADC_ConfigChannel+0x33c>
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	0e9b      	lsrs	r3, r3, #26
 80098c6:	f003 031f 	and.w	r3, r3, #31
 80098ca:	e016      	b.n	80098fa <HAL_ADC_ConfigChannel+0x36a>
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80098d8:	fa93 f3a3 	rbit	r3, r3
 80098dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80098de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80098e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d101      	bne.n	80098f0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80098ec:	2320      	movs	r3, #32
 80098ee:	e004      	b.n	80098fa <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80098f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80098f4:	fab3 f383 	clz	r3, r3
 80098f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d106      	bne.n	800990c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2200      	movs	r2, #0
 8009904:	2102      	movs	r1, #2
 8009906:	4618      	mov	r0, r3
 8009908:	f7ff f8dc 	bl	8008ac4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2103      	movs	r1, #3
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff f8c0 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 8009918:	4603      	mov	r3, r0
 800991a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800991e:	2b00      	cmp	r3, #0
 8009920:	d10a      	bne.n	8009938 <HAL_ADC_ConfigChannel+0x3a8>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	2103      	movs	r1, #3
 8009928:	4618      	mov	r0, r3
 800992a:	f7ff f8b5 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 800992e:	4603      	mov	r3, r0
 8009930:	0e9b      	lsrs	r3, r3, #26
 8009932:	f003 021f 	and.w	r2, r3, #31
 8009936:	e017      	b.n	8009968 <HAL_ADC_ConfigChannel+0x3d8>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2103      	movs	r1, #3
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff f8aa 	bl	8008a98 <LL_ADC_GetOffsetChannel>
 8009944:	4603      	mov	r3, r0
 8009946:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009948:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800994a:	fa93 f3a3 	rbit	r3, r3
 800994e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009950:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009952:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009954:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800995a:	2320      	movs	r3, #32
 800995c:	e003      	b.n	8009966 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800995e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009960:	fab3 f383 	clz	r3, r3
 8009964:	b2db      	uxtb	r3, r3
 8009966:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009970:	2b00      	cmp	r3, #0
 8009972:	d105      	bne.n	8009980 <HAL_ADC_ConfigChannel+0x3f0>
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	0e9b      	lsrs	r3, r3, #26
 800997a:	f003 031f 	and.w	r3, r3, #31
 800997e:	e011      	b.n	80099a4 <HAL_ADC_ConfigChannel+0x414>
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009986:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009988:	fa93 f3a3 	rbit	r3, r3
 800998c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800998e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009990:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009992:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009994:	2b00      	cmp	r3, #0
 8009996:	d101      	bne.n	800999c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009998:	2320      	movs	r3, #32
 800999a:	e003      	b.n	80099a4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800999c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800999e:	fab3 f383 	clz	r3, r3
 80099a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d106      	bne.n	80099b6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2200      	movs	r2, #0
 80099ae:	2103      	movs	r1, #3
 80099b0:	4618      	mov	r0, r3
 80099b2:	f7ff f887 	bl	8008ac4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7ff fa06 	bl	8008dcc <LL_ADC_IsEnabled>
 80099c0:	4603      	mov	r3, r0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f040 8140 	bne.w	8009c48 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6818      	ldr	r0, [r3, #0]
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	6819      	ldr	r1, [r3, #0]
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	461a      	mov	r2, r3
 80099d6:	f7ff f943 	bl	8008c60 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	4a8f      	ldr	r2, [pc, #572]	@ (8009c1c <HAL_ADC_ConfigChannel+0x68c>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	f040 8131 	bne.w	8009c48 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10b      	bne.n	8009a0e <HAL_ADC_ConfigChannel+0x47e>
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	0e9b      	lsrs	r3, r3, #26
 80099fc:	3301      	adds	r3, #1
 80099fe:	f003 031f 	and.w	r3, r3, #31
 8009a02:	2b09      	cmp	r3, #9
 8009a04:	bf94      	ite	ls
 8009a06:	2301      	movls	r3, #1
 8009a08:	2300      	movhi	r3, #0
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	e019      	b.n	8009a42 <HAL_ADC_ConfigChannel+0x4b2>
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a16:	fa93 f3a3 	rbit	r3, r3
 8009a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009a1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a1e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8009a20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d101      	bne.n	8009a2a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8009a26:	2320      	movs	r3, #32
 8009a28:	e003      	b.n	8009a32 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009a2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a2c:	fab3 f383 	clz	r3, r3
 8009a30:	b2db      	uxtb	r3, r3
 8009a32:	3301      	adds	r3, #1
 8009a34:	f003 031f 	and.w	r3, r3, #31
 8009a38:	2b09      	cmp	r3, #9
 8009a3a:	bf94      	ite	ls
 8009a3c:	2301      	movls	r3, #1
 8009a3e:	2300      	movhi	r3, #0
 8009a40:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d079      	beq.n	8009b3a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d107      	bne.n	8009a62 <HAL_ADC_ConfigChannel+0x4d2>
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	0e9b      	lsrs	r3, r3, #26
 8009a58:	3301      	adds	r3, #1
 8009a5a:	069b      	lsls	r3, r3, #26
 8009a5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009a60:	e015      	b.n	8009a8e <HAL_ADC_ConfigChannel+0x4fe>
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a6a:	fa93 f3a3 	rbit	r3, r3
 8009a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a72:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009a74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d101      	bne.n	8009a7e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8009a7a:	2320      	movs	r3, #32
 8009a7c:	e003      	b.n	8009a86 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8009a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a80:	fab3 f383 	clz	r3, r3
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	3301      	adds	r3, #1
 8009a88:	069b      	lsls	r3, r3, #26
 8009a8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d109      	bne.n	8009aae <HAL_ADC_ConfigChannel+0x51e>
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	0e9b      	lsrs	r3, r3, #26
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	f003 031f 	and.w	r3, r3, #31
 8009aa6:	2101      	movs	r1, #1
 8009aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8009aac:	e017      	b.n	8009ade <HAL_ADC_ConfigChannel+0x54e>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ab6:	fa93 f3a3 	rbit	r3, r3
 8009aba:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009abe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009ac0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d101      	bne.n	8009aca <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009ac6:	2320      	movs	r3, #32
 8009ac8:	e003      	b.n	8009ad2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009aca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009acc:	fab3 f383 	clz	r3, r3
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	f003 031f 	and.w	r3, r3, #31
 8009ad8:	2101      	movs	r1, #1
 8009ada:	fa01 f303 	lsl.w	r3, r1, r3
 8009ade:	ea42 0103 	orr.w	r1, r2, r3
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10a      	bne.n	8009b04 <HAL_ADC_ConfigChannel+0x574>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	0e9b      	lsrs	r3, r3, #26
 8009af4:	3301      	adds	r3, #1
 8009af6:	f003 021f 	and.w	r2, r3, #31
 8009afa:	4613      	mov	r3, r2
 8009afc:	005b      	lsls	r3, r3, #1
 8009afe:	4413      	add	r3, r2
 8009b00:	051b      	lsls	r3, r3, #20
 8009b02:	e018      	b.n	8009b36 <HAL_ADC_ConfigChannel+0x5a6>
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b0c:	fa93 f3a3 	rbit	r3, r3
 8009b10:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8009b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d101      	bne.n	8009b20 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009b1c:	2320      	movs	r3, #32
 8009b1e:	e003      	b.n	8009b28 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8009b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b22:	fab3 f383 	clz	r3, r3
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	3301      	adds	r3, #1
 8009b2a:	f003 021f 	and.w	r2, r3, #31
 8009b2e:	4613      	mov	r3, r2
 8009b30:	005b      	lsls	r3, r3, #1
 8009b32:	4413      	add	r3, r2
 8009b34:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009b36:	430b      	orrs	r3, r1
 8009b38:	e081      	b.n	8009c3e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d107      	bne.n	8009b56 <HAL_ADC_ConfigChannel+0x5c6>
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	0e9b      	lsrs	r3, r3, #26
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	069b      	lsls	r3, r3, #26
 8009b50:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009b54:	e015      	b.n	8009b82 <HAL_ADC_ConfigChannel+0x5f2>
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5e:	fa93 f3a3 	rbit	r3, r3
 8009b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b66:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009b6e:	2320      	movs	r3, #32
 8009b70:	e003      	b.n	8009b7a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	fab3 f383 	clz	r3, r3
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	069b      	lsls	r3, r3, #26
 8009b7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d109      	bne.n	8009ba2 <HAL_ADC_ConfigChannel+0x612>
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	0e9b      	lsrs	r3, r3, #26
 8009b94:	3301      	adds	r3, #1
 8009b96:	f003 031f 	and.w	r3, r3, #31
 8009b9a:	2101      	movs	r1, #1
 8009b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8009ba0:	e017      	b.n	8009bd2 <HAL_ADC_ConfigChannel+0x642>
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	fa93 f3a3 	rbit	r3, r3
 8009bae:	61fb      	str	r3, [r7, #28]
  return result;
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d101      	bne.n	8009bbe <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009bba:	2320      	movs	r3, #32
 8009bbc:	e003      	b.n	8009bc6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc0:	fab3 f383 	clz	r3, r3
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	f003 031f 	and.w	r3, r3, #31
 8009bcc:	2101      	movs	r1, #1
 8009bce:	fa01 f303 	lsl.w	r3, r1, r3
 8009bd2:	ea42 0103 	orr.w	r1, r2, r3
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10d      	bne.n	8009bfe <HAL_ADC_ConfigChannel+0x66e>
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	0e9b      	lsrs	r3, r3, #26
 8009be8:	3301      	adds	r3, #1
 8009bea:	f003 021f 	and.w	r2, r3, #31
 8009bee:	4613      	mov	r3, r2
 8009bf0:	005b      	lsls	r3, r3, #1
 8009bf2:	4413      	add	r3, r2
 8009bf4:	3b1e      	subs	r3, #30
 8009bf6:	051b      	lsls	r3, r3, #20
 8009bf8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009bfc:	e01e      	b.n	8009c3c <HAL_ADC_ConfigChannel+0x6ac>
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	fa93 f3a3 	rbit	r3, r3
 8009c0a:	613b      	str	r3, [r7, #16]
  return result;
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009c10:	69bb      	ldr	r3, [r7, #24]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d104      	bne.n	8009c20 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009c16:	2320      	movs	r3, #32
 8009c18:	e006      	b.n	8009c28 <HAL_ADC_ConfigChannel+0x698>
 8009c1a:	bf00      	nop
 8009c1c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	fab3 f383 	clz	r3, r3
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	3301      	adds	r3, #1
 8009c2a:	f003 021f 	and.w	r2, r3, #31
 8009c2e:	4613      	mov	r3, r2
 8009c30:	005b      	lsls	r3, r3, #1
 8009c32:	4413      	add	r3, r2
 8009c34:	3b1e      	subs	r3, #30
 8009c36:	051b      	lsls	r3, r3, #20
 8009c38:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009c3c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009c3e:	683a      	ldr	r2, [r7, #0]
 8009c40:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009c42:	4619      	mov	r1, r3
 8009c44:	f7fe ffe1 	bl	8008c0a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	4b3f      	ldr	r3, [pc, #252]	@ (8009d4c <HAL_ADC_ConfigChannel+0x7bc>)
 8009c4e:	4013      	ands	r3, r2
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d071      	beq.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009c54:	483e      	ldr	r0, [pc, #248]	@ (8009d50 <HAL_ADC_ConfigChannel+0x7c0>)
 8009c56:	f7fe feed 	bl	8008a34 <LL_ADC_GetCommonPathInternalCh>
 8009c5a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a3c      	ldr	r2, [pc, #240]	@ (8009d54 <HAL_ADC_ConfigChannel+0x7c4>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d004      	beq.n	8009c72 <HAL_ADC_ConfigChannel+0x6e2>
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a3a      	ldr	r2, [pc, #232]	@ (8009d58 <HAL_ADC_ConfigChannel+0x7c8>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d127      	bne.n	8009cc2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009c72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d121      	bne.n	8009cc2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009c86:	d157      	bne.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009c88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009c90:	4619      	mov	r1, r3
 8009c92:	482f      	ldr	r0, [pc, #188]	@ (8009d50 <HAL_ADC_ConfigChannel+0x7c0>)
 8009c94:	f7fe febb 	bl	8008a0e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009c98:	4b30      	ldr	r3, [pc, #192]	@ (8009d5c <HAL_ADC_ConfigChannel+0x7cc>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	099b      	lsrs	r3, r3, #6
 8009c9e:	4a30      	ldr	r2, [pc, #192]	@ (8009d60 <HAL_ADC_ConfigChannel+0x7d0>)
 8009ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ca4:	099b      	lsrs	r3, r3, #6
 8009ca6:	1c5a      	adds	r2, r3, #1
 8009ca8:	4613      	mov	r3, r2
 8009caa:	005b      	lsls	r3, r3, #1
 8009cac:	4413      	add	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009cb2:	e002      	b.n	8009cba <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1f9      	bne.n	8009cb4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009cc0:	e03a      	b.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a27      	ldr	r2, [pc, #156]	@ (8009d64 <HAL_ADC_ConfigChannel+0x7d4>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d113      	bne.n	8009cf4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009ccc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009cd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10d      	bne.n	8009cf4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a22      	ldr	r2, [pc, #136]	@ (8009d68 <HAL_ADC_ConfigChannel+0x7d8>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d02a      	beq.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009ce2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009cea:	4619      	mov	r1, r3
 8009cec:	4818      	ldr	r0, [pc, #96]	@ (8009d50 <HAL_ADC_ConfigChannel+0x7c0>)
 8009cee:	f7fe fe8e 	bl	8008a0e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009cf2:	e021      	b.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a1c      	ldr	r2, [pc, #112]	@ (8009d6c <HAL_ADC_ConfigChannel+0x7dc>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d11c      	bne.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009cfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d116      	bne.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a16      	ldr	r2, [pc, #88]	@ (8009d68 <HAL_ADC_ConfigChannel+0x7d8>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d011      	beq.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009d14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009d18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	480c      	ldr	r0, [pc, #48]	@ (8009d50 <HAL_ADC_ConfigChannel+0x7c0>)
 8009d20:	f7fe fe75 	bl	8008a0e <LL_ADC_SetCommonPathInternalCh>
 8009d24:	e008      	b.n	8009d38 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d2a:	f043 0220 	orr.w	r2, r3, #32
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009d40:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	37d8      	adds	r7, #216	@ 0xd8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	80080000 	.word	0x80080000
 8009d50:	50000300 	.word	0x50000300
 8009d54:	c3210000 	.word	0xc3210000
 8009d58:	90c00010 	.word	0x90c00010
 8009d5c:	20000004 	.word	0x20000004
 8009d60:	053e2d63 	.word	0x053e2d63
 8009d64:	c7520000 	.word	0xc7520000
 8009d68:	50000100 	.word	0x50000100
 8009d6c:	cb840000 	.word	0xcb840000

08009d70 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b088      	sub	sp, #32
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7ff f86e 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 8009d8c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4618      	mov	r0, r3
 8009d94:	f7ff f88f 	bl	8008eb6 <LL_ADC_INJ_IsConversionOngoing>
 8009d98:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d103      	bne.n	8009da8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f000 8098 	beq.w	8009ed8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d02a      	beq.n	8009e0c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	7f5b      	ldrb	r3, [r3, #29]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d126      	bne.n	8009e0c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	7f1b      	ldrb	r3, [r3, #28]
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d122      	bne.n	8009e0c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009dca:	e014      	b.n	8009df6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	4a45      	ldr	r2, [pc, #276]	@ (8009ee4 <ADC_ConversionStop+0x174>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d90d      	bls.n	8009df0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dd8:	f043 0210 	orr.w	r2, r3, #16
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009de4:	f043 0201 	orr.w	r2, r3, #1
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009dec:	2301      	movs	r3, #1
 8009dee:	e074      	b.n	8009eda <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009df0:	69fb      	ldr	r3, [r7, #28]
 8009df2:	3301      	adds	r3, #1
 8009df4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e00:	2b40      	cmp	r3, #64	@ 0x40
 8009e02:	d1e3      	bne.n	8009dcc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2240      	movs	r2, #64	@ 0x40
 8009e0a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	2b02      	cmp	r3, #2
 8009e10:	d014      	beq.n	8009e3c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7ff f826 	bl	8008e68 <LL_ADC_REG_IsConversionOngoing>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00c      	beq.n	8009e3c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7fe ffe3 	bl	8008df2 <LL_ADC_IsDisableOngoing>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d104      	bne.n	8009e3c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4618      	mov	r0, r3
 8009e38:	f7ff f802 	bl	8008e40 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009e3c:	69bb      	ldr	r3, [r7, #24]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d014      	beq.n	8009e6c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7ff f835 	bl	8008eb6 <LL_ADC_INJ_IsConversionOngoing>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d00c      	beq.n	8009e6c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7fe ffcb 	bl	8008df2 <LL_ADC_IsDisableOngoing>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d104      	bne.n	8009e6c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7ff f811 	bl	8008e8e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d005      	beq.n	8009e7e <ADC_ConversionStop+0x10e>
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	2b03      	cmp	r3, #3
 8009e76:	d105      	bne.n	8009e84 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009e78:	230c      	movs	r3, #12
 8009e7a:	617b      	str	r3, [r7, #20]
        break;
 8009e7c:	e005      	b.n	8009e8a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009e7e:	2308      	movs	r3, #8
 8009e80:	617b      	str	r3, [r7, #20]
        break;
 8009e82:	e002      	b.n	8009e8a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009e84:	2304      	movs	r3, #4
 8009e86:	617b      	str	r3, [r7, #20]
        break;
 8009e88:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8009e8a:	f7fe fd7f 	bl	800898c <HAL_GetTick>
 8009e8e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009e90:	e01b      	b.n	8009eca <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009e92:	f7fe fd7b 	bl	800898c <HAL_GetTick>
 8009e96:	4602      	mov	r2, r0
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	1ad3      	subs	r3, r2, r3
 8009e9c:	2b05      	cmp	r3, #5
 8009e9e:	d914      	bls.n	8009eca <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689a      	ldr	r2, [r3, #8]
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	4013      	ands	r3, r2
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00d      	beq.n	8009eca <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eb2:	f043 0210 	orr.w	r2, r3, #16
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ebe:	f043 0201 	orr.w	r2, r3, #1
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e007      	b.n	8009eda <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	689a      	ldr	r2, [r3, #8]
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d1dc      	bne.n	8009e92 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009ed8:	2300      	movs	r3, #0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3720      	adds	r7, #32
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	a33fffff 	.word	0xa33fffff

08009ee8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fe ff67 	bl	8008dcc <LL_ADC_IsEnabled>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d169      	bne.n	8009fd8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	689a      	ldr	r2, [r3, #8]
 8009f0a:	4b36      	ldr	r3, [pc, #216]	@ (8009fe4 <ADC_Enable+0xfc>)
 8009f0c:	4013      	ands	r3, r2
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00d      	beq.n	8009f2e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f16:	f043 0210 	orr.w	r2, r3, #16
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f22:	f043 0201 	orr.w	r2, r3, #1
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e055      	b.n	8009fda <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fe ff22 	bl	8008d7c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009f38:	482b      	ldr	r0, [pc, #172]	@ (8009fe8 <ADC_Enable+0x100>)
 8009f3a:	f7fe fd7b 	bl	8008a34 <LL_ADC_GetCommonPathInternalCh>
 8009f3e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009f40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d013      	beq.n	8009f70 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009f48:	4b28      	ldr	r3, [pc, #160]	@ (8009fec <ADC_Enable+0x104>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	099b      	lsrs	r3, r3, #6
 8009f4e:	4a28      	ldr	r2, [pc, #160]	@ (8009ff0 <ADC_Enable+0x108>)
 8009f50:	fba2 2303 	umull	r2, r3, r2, r3
 8009f54:	099b      	lsrs	r3, r3, #6
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	4613      	mov	r3, r2
 8009f5a:	005b      	lsls	r3, r3, #1
 8009f5c:	4413      	add	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009f62:	e002      	b.n	8009f6a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	3b01      	subs	r3, #1
 8009f68:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d1f9      	bne.n	8009f64 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009f70:	f7fe fd0c 	bl	800898c <HAL_GetTick>
 8009f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009f76:	e028      	b.n	8009fca <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7fe ff25 	bl	8008dcc <LL_ADC_IsEnabled>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d104      	bne.n	8009f92 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	f7fe fef5 	bl	8008d7c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009f92:	f7fe fcfb 	bl	800898c <HAL_GetTick>
 8009f96:	4602      	mov	r2, r0
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d914      	bls.n	8009fca <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d00d      	beq.n	8009fca <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fb2:	f043 0210 	orr.w	r2, r3, #16
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fbe:	f043 0201 	orr.w	r2, r3, #1
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e007      	b.n	8009fda <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 0301 	and.w	r3, r3, #1
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d1cf      	bne.n	8009f78 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	8000003f 	.word	0x8000003f
 8009fe8:	50000300 	.word	0x50000300
 8009fec:	20000004 	.word	0x20000004
 8009ff0:	053e2d63 	.word	0x053e2d63

08009ff4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4618      	mov	r0, r3
 800a002:	f7fe fef6 	bl	8008df2 <LL_ADC_IsDisableOngoing>
 800a006:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4618      	mov	r0, r3
 800a00e:	f7fe fedd 	bl	8008dcc <LL_ADC_IsEnabled>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d047      	beq.n	800a0a8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d144      	bne.n	800a0a8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	f003 030d 	and.w	r3, r3, #13
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d10c      	bne.n	800a046 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4618      	mov	r0, r3
 800a032:	f7fe feb7 	bl	8008da4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2203      	movs	r2, #3
 800a03c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a03e:	f7fe fca5 	bl	800898c <HAL_GetTick>
 800a042:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a044:	e029      	b.n	800a09a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a04a:	f043 0210 	orr.w	r2, r3, #16
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a056:	f043 0201 	orr.w	r2, r3, #1
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800a05e:	2301      	movs	r3, #1
 800a060:	e023      	b.n	800a0aa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a062:	f7fe fc93 	bl	800898c <HAL_GetTick>
 800a066:	4602      	mov	r2, r0
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	1ad3      	subs	r3, r2, r3
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	d914      	bls.n	800a09a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	689b      	ldr	r3, [r3, #8]
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00d      	beq.n	800a09a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a082:	f043 0210 	orr.w	r2, r3, #16
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a08e:	f043 0201 	orr.w	r2, r3, #1
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	e007      	b.n	800a0aa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	f003 0301 	and.w	r3, r3, #1
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d1dc      	bne.n	800a062 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}

0800a0b2 <LL_ADC_IsEnabled>:
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b083      	sub	sp, #12
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	f003 0301 	and.w	r3, r3, #1
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d101      	bne.n	800a0ca <LL_ADC_IsEnabled+0x18>
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e000      	b.n	800a0cc <LL_ADC_IsEnabled+0x1a>
 800a0ca:	2300      	movs	r3, #0
}
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	370c      	adds	r7, #12
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <LL_ADC_REG_IsConversionOngoing>:
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	f003 0304 	and.w	r3, r3, #4
 800a0e8:	2b04      	cmp	r3, #4
 800a0ea:	d101      	bne.n	800a0f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e000      	b.n	800a0f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a0f0:	2300      	movs	r3, #0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
	...

0800a100 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a100:	b590      	push	{r4, r7, lr}
 800a102:	b0a1      	sub	sp, #132	@ 0x84
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a116:	2b01      	cmp	r3, #1
 800a118:	d101      	bne.n	800a11e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a11a:	2302      	movs	r3, #2
 800a11c:	e08b      	b.n	800a236 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2201      	movs	r2, #1
 800a122:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a126:	2300      	movs	r3, #0
 800a128:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a12a:	2300      	movs	r3, #0
 800a12c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a136:	d102      	bne.n	800a13e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a138:	4b41      	ldr	r3, [pc, #260]	@ (800a240 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a13a:	60bb      	str	r3, [r7, #8]
 800a13c:	e001      	b.n	800a142 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800a13e:	2300      	movs	r3, #0
 800a140:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d10b      	bne.n	800a160 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a14c:	f043 0220 	orr.w	r2, r3, #32
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2200      	movs	r2, #0
 800a158:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	e06a      	b.n	800a236 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	4618      	mov	r0, r3
 800a164:	f7ff ffb8 	bl	800a0d8 <LL_ADC_REG_IsConversionOngoing>
 800a168:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4618      	mov	r0, r3
 800a170:	f7ff ffb2 	bl	800a0d8 <LL_ADC_REG_IsConversionOngoing>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d14c      	bne.n	800a214 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a17a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d149      	bne.n	800a214 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a180:	4b30      	ldr	r3, [pc, #192]	@ (800a244 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800a182:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d028      	beq.n	800a1de <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a18c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	6859      	ldr	r1, [r3, #4]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a19e:	035b      	lsls	r3, r3, #13
 800a1a0:	430b      	orrs	r3, r1
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a1a8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a1ac:	f7ff ff81 	bl	800a0b2 <LL_ADC_IsEnabled>
 800a1b0:	4604      	mov	r4, r0
 800a1b2:	4823      	ldr	r0, [pc, #140]	@ (800a240 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a1b4:	f7ff ff7d 	bl	800a0b2 <LL_ADC_IsEnabled>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	4323      	orrs	r3, r4
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d133      	bne.n	800a228 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a1c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a1c8:	f023 030f 	bic.w	r3, r3, #15
 800a1cc:	683a      	ldr	r2, [r7, #0]
 800a1ce:	6811      	ldr	r1, [r2, #0]
 800a1d0:	683a      	ldr	r2, [r7, #0]
 800a1d2:	6892      	ldr	r2, [r2, #8]
 800a1d4:	430a      	orrs	r2, r1
 800a1d6:	431a      	orrs	r2, r3
 800a1d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1da:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a1dc:	e024      	b.n	800a228 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a1de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a1e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a1ea:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a1ee:	f7ff ff60 	bl	800a0b2 <LL_ADC_IsEnabled>
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	4812      	ldr	r0, [pc, #72]	@ (800a240 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a1f6:	f7ff ff5c 	bl	800a0b2 <LL_ADC_IsEnabled>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	4323      	orrs	r3, r4
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d112      	bne.n	800a228 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a202:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a20a:	f023 030f 	bic.w	r3, r3, #15
 800a20e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a210:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a212:	e009      	b.n	800a228 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a218:	f043 0220 	orr.w	r2, r3, #32
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a226:	e000      	b.n	800a22a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a228:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2200      	movs	r2, #0
 800a22e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a232:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a236:	4618      	mov	r0, r3
 800a238:	3784      	adds	r7, #132	@ 0x84
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd90      	pop	{r4, r7, pc}
 800a23e:	bf00      	nop
 800a240:	50000100 	.word	0x50000100
 800a244:	50000300 	.word	0x50000300

0800a248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a248:	b480      	push	{r7}
 800a24a:	b085      	sub	sp, #20
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f003 0307 	and.w	r3, r3, #7
 800a256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a258:	4b0c      	ldr	r3, [pc, #48]	@ (800a28c <__NVIC_SetPriorityGrouping+0x44>)
 800a25a:	68db      	ldr	r3, [r3, #12]
 800a25c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a25e:	68ba      	ldr	r2, [r7, #8]
 800a260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a264:	4013      	ands	r3, r2
 800a266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a27a:	4a04      	ldr	r2, [pc, #16]	@ (800a28c <__NVIC_SetPriorityGrouping+0x44>)
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	60d3      	str	r3, [r2, #12]
}
 800a280:	bf00      	nop
 800a282:	3714      	adds	r7, #20
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr
 800a28c:	e000ed00 	.word	0xe000ed00

0800a290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a290:	b480      	push	{r7}
 800a292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a294:	4b04      	ldr	r3, [pc, #16]	@ (800a2a8 <__NVIC_GetPriorityGrouping+0x18>)
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	0a1b      	lsrs	r3, r3, #8
 800a29a:	f003 0307 	and.w	r3, r3, #7
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr
 800a2a8:	e000ed00 	.word	0xe000ed00

0800a2ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b083      	sub	sp, #12
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a2b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	db0b      	blt.n	800a2d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a2be:	79fb      	ldrb	r3, [r7, #7]
 800a2c0:	f003 021f 	and.w	r2, r3, #31
 800a2c4:	4907      	ldr	r1, [pc, #28]	@ (800a2e4 <__NVIC_EnableIRQ+0x38>)
 800a2c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2ca:	095b      	lsrs	r3, r3, #5
 800a2cc:	2001      	movs	r0, #1
 800a2ce:	fa00 f202 	lsl.w	r2, r0, r2
 800a2d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a2d6:	bf00      	nop
 800a2d8:	370c      	adds	r7, #12
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	e000e100 	.word	0xe000e100

0800a2e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a2e8:	b480      	push	{r7}
 800a2ea:	b083      	sub	sp, #12
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	6039      	str	r1, [r7, #0]
 800a2f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a2f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	db0a      	blt.n	800a312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	b2da      	uxtb	r2, r3
 800a300:	490c      	ldr	r1, [pc, #48]	@ (800a334 <__NVIC_SetPriority+0x4c>)
 800a302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a306:	0112      	lsls	r2, r2, #4
 800a308:	b2d2      	uxtb	r2, r2
 800a30a:	440b      	add	r3, r1
 800a30c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a310:	e00a      	b.n	800a328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	b2da      	uxtb	r2, r3
 800a316:	4908      	ldr	r1, [pc, #32]	@ (800a338 <__NVIC_SetPriority+0x50>)
 800a318:	79fb      	ldrb	r3, [r7, #7]
 800a31a:	f003 030f 	and.w	r3, r3, #15
 800a31e:	3b04      	subs	r3, #4
 800a320:	0112      	lsls	r2, r2, #4
 800a322:	b2d2      	uxtb	r2, r2
 800a324:	440b      	add	r3, r1
 800a326:	761a      	strb	r2, [r3, #24]
}
 800a328:	bf00      	nop
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr
 800a334:	e000e100 	.word	0xe000e100
 800a338:	e000ed00 	.word	0xe000ed00

0800a33c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b089      	sub	sp, #36	@ 0x24
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f003 0307 	and.w	r3, r3, #7
 800a34e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a350:	69fb      	ldr	r3, [r7, #28]
 800a352:	f1c3 0307 	rsb	r3, r3, #7
 800a356:	2b04      	cmp	r3, #4
 800a358:	bf28      	it	cs
 800a35a:	2304      	movcs	r3, #4
 800a35c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a35e:	69fb      	ldr	r3, [r7, #28]
 800a360:	3304      	adds	r3, #4
 800a362:	2b06      	cmp	r3, #6
 800a364:	d902      	bls.n	800a36c <NVIC_EncodePriority+0x30>
 800a366:	69fb      	ldr	r3, [r7, #28]
 800a368:	3b03      	subs	r3, #3
 800a36a:	e000      	b.n	800a36e <NVIC_EncodePriority+0x32>
 800a36c:	2300      	movs	r3, #0
 800a36e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a370:	f04f 32ff 	mov.w	r2, #4294967295
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	fa02 f303 	lsl.w	r3, r2, r3
 800a37a:	43da      	mvns	r2, r3
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	401a      	ands	r2, r3
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a384:	f04f 31ff 	mov.w	r1, #4294967295
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	fa01 f303 	lsl.w	r3, r1, r3
 800a38e:	43d9      	mvns	r1, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a394:	4313      	orrs	r3, r2
         );
}
 800a396:	4618      	mov	r0, r3
 800a398:	3724      	adds	r7, #36	@ 0x24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a0:	4770      	bx	lr
	...

0800a3a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a3b4:	d301      	bcc.n	800a3ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	e00f      	b.n	800a3da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a3ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a3e4 <SysTick_Config+0x40>)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	3b01      	subs	r3, #1
 800a3c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a3c2:	210f      	movs	r1, #15
 800a3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c8:	f7ff ff8e 	bl	800a2e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a3cc:	4b05      	ldr	r3, [pc, #20]	@ (800a3e4 <SysTick_Config+0x40>)
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a3d2:	4b04      	ldr	r3, [pc, #16]	@ (800a3e4 <SysTick_Config+0x40>)
 800a3d4:	2207      	movs	r2, #7
 800a3d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3708      	adds	r7, #8
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	e000e010 	.word	0xe000e010

0800a3e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f7ff ff29 	bl	800a248 <__NVIC_SetPriorityGrouping>
}
 800a3f6:	bf00      	nop
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b086      	sub	sp, #24
 800a402:	af00      	add	r7, sp, #0
 800a404:	4603      	mov	r3, r0
 800a406:	60b9      	str	r1, [r7, #8]
 800a408:	607a      	str	r2, [r7, #4]
 800a40a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a40c:	f7ff ff40 	bl	800a290 <__NVIC_GetPriorityGrouping>
 800a410:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	68b9      	ldr	r1, [r7, #8]
 800a416:	6978      	ldr	r0, [r7, #20]
 800a418:	f7ff ff90 	bl	800a33c <NVIC_EncodePriority>
 800a41c:	4602      	mov	r2, r0
 800a41e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a422:	4611      	mov	r1, r2
 800a424:	4618      	mov	r0, r3
 800a426:	f7ff ff5f 	bl	800a2e8 <__NVIC_SetPriority>
}
 800a42a:	bf00      	nop
 800a42c:	3718      	adds	r7, #24
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b082      	sub	sp, #8
 800a436:	af00      	add	r7, sp, #0
 800a438:	4603      	mov	r3, r0
 800a43a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a43c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a440:	4618      	mov	r0, r3
 800a442:	f7ff ff33 	bl	800a2ac <__NVIC_EnableIRQ>
}
 800a446:	bf00      	nop
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b082      	sub	sp, #8
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f7ff ffa4 	bl	800a3a4 <SysTick_Config>
 800a45c:	4603      	mov	r3, r0
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b082      	sub	sp, #8
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d101      	bne.n	800a478 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a474:	2301      	movs	r3, #1
 800a476:	e014      	b.n	800a4a2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	791b      	ldrb	r3, [r3, #4]
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d105      	bne.n	800a48e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f7fa fceb 	bl	8004e64 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2202      	movs	r2, #2
 800a492:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2200      	movs	r2, #0
 800a498:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2201      	movs	r2, #1
 800a49e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3708      	adds	r7, #8
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
	...

0800a4ac <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b085      	sub	sp, #20
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d101      	bne.n	800a4c0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e056      	b.n	800a56e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	795b      	ldrb	r3, [r3, #5]
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	d101      	bne.n	800a4cc <HAL_DAC_Start+0x20>
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	e050      	b.n	800a56e <HAL_DAC_Start+0xc2>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2202      	movs	r2, #2
 800a4d6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	6819      	ldr	r1, [r3, #0]
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	f003 0310 	and.w	r3, r3, #16
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	409a      	lsls	r2, r3
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	430a      	orrs	r2, r1
 800a4ee:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a4f0:	4b22      	ldr	r3, [pc, #136]	@ (800a57c <HAL_DAC_Start+0xd0>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	099b      	lsrs	r3, r3, #6
 800a4f6:	4a22      	ldr	r2, [pc, #136]	@ (800a580 <HAL_DAC_Start+0xd4>)
 800a4f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4fc:	099b      	lsrs	r3, r3, #6
 800a4fe:	3301      	adds	r3, #1
 800a500:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a502:	e002      	b.n	800a50a <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	3b01      	subs	r3, #1
 800a508:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d1f9      	bne.n	800a504 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d10f      	bne.n	800a536 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800a520:	2b02      	cmp	r3, #2
 800a522:	d11d      	bne.n	800a560 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	685a      	ldr	r2, [r3, #4]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f042 0201 	orr.w	r2, r2, #1
 800a532:	605a      	str	r2, [r3, #4]
 800a534:	e014      	b.n	800a560 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	f003 0310 	and.w	r3, r3, #16
 800a546:	2102      	movs	r1, #2
 800a548:	fa01 f303 	lsl.w	r3, r1, r3
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d107      	bne.n	800a560 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f042 0202 	orr.w	r2, r2, #2
 800a55e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3714      	adds	r7, #20
 800a572:	46bd      	mov	sp, r7
 800a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a578:	4770      	bx	lr
 800a57a:	bf00      	nop
 800a57c:	20000004 	.word	0x20000004
 800a580:	053e2d63 	.word	0x053e2d63

0800a584 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a584:	b480      	push	{r7}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800a592:	2300      	movs	r3, #0
 800a594:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d101      	bne.n	800a5a0 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800a59c:	2301      	movs	r3, #1
 800a59e:	e018      	b.n	800a5d2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d105      	bne.n	800a5be <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a5b2:	697a      	ldr	r2, [r7, #20]
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	3308      	adds	r3, #8
 800a5ba:	617b      	str	r3, [r7, #20]
 800a5bc:	e004      	b.n	800a5c8 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a5be:	697a      	ldr	r2, [r7, #20]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4413      	add	r3, r2
 800a5c4:	3314      	adds	r3, #20
 800a5c6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a5c8:	697b      	ldr	r3, [r7, #20]
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	371c      	adds	r7, #28
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
	...

0800a5e0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b08a      	sub	sp, #40	@ 0x28
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d002      	beq.n	800a5fc <HAL_DAC_ConfigChannel+0x1c>
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d101      	bne.n	800a600 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	e1a1      	b.n	800a944 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	689b      	ldr	r3, [r3, #8]
 800a604:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	795b      	ldrb	r3, [r3, #5]
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d101      	bne.n	800a612 <HAL_DAC_ConfigChannel+0x32>
 800a60e:	2302      	movs	r3, #2
 800a610:	e198      	b.n	800a944 <HAL_DAC_ConfigChannel+0x364>
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	2201      	movs	r2, #1
 800a616:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2202      	movs	r2, #2
 800a61c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	2b04      	cmp	r3, #4
 800a624:	d17a      	bne.n	800a71c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a626:	f7fe f9b1 	bl	800898c <HAL_GetTick>
 800a62a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d13d      	bne.n	800a6ae <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a632:	e018      	b.n	800a666 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a634:	f7fe f9aa 	bl	800898c <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d911      	bls.n	800a666 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a648:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00a      	beq.n	800a666 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	f043 0208 	orr.w	r2, r3, #8
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2203      	movs	r2, #3
 800a660:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a662:	2303      	movs	r3, #3
 800a664:	e16e      	b.n	800a944 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a66c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1df      	bne.n	800a634 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	68ba      	ldr	r2, [r7, #8]
 800a67a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a67c:	641a      	str	r2, [r3, #64]	@ 0x40
 800a67e:	e020      	b.n	800a6c2 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a680:	f7fe f984 	bl	800898c <HAL_GetTick>
 800a684:	4602      	mov	r2, r0
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	1ad3      	subs	r3, r2, r3
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d90f      	bls.n	800a6ae <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a694:	2b00      	cmp	r3, #0
 800a696:	da0a      	bge.n	800a6ae <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	691b      	ldr	r3, [r3, #16]
 800a69c:	f043 0208 	orr.w	r2, r3, #8
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2203      	movs	r2, #3
 800a6a8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e14a      	b.n	800a944 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	dbe3      	blt.n	800a680 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a6c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f003 0310 	and.w	r3, r3, #16
 800a6ce:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800a6d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a6d6:	43db      	mvns	r3, r3
 800a6d8:	ea02 0103 	and.w	r1, r2, r3
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f003 0310 	and.w	r3, r3, #16
 800a6e6:	409a      	lsls	r2, r3
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	430a      	orrs	r2, r1
 800a6ee:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f003 0310 	and.w	r3, r3, #16
 800a6fc:	21ff      	movs	r1, #255	@ 0xff
 800a6fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a702:	43db      	mvns	r3, r3
 800a704:	ea02 0103 	and.w	r1, r2, r3
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f003 0310 	and.w	r3, r3, #16
 800a712:	409a      	lsls	r2, r3
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	430a      	orrs	r2, r1
 800a71a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	69db      	ldr	r3, [r3, #28]
 800a720:	2b01      	cmp	r3, #1
 800a722:	d11d      	bne.n	800a760 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f003 0310 	and.w	r3, r3, #16
 800a732:	221f      	movs	r2, #31
 800a734:	fa02 f303 	lsl.w	r3, r2, r3
 800a738:	43db      	mvns	r3, r3
 800a73a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a73c:	4013      	ands	r3, r2
 800a73e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	6a1b      	ldr	r3, [r3, #32]
 800a744:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f003 0310 	and.w	r3, r3, #16
 800a74c:	697a      	ldr	r2, [r7, #20]
 800a74e:	fa02 f303 	lsl.w	r3, r2, r3
 800a752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a754:	4313      	orrs	r3, r2
 800a756:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a75e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a766:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f003 0310 	and.w	r3, r3, #16
 800a76e:	2207      	movs	r2, #7
 800a770:	fa02 f303 	lsl.w	r3, r2, r3
 800a774:	43db      	mvns	r3, r3
 800a776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a778:	4013      	ands	r3, r2
 800a77a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	699b      	ldr	r3, [r3, #24]
 800a780:	2b01      	cmp	r3, #1
 800a782:	d102      	bne.n	800a78a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800a784:	2300      	movs	r3, #0
 800a786:	623b      	str	r3, [r7, #32]
 800a788:	e00f      	b.n	800a7aa <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	699b      	ldr	r3, [r3, #24]
 800a78e:	2b02      	cmp	r3, #2
 800a790:	d102      	bne.n	800a798 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800a792:	2301      	movs	r3, #1
 800a794:	623b      	str	r3, [r7, #32]
 800a796:	e008      	b.n	800a7aa <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	695b      	ldr	r3, [r3, #20]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d102      	bne.n	800a7a6 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	623b      	str	r3, [r7, #32]
 800a7a4:	e001      	b.n	800a7aa <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	689a      	ldr	r2, [r3, #8]
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	695b      	ldr	r3, [r3, #20]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	6a3a      	ldr	r2, [r7, #32]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f003 0310 	and.w	r3, r3, #16
 800a7c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800a7c8:	43db      	mvns	r3, r3
 800a7ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7cc:	4013      	ands	r3, r2
 800a7ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	791b      	ldrb	r3, [r3, #4]
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d102      	bne.n	800a7de <HAL_DAC_ConfigChannel+0x1fe>
 800a7d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a7dc:	e000      	b.n	800a7e0 <HAL_DAC_ConfigChannel+0x200>
 800a7de:	2300      	movs	r3, #0
 800a7e0:	697a      	ldr	r2, [r7, #20]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f003 0310 	and.w	r3, r3, #16
 800a7ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a7f4:	43db      	mvns	r3, r3
 800a7f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7f8:	4013      	ands	r3, r2
 800a7fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	795b      	ldrb	r3, [r3, #5]
 800a800:	2b01      	cmp	r3, #1
 800a802:	d102      	bne.n	800a80a <HAL_DAC_ConfigChannel+0x22a>
 800a804:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a808:	e000      	b.n	800a80c <HAL_DAC_ConfigChannel+0x22c>
 800a80a:	2300      	movs	r3, #0
 800a80c:	697a      	ldr	r2, [r7, #20]
 800a80e:	4313      	orrs	r3, r2
 800a810:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a814:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a818:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d114      	bne.n	800a84c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a822:	f003 ff2f 	bl	800e684 <HAL_RCC_GetHCLKFreq>
 800a826:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	4a48      	ldr	r2, [pc, #288]	@ (800a94c <HAL_DAC_ConfigChannel+0x36c>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d904      	bls.n	800a83a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a832:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a836:	627b      	str	r3, [r7, #36]	@ 0x24
 800a838:	e00f      	b.n	800a85a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	4a44      	ldr	r2, [pc, #272]	@ (800a950 <HAL_DAC_ConfigChannel+0x370>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d90a      	bls.n	800a858 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a848:	627b      	str	r3, [r7, #36]	@ 0x24
 800a84a:	e006      	b.n	800a85a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a852:	4313      	orrs	r3, r2
 800a854:	627b      	str	r3, [r7, #36]	@ 0x24
 800a856:	e000      	b.n	800a85a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800a858:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f003 0310 	and.w	r3, r3, #16
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	fa02 f303 	lsl.w	r3, r2, r3
 800a866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a868:	4313      	orrs	r3, r2
 800a86a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a872:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	6819      	ldr	r1, [r3, #0]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f003 0310 	and.w	r3, r3, #16
 800a880:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a884:	fa02 f303 	lsl.w	r3, r2, r3
 800a888:	43da      	mvns	r2, r3
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	400a      	ands	r2, r1
 800a890:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f003 0310 	and.w	r3, r3, #16
 800a8a0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800a8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a8:	43db      	mvns	r3, r3
 800a8aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ac:	4013      	ands	r3, r2
 800a8ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	68db      	ldr	r3, [r3, #12]
 800a8b4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f003 0310 	and.w	r3, r3, #16
 800a8bc:	697a      	ldr	r2, [r7, #20]
 800a8be:	fa02 f303 	lsl.w	r3, r2, r3
 800a8c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ce:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	6819      	ldr	r1, [r3, #0]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f003 0310 	and.w	r3, r3, #16
 800a8dc:	22c0      	movs	r2, #192	@ 0xc0
 800a8de:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e2:	43da      	mvns	r2, r3
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	400a      	ands	r2, r1
 800a8ea:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	68db      	ldr	r3, [r3, #12]
 800a8f0:	089b      	lsrs	r3, r3, #2
 800a8f2:	f003 030f 	and.w	r3, r3, #15
 800a8f6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	089b      	lsrs	r3, r3, #2
 800a8fe:	021b      	lsls	r3, r3, #8
 800a900:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a904:	697a      	ldr	r2, [r7, #20]
 800a906:	4313      	orrs	r3, r2
 800a908:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f003 0310 	and.w	r3, r3, #16
 800a916:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a91a:	fa01 f303 	lsl.w	r3, r1, r3
 800a91e:	43db      	mvns	r3, r3
 800a920:	ea02 0103 	and.w	r1, r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f003 0310 	and.w	r3, r3, #16
 800a92a:	697a      	ldr	r2, [r7, #20]
 800a92c:	409a      	lsls	r2, r3
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	2201      	movs	r2, #1
 800a93a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	2200      	movs	r2, #0
 800a940:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a942:	7ffb      	ldrb	r3, [r7, #31]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3728      	adds	r7, #40	@ 0x28
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	09896800 	.word	0x09896800
 800a950:	04c4b400 	.word	0x04c4b400

0800a954 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d101      	bne.n	800a966 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	e08d      	b.n	800aa82 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	461a      	mov	r2, r3
 800a96c:	4b47      	ldr	r3, [pc, #284]	@ (800aa8c <HAL_DMA_Init+0x138>)
 800a96e:	429a      	cmp	r2, r3
 800a970:	d80f      	bhi.n	800a992 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	4b45      	ldr	r3, [pc, #276]	@ (800aa90 <HAL_DMA_Init+0x13c>)
 800a97a:	4413      	add	r3, r2
 800a97c:	4a45      	ldr	r2, [pc, #276]	@ (800aa94 <HAL_DMA_Init+0x140>)
 800a97e:	fba2 2303 	umull	r2, r3, r2, r3
 800a982:	091b      	lsrs	r3, r3, #4
 800a984:	009a      	lsls	r2, r3, #2
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a42      	ldr	r2, [pc, #264]	@ (800aa98 <HAL_DMA_Init+0x144>)
 800a98e:	641a      	str	r2, [r3, #64]	@ 0x40
 800a990:	e00e      	b.n	800a9b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	4b40      	ldr	r3, [pc, #256]	@ (800aa9c <HAL_DMA_Init+0x148>)
 800a99a:	4413      	add	r3, r2
 800a99c:	4a3d      	ldr	r2, [pc, #244]	@ (800aa94 <HAL_DMA_Init+0x140>)
 800a99e:	fba2 2303 	umull	r2, r3, r2, r3
 800a9a2:	091b      	lsrs	r3, r3, #4
 800a9a4:	009a      	lsls	r2, r3, #2
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a3c      	ldr	r2, [pc, #240]	@ (800aaa0 <HAL_DMA_Init+0x14c>)
 800a9ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2202      	movs	r2, #2
 800a9b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a9c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a9d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a9e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	699b      	ldr	r3, [r3, #24]
 800a9e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a9ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6a1b      	ldr	r3, [r3, #32]
 800a9f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 fa76 	bl	800aef4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	689b      	ldr	r3, [r3, #8]
 800aa0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa10:	d102      	bne.n	800aa18 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa20:	b2d2      	uxtb	r2, r2
 800aa22:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aa2c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d010      	beq.n	800aa58 <HAL_DMA_Init+0x104>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	2b04      	cmp	r3, #4
 800aa3c:	d80c      	bhi.n	800aa58 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fa96 	bl	800af70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa48:	2200      	movs	r2, #0
 800aa4a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aa54:	605a      	str	r2, [r3, #4]
 800aa56:	e008      	b.n	800aa6a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2200      	movs	r2, #0
 800aa62:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2200      	movs	r2, #0
 800aa68:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2201      	movs	r2, #1
 800aa74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800aa80:	2300      	movs	r3, #0
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	40020407 	.word	0x40020407
 800aa90:	bffdfff8 	.word	0xbffdfff8
 800aa94:	cccccccd 	.word	0xcccccccd
 800aa98:	40020000 	.word	0x40020000
 800aa9c:	bffdfbf8 	.word	0xbffdfbf8
 800aaa0:	40020400 	.word	0x40020400

0800aaa4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b086      	sub	sp, #24
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	607a      	str	r2, [r7, #4]
 800aab0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aab2:	2300      	movs	r3, #0
 800aab4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d101      	bne.n	800aac4 <HAL_DMA_Start_IT+0x20>
 800aac0:	2302      	movs	r3, #2
 800aac2:	e066      	b.n	800ab92 <HAL_DMA_Start_IT+0xee>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800aad2:	b2db      	uxtb	r3, r3
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d155      	bne.n	800ab84 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2202      	movs	r2, #2
 800aadc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2200      	movs	r2, #0
 800aae4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f022 0201 	bic.w	r2, r2, #1
 800aaf4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	68b9      	ldr	r1, [r7, #8]
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 f9bb 	bl	800ae78 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d008      	beq.n	800ab1c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f042 020e 	orr.w	r2, r2, #14
 800ab18:	601a      	str	r2, [r3, #0]
 800ab1a:	e00f      	b.n	800ab3c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	681a      	ldr	r2, [r3, #0]
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f022 0204 	bic.w	r2, r2, #4
 800ab2a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f042 020a 	orr.w	r2, r2, #10
 800ab3a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d007      	beq.n	800ab5a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ab58:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d007      	beq.n	800ab72 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ab70:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	681a      	ldr	r2, [r3, #0]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f042 0201 	orr.w	r2, r2, #1
 800ab80:	601a      	str	r2, [r3, #0]
 800ab82:	e005      	b.n	800ab90 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800ab8c:	2302      	movs	r3, #2
 800ab8e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800ab90:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3718      	adds	r7, #24
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ab9a:	b480      	push	{r7}
 800ab9c:	b085      	sub	sp, #20
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800abac:	b2db      	uxtb	r3, r3
 800abae:	2b02      	cmp	r3, #2
 800abb0:	d005      	beq.n	800abbe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2204      	movs	r2, #4
 800abb6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	73fb      	strb	r3, [r7, #15]
 800abbc:	e037      	b.n	800ac2e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f022 020e 	bic.w	r2, r2, #14
 800abcc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800abdc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f022 0201 	bic.w	r2, r2, #1
 800abec:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abf2:	f003 021f 	and.w	r2, r3, #31
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abfa:	2101      	movs	r1, #1
 800abfc:	fa01 f202 	lsl.w	r2, r1, r2
 800ac00:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac06:	687a      	ldr	r2, [r7, #4]
 800ac08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ac0a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00c      	beq.n	800ac2e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac18:	681a      	ldr	r2, [r3, #0]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac22:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ac2c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2201      	movs	r2, #1
 800ac32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800ac3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3714      	adds	r7, #20
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ac54:	2300      	movs	r3, #0
 800ac56:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	2b02      	cmp	r3, #2
 800ac62:	d00d      	beq.n	800ac80 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2204      	movs	r2, #4
 800ac68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	73fb      	strb	r3, [r7, #15]
 800ac7e:	e047      	b.n	800ad10 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f022 020e 	bic.w	r2, r2, #14
 800ac8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f022 0201 	bic.w	r2, r2, #1
 800ac9e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acaa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800acae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acb4:	f003 021f 	and.w	r2, r3, #31
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acbc:	2101      	movs	r1, #1
 800acbe:	fa01 f202 	lsl.w	r2, r1, r2
 800acc2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800accc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d00c      	beq.n	800acf0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acda:	681a      	ldr	r2, [r3, #0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ace0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ace4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acea:	687a      	ldr	r2, [r7, #4]
 800acec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800acee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2200      	movs	r2, #0
 800acfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d003      	beq.n	800ad10 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	4798      	blx	r3
    }
  }
  return status;
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b084      	sub	sp, #16
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad36:	f003 031f 	and.w	r3, r3, #31
 800ad3a:	2204      	movs	r2, #4
 800ad3c:	409a      	lsls	r2, r3
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	4013      	ands	r3, r2
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d026      	beq.n	800ad94 <HAL_DMA_IRQHandler+0x7a>
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	f003 0304 	and.w	r3, r3, #4
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d021      	beq.n	800ad94 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d107      	bne.n	800ad6e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f022 0204 	bic.w	r2, r2, #4
 800ad6c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad72:	f003 021f 	and.w	r2, r3, #31
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad7a:	2104      	movs	r1, #4
 800ad7c:	fa01 f202 	lsl.w	r2, r1, r2
 800ad80:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d071      	beq.n	800ae6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ad92:	e06c      	b.n	800ae6e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad98:	f003 031f 	and.w	r3, r3, #31
 800ad9c:	2202      	movs	r2, #2
 800ad9e:	409a      	lsls	r2, r3
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	4013      	ands	r3, r2
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d02e      	beq.n	800ae06 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	f003 0302 	and.w	r3, r3, #2
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d029      	beq.n	800ae06 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f003 0320 	and.w	r3, r3, #32
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d10b      	bne.n	800add8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	681a      	ldr	r2, [r3, #0]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f022 020a 	bic.w	r2, r2, #10
 800adce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800addc:	f003 021f 	and.w	r2, r3, #31
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ade4:	2102      	movs	r1, #2
 800ade6:	fa01 f202 	lsl.w	r2, r1, r2
 800adea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2200      	movs	r2, #0
 800adf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d038      	beq.n	800ae6e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ae04:	e033      	b.n	800ae6e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae0a:	f003 031f 	and.w	r3, r3, #31
 800ae0e:	2208      	movs	r2, #8
 800ae10:	409a      	lsls	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	4013      	ands	r3, r2
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d02a      	beq.n	800ae70 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	f003 0308 	and.w	r3, r3, #8
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d025      	beq.n	800ae70 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f022 020e 	bic.w	r2, r2, #14
 800ae32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae38:	f003 021f 	and.w	r2, r3, #31
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae40:	2101      	movs	r1, #1
 800ae42:	fa01 f202 	lsl.w	r2, r1, r2
 800ae46:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2201      	movs	r2, #1
 800ae52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d004      	beq.n	800ae70 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ae6e:	bf00      	nop
 800ae70:	bf00      	nop
}
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	60f8      	str	r0, [r7, #12]
 800ae80:	60b9      	str	r1, [r7, #8]
 800ae82:	607a      	str	r2, [r7, #4]
 800ae84:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ae8e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d004      	beq.n	800aea2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae9c:	68fa      	ldr	r2, [r7, #12]
 800ae9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aea0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aea6:	f003 021f 	and.w	r2, r3, #31
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeae:	2101      	movs	r1, #1
 800aeb0:	fa01 f202 	lsl.w	r2, r1, r2
 800aeb4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	683a      	ldr	r2, [r7, #0]
 800aebc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	689b      	ldr	r3, [r3, #8]
 800aec2:	2b10      	cmp	r3, #16
 800aec4:	d108      	bne.n	800aed8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800aed6:	e007      	b.n	800aee8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	68ba      	ldr	r2, [r7, #8]
 800aede:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	60da      	str	r2, [r3, #12]
}
 800aee8:	bf00      	nop
 800aeea:	3714      	adds	r7, #20
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr

0800aef4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b087      	sub	sp, #28
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	461a      	mov	r2, r3
 800af02:	4b16      	ldr	r3, [pc, #88]	@ (800af5c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800af04:	429a      	cmp	r2, r3
 800af06:	d802      	bhi.n	800af0e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800af08:	4b15      	ldr	r3, [pc, #84]	@ (800af60 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800af0a:	617b      	str	r3, [r7, #20]
 800af0c:	e001      	b.n	800af12 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800af0e:	4b15      	ldr	r3, [pc, #84]	@ (800af64 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800af10:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	3b08      	subs	r3, #8
 800af1e:	4a12      	ldr	r2, [pc, #72]	@ (800af68 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800af20:	fba2 2303 	umull	r2, r3, r2, r3
 800af24:	091b      	lsrs	r3, r3, #4
 800af26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af2c:	089b      	lsrs	r3, r3, #2
 800af2e:	009a      	lsls	r2, r3, #2
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	4413      	add	r3, r2
 800af34:	461a      	mov	r2, r3
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	4a0b      	ldr	r2, [pc, #44]	@ (800af6c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800af3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f003 031f 	and.w	r3, r3, #31
 800af46:	2201      	movs	r2, #1
 800af48:	409a      	lsls	r2, r3
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800af4e:	bf00      	nop
 800af50:	371c      	adds	r7, #28
 800af52:	46bd      	mov	sp, r7
 800af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af58:	4770      	bx	lr
 800af5a:	bf00      	nop
 800af5c:	40020407 	.word	0x40020407
 800af60:	40020800 	.word	0x40020800
 800af64:	40020820 	.word	0x40020820
 800af68:	cccccccd 	.word	0xcccccccd
 800af6c:	40020880 	.word	0x40020880

0800af70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800af70:	b480      	push	{r7}
 800af72:	b085      	sub	sp, #20
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	685b      	ldr	r3, [r3, #4]
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	4b0b      	ldr	r3, [pc, #44]	@ (800afb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800af84:	4413      	add	r3, r2
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	461a      	mov	r2, r3
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a08      	ldr	r2, [pc, #32]	@ (800afb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800af92:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	3b01      	subs	r3, #1
 800af98:	f003 031f 	and.w	r3, r3, #31
 800af9c:	2201      	movs	r2, #1
 800af9e:	409a      	lsls	r2, r3
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800afa4:	bf00      	nop
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr
 800afb0:	1000823f 	.word	0x1000823f
 800afb4:	40020940 	.word	0x40020940

0800afb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800afb8:	b480      	push	{r7}
 800afba:	b087      	sub	sp, #28
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800afc2:	2300      	movs	r3, #0
 800afc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800afc6:	e15a      	b.n	800b27e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	2101      	movs	r1, #1
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	fa01 f303 	lsl.w	r3, r1, r3
 800afd4:	4013      	ands	r3, r2
 800afd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f000 814c 	beq.w	800b278 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	f003 0303 	and.w	r3, r3, #3
 800afe8:	2b01      	cmp	r3, #1
 800afea:	d005      	beq.n	800aff8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	d130      	bne.n	800b05a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	005b      	lsls	r3, r3, #1
 800b002:	2203      	movs	r2, #3
 800b004:	fa02 f303 	lsl.w	r3, r2, r3
 800b008:	43db      	mvns	r3, r3
 800b00a:	693a      	ldr	r2, [r7, #16]
 800b00c:	4013      	ands	r3, r2
 800b00e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	68da      	ldr	r2, [r3, #12]
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	005b      	lsls	r3, r3, #1
 800b018:	fa02 f303 	lsl.w	r3, r2, r3
 800b01c:	693a      	ldr	r2, [r7, #16]
 800b01e:	4313      	orrs	r3, r2
 800b020:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	693a      	ldr	r2, [r7, #16]
 800b026:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	685b      	ldr	r3, [r3, #4]
 800b02c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b02e:	2201      	movs	r2, #1
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	fa02 f303 	lsl.w	r3, r2, r3
 800b036:	43db      	mvns	r3, r3
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	4013      	ands	r3, r2
 800b03c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	091b      	lsrs	r3, r3, #4
 800b044:	f003 0201 	and.w	r2, r3, #1
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	fa02 f303 	lsl.w	r3, r2, r3
 800b04e:	693a      	ldr	r2, [r7, #16]
 800b050:	4313      	orrs	r3, r2
 800b052:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	693a      	ldr	r2, [r7, #16]
 800b058:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f003 0303 	and.w	r3, r3, #3
 800b062:	2b03      	cmp	r3, #3
 800b064:	d017      	beq.n	800b096 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	005b      	lsls	r3, r3, #1
 800b070:	2203      	movs	r2, #3
 800b072:	fa02 f303 	lsl.w	r3, r2, r3
 800b076:	43db      	mvns	r3, r3
 800b078:	693a      	ldr	r2, [r7, #16]
 800b07a:	4013      	ands	r3, r2
 800b07c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	689a      	ldr	r2, [r3, #8]
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	005b      	lsls	r3, r3, #1
 800b086:	fa02 f303 	lsl.w	r3, r2, r3
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	693a      	ldr	r2, [r7, #16]
 800b094:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	f003 0303 	and.w	r3, r3, #3
 800b09e:	2b02      	cmp	r3, #2
 800b0a0:	d123      	bne.n	800b0ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	08da      	lsrs	r2, r3, #3
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	3208      	adds	r2, #8
 800b0aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	f003 0307 	and.w	r3, r3, #7
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	220f      	movs	r2, #15
 800b0ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b0be:	43db      	mvns	r3, r3
 800b0c0:	693a      	ldr	r2, [r7, #16]
 800b0c2:	4013      	ands	r3, r2
 800b0c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	691a      	ldr	r2, [r3, #16]
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f003 0307 	and.w	r3, r3, #7
 800b0d0:	009b      	lsls	r3, r3, #2
 800b0d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b0d6:	693a      	ldr	r2, [r7, #16]
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	08da      	lsrs	r2, r3, #3
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	3208      	adds	r2, #8
 800b0e4:	6939      	ldr	r1, [r7, #16]
 800b0e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b0f0:	697b      	ldr	r3, [r7, #20]
 800b0f2:	005b      	lsls	r3, r3, #1
 800b0f4:	2203      	movs	r2, #3
 800b0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fa:	43db      	mvns	r3, r3
 800b0fc:	693a      	ldr	r2, [r7, #16]
 800b0fe:	4013      	ands	r3, r2
 800b100:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	f003 0203 	and.w	r2, r3, #3
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	005b      	lsls	r3, r3, #1
 800b10e:	fa02 f303 	lsl.w	r3, r2, r3
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	4313      	orrs	r3, r2
 800b116:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	693a      	ldr	r2, [r7, #16]
 800b11c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b126:	2b00      	cmp	r3, #0
 800b128:	f000 80a6 	beq.w	800b278 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b12c:	4b5b      	ldr	r3, [pc, #364]	@ (800b29c <HAL_GPIO_Init+0x2e4>)
 800b12e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b130:	4a5a      	ldr	r2, [pc, #360]	@ (800b29c <HAL_GPIO_Init+0x2e4>)
 800b132:	f043 0301 	orr.w	r3, r3, #1
 800b136:	6613      	str	r3, [r2, #96]	@ 0x60
 800b138:	4b58      	ldr	r3, [pc, #352]	@ (800b29c <HAL_GPIO_Init+0x2e4>)
 800b13a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b13c:	f003 0301 	and.w	r3, r3, #1
 800b140:	60bb      	str	r3, [r7, #8]
 800b142:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b144:	4a56      	ldr	r2, [pc, #344]	@ (800b2a0 <HAL_GPIO_Init+0x2e8>)
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	089b      	lsrs	r3, r3, #2
 800b14a:	3302      	adds	r3, #2
 800b14c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b150:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	f003 0303 	and.w	r3, r3, #3
 800b158:	009b      	lsls	r3, r3, #2
 800b15a:	220f      	movs	r2, #15
 800b15c:	fa02 f303 	lsl.w	r3, r2, r3
 800b160:	43db      	mvns	r3, r3
 800b162:	693a      	ldr	r2, [r7, #16]
 800b164:	4013      	ands	r3, r2
 800b166:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b16e:	d01f      	beq.n	800b1b0 <HAL_GPIO_Init+0x1f8>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a4c      	ldr	r2, [pc, #304]	@ (800b2a4 <HAL_GPIO_Init+0x2ec>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d019      	beq.n	800b1ac <HAL_GPIO_Init+0x1f4>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	4a4b      	ldr	r2, [pc, #300]	@ (800b2a8 <HAL_GPIO_Init+0x2f0>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d013      	beq.n	800b1a8 <HAL_GPIO_Init+0x1f0>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a4a      	ldr	r2, [pc, #296]	@ (800b2ac <HAL_GPIO_Init+0x2f4>)
 800b184:	4293      	cmp	r3, r2
 800b186:	d00d      	beq.n	800b1a4 <HAL_GPIO_Init+0x1ec>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	4a49      	ldr	r2, [pc, #292]	@ (800b2b0 <HAL_GPIO_Init+0x2f8>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d007      	beq.n	800b1a0 <HAL_GPIO_Init+0x1e8>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	4a48      	ldr	r2, [pc, #288]	@ (800b2b4 <HAL_GPIO_Init+0x2fc>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d101      	bne.n	800b19c <HAL_GPIO_Init+0x1e4>
 800b198:	2305      	movs	r3, #5
 800b19a:	e00a      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b19c:	2306      	movs	r3, #6
 800b19e:	e008      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b1a0:	2304      	movs	r3, #4
 800b1a2:	e006      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b1a4:	2303      	movs	r3, #3
 800b1a6:	e004      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b1a8:	2302      	movs	r3, #2
 800b1aa:	e002      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e000      	b.n	800b1b2 <HAL_GPIO_Init+0x1fa>
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	697a      	ldr	r2, [r7, #20]
 800b1b4:	f002 0203 	and.w	r2, r2, #3
 800b1b8:	0092      	lsls	r2, r2, #2
 800b1ba:	4093      	lsls	r3, r2
 800b1bc:	693a      	ldr	r2, [r7, #16]
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b1c2:	4937      	ldr	r1, [pc, #220]	@ (800b2a0 <HAL_GPIO_Init+0x2e8>)
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	089b      	lsrs	r3, r3, #2
 800b1c8:	3302      	adds	r3, #2
 800b1ca:	693a      	ldr	r2, [r7, #16]
 800b1cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b1d0:	4b39      	ldr	r3, [pc, #228]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	43db      	mvns	r3, r3
 800b1da:	693a      	ldr	r2, [r7, #16]
 800b1dc:	4013      	ands	r3, r2
 800b1de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d003      	beq.n	800b1f4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b1ec:	693a      	ldr	r2, [r7, #16]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b1f4:	4a30      	ldr	r2, [pc, #192]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b1fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b1fc:	68db      	ldr	r3, [r3, #12]
 800b1fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	43db      	mvns	r3, r3
 800b204:	693a      	ldr	r2, [r7, #16]
 800b206:	4013      	ands	r3, r2
 800b208:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	685b      	ldr	r3, [r3, #4]
 800b20e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b212:	2b00      	cmp	r3, #0
 800b214:	d003      	beq.n	800b21e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b216:	693a      	ldr	r2, [r7, #16]
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b21e:	4a26      	ldr	r2, [pc, #152]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b224:	4b24      	ldr	r3, [pc, #144]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	43db      	mvns	r3, r3
 800b22e:	693a      	ldr	r2, [r7, #16]
 800b230:	4013      	ands	r3, r2
 800b232:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d003      	beq.n	800b248 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b240:	693a      	ldr	r2, [r7, #16]
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	4313      	orrs	r3, r2
 800b246:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b248:	4a1b      	ldr	r2, [pc, #108]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b24e:	4b1a      	ldr	r3, [pc, #104]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	43db      	mvns	r3, r3
 800b258:	693a      	ldr	r2, [r7, #16]
 800b25a:	4013      	ands	r3, r2
 800b25c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b266:	2b00      	cmp	r3, #0
 800b268:	d003      	beq.n	800b272 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b26a:	693a      	ldr	r2, [r7, #16]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4313      	orrs	r3, r2
 800b270:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b272:	4a11      	ldr	r2, [pc, #68]	@ (800b2b8 <HAL_GPIO_Init+0x300>)
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	3301      	adds	r3, #1
 800b27c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	fa22 f303 	lsr.w	r3, r2, r3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f47f ae9d 	bne.w	800afc8 <HAL_GPIO_Init+0x10>
  }
}
 800b28e:	bf00      	nop
 800b290:	bf00      	nop
 800b292:	371c      	adds	r7, #28
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr
 800b29c:	40021000 	.word	0x40021000
 800b2a0:	40010000 	.word	0x40010000
 800b2a4:	48000400 	.word	0x48000400
 800b2a8:	48000800 	.word	0x48000800
 800b2ac:	48000c00 	.word	0x48000c00
 800b2b0:	48001000 	.word	0x48001000
 800b2b4:	48001400 	.word	0x48001400
 800b2b8:	40010400 	.word	0x40010400

0800b2bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b085      	sub	sp, #20
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	691a      	ldr	r2, [r3, #16]
 800b2cc:	887b      	ldrh	r3, [r7, #2]
 800b2ce:	4013      	ands	r3, r2
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d002      	beq.n	800b2da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	73fb      	strb	r3, [r7, #15]
 800b2d8:	e001      	b.n	800b2de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b2de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3714      	adds	r7, #20
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr

0800b2ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	b083      	sub	sp, #12
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
 800b2f4:	460b      	mov	r3, r1
 800b2f6:	807b      	strh	r3, [r7, #2]
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b2fc:	787b      	ldrb	r3, [r7, #1]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d003      	beq.n	800b30a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b302:	887a      	ldrh	r2, [r7, #2]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b308:	e002      	b.n	800b310 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b30a:	887a      	ldrh	r2, [r7, #2]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b32a:	2301      	movs	r3, #1
 800b32c:	e08d      	b.n	800b44a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b334:	b2db      	uxtb	r3, r3
 800b336:	2b00      	cmp	r3, #0
 800b338:	d106      	bne.n	800b348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2200      	movs	r2, #0
 800b33e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f7f9 fdcc 	bl	8004ee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2224      	movs	r2, #36	@ 0x24
 800b34c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	681a      	ldr	r2, [r3, #0]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f022 0201 	bic.w	r2, r2, #1
 800b35e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	685a      	ldr	r2, [r3, #4]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b36c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	689a      	ldr	r2, [r3, #8]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b37c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	68db      	ldr	r3, [r3, #12]
 800b382:	2b01      	cmp	r3, #1
 800b384:	d107      	bne.n	800b396 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	689a      	ldr	r2, [r3, #8]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b392:	609a      	str	r2, [r3, #8]
 800b394:	e006      	b.n	800b3a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	689a      	ldr	r2, [r3, #8]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b3a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	68db      	ldr	r3, [r3, #12]
 800b3a8:	2b02      	cmp	r3, #2
 800b3aa:	d108      	bne.n	800b3be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	685a      	ldr	r2, [r3, #4]
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3ba:	605a      	str	r2, [r3, #4]
 800b3bc:	e007      	b.n	800b3ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	685a      	ldr	r2, [r3, #4]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b3cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	6812      	ldr	r2, [r2, #0]
 800b3d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b3dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	68da      	ldr	r2, [r3, #12]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b3f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	691a      	ldr	r2, [r3, #16]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	695b      	ldr	r3, [r3, #20]
 800b3fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	699b      	ldr	r3, [r3, #24]
 800b402:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	430a      	orrs	r2, r1
 800b40a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	69d9      	ldr	r1, [r3, #28]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6a1a      	ldr	r2, [r3, #32]
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	430a      	orrs	r2, r1
 800b41a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	681a      	ldr	r2, [r3, #0]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f042 0201 	orr.w	r2, r2, #1
 800b42a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2220      	movs	r2, #32
 800b436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b448:	2300      	movs	r3, #0
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3708      	adds	r7, #8
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
	...

0800b454 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b088      	sub	sp, #32
 800b458:	af02      	add	r7, sp, #8
 800b45a:	60f8      	str	r0, [r7, #12]
 800b45c:	607a      	str	r2, [r7, #4]
 800b45e:	461a      	mov	r2, r3
 800b460:	460b      	mov	r3, r1
 800b462:	817b      	strh	r3, [r7, #10]
 800b464:	4613      	mov	r3, r2
 800b466:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	2b20      	cmp	r3, #32
 800b472:	f040 80fd 	bne.w	800b670 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d101      	bne.n	800b484 <HAL_I2C_Master_Transmit+0x30>
 800b480:	2302      	movs	r3, #2
 800b482:	e0f6      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2201      	movs	r2, #1
 800b488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b48c:	f7fd fa7e 	bl	800898c <HAL_GetTick>
 800b490:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	9300      	str	r3, [sp, #0]
 800b496:	2319      	movs	r3, #25
 800b498:	2201      	movs	r2, #1
 800b49a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b49e:	68f8      	ldr	r0, [r7, #12]
 800b4a0:	f000 fb72 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d001      	beq.n	800b4ae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e0e1      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2221      	movs	r2, #33	@ 0x21
 800b4b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2210      	movs	r2, #16
 800b4ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	687a      	ldr	r2, [r7, #4]
 800b4c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	893a      	ldrh	r2, [r7, #8]
 800b4ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	2bff      	cmp	r3, #255	@ 0xff
 800b4de:	d906      	bls.n	800b4ee <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	22ff      	movs	r2, #255	@ 0xff
 800b4e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b4e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b4ea:	617b      	str	r3, [r7, #20]
 800b4ec:	e007      	b.n	800b4fe <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4f2:	b29a      	uxth	r2, r3
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b4f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b4fc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b502:	2b00      	cmp	r3, #0
 800b504:	d024      	beq.n	800b550 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b50a:	781a      	ldrb	r2, [r3, #0]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b516:	1c5a      	adds	r2, r3, #1
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b520:	b29b      	uxth	r3, r3
 800b522:	3b01      	subs	r3, #1
 800b524:	b29a      	uxth	r2, r3
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b52e:	3b01      	subs	r3, #1
 800b530:	b29a      	uxth	r2, r3
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	3301      	adds	r3, #1
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	8979      	ldrh	r1, [r7, #10]
 800b542:	4b4e      	ldr	r3, [pc, #312]	@ (800b67c <HAL_I2C_Master_Transmit+0x228>)
 800b544:	9300      	str	r3, [sp, #0]
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f000 fd6d 	bl	800c028 <I2C_TransferConfig>
 800b54e:	e066      	b.n	800b61e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b554:	b2da      	uxtb	r2, r3
 800b556:	8979      	ldrh	r1, [r7, #10]
 800b558:	4b48      	ldr	r3, [pc, #288]	@ (800b67c <HAL_I2C_Master_Transmit+0x228>)
 800b55a:	9300      	str	r3, [sp, #0]
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	68f8      	ldr	r0, [r7, #12]
 800b560:	f000 fd62 	bl	800c028 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b564:	e05b      	b.n	800b61e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b566:	693a      	ldr	r2, [r7, #16]
 800b568:	6a39      	ldr	r1, [r7, #32]
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 fb65 	bl	800bc3a <I2C_WaitOnTXISFlagUntilTimeout>
 800b570:	4603      	mov	r3, r0
 800b572:	2b00      	cmp	r3, #0
 800b574:	d001      	beq.n	800b57a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b576:	2301      	movs	r3, #1
 800b578:	e07b      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b57e:	781a      	ldrb	r2, [r3, #0]
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b58a:	1c5a      	adds	r2, r3, #1
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b594:	b29b      	uxth	r3, r3
 800b596:	3b01      	subs	r3, #1
 800b598:	b29a      	uxth	r2, r3
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5a2:	3b01      	subs	r3, #1
 800b5a4:	b29a      	uxth	r2, r3
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5ae:	b29b      	uxth	r3, r3
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d034      	beq.n	800b61e <HAL_I2C_Master_Transmit+0x1ca>
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d130      	bne.n	800b61e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b5bc:	693b      	ldr	r3, [r7, #16]
 800b5be:	9300      	str	r3, [sp, #0]
 800b5c0:	6a3b      	ldr	r3, [r7, #32]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	2180      	movs	r1, #128	@ 0x80
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f000 fade 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d001      	beq.n	800b5d6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	e04d      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	2bff      	cmp	r3, #255	@ 0xff
 800b5de:	d90e      	bls.n	800b5fe <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	22ff      	movs	r2, #255	@ 0xff
 800b5e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5ea:	b2da      	uxtb	r2, r3
 800b5ec:	8979      	ldrh	r1, [r7, #10]
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	9300      	str	r3, [sp, #0]
 800b5f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 fd16 	bl	800c028 <I2C_TransferConfig>
 800b5fc:	e00f      	b.n	800b61e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b602:	b29a      	uxth	r2, r3
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b60c:	b2da      	uxtb	r2, r3
 800b60e:	8979      	ldrh	r1, [r7, #10]
 800b610:	2300      	movs	r3, #0
 800b612:	9300      	str	r3, [sp, #0]
 800b614:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	f000 fd05 	bl	800c028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b622:	b29b      	uxth	r3, r3
 800b624:	2b00      	cmp	r3, #0
 800b626:	d19e      	bne.n	800b566 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b628:	693a      	ldr	r2, [r7, #16]
 800b62a:	6a39      	ldr	r1, [r7, #32]
 800b62c:	68f8      	ldr	r0, [r7, #12]
 800b62e:	f000 fb4b 	bl	800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b632:	4603      	mov	r3, r0
 800b634:	2b00      	cmp	r3, #0
 800b636:	d001      	beq.n	800b63c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b638:	2301      	movs	r3, #1
 800b63a:	e01a      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2220      	movs	r2, #32
 800b642:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	6859      	ldr	r1, [r3, #4]
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	4b0c      	ldr	r3, [pc, #48]	@ (800b680 <HAL_I2C_Master_Transmit+0x22c>)
 800b650:	400b      	ands	r3, r1
 800b652:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	2220      	movs	r2, #32
 800b658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	2200      	movs	r2, #0
 800b660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2200      	movs	r2, #0
 800b668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	e000      	b.n	800b672 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b670:	2302      	movs	r3, #2
  }
}
 800b672:	4618      	mov	r0, r3
 800b674:	3718      	adds	r7, #24
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	80002000 	.word	0x80002000
 800b680:	fe00e800 	.word	0xfe00e800

0800b684 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b088      	sub	sp, #32
 800b688:	af02      	add	r7, sp, #8
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	607a      	str	r2, [r7, #4]
 800b68e:	461a      	mov	r2, r3
 800b690:	460b      	mov	r3, r1
 800b692:	817b      	strh	r3, [r7, #10]
 800b694:	4613      	mov	r3, r2
 800b696:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	2b20      	cmp	r3, #32
 800b6a2:	f040 80db 	bne.w	800b85c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d101      	bne.n	800b6b4 <HAL_I2C_Master_Receive+0x30>
 800b6b0:	2302      	movs	r3, #2
 800b6b2:	e0d4      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b6bc:	f7fd f966 	bl	800898c <HAL_GetTick>
 800b6c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	9300      	str	r3, [sp, #0]
 800b6c6:	2319      	movs	r3, #25
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b6ce:	68f8      	ldr	r0, [r7, #12]
 800b6d0:	f000 fa5a 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e0bf      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2222      	movs	r2, #34	@ 0x22
 800b6e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2210      	movs	r2, #16
 800b6ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	687a      	ldr	r2, [r7, #4]
 800b6f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	893a      	ldrh	r2, [r7, #8]
 800b6fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2200      	movs	r2, #0
 800b704:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b70a:	b29b      	uxth	r3, r3
 800b70c:	2bff      	cmp	r3, #255	@ 0xff
 800b70e:	d90e      	bls.n	800b72e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	22ff      	movs	r2, #255	@ 0xff
 800b714:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	8979      	ldrh	r1, [r7, #10]
 800b71e:	4b52      	ldr	r3, [pc, #328]	@ (800b868 <HAL_I2C_Master_Receive+0x1e4>)
 800b720:	9300      	str	r3, [sp, #0]
 800b722:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	f000 fc7e 	bl	800c028 <I2C_TransferConfig>
 800b72c:	e06d      	b.n	800b80a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b732:	b29a      	uxth	r2, r3
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b73c:	b2da      	uxtb	r2, r3
 800b73e:	8979      	ldrh	r1, [r7, #10]
 800b740:	4b49      	ldr	r3, [pc, #292]	@ (800b868 <HAL_I2C_Master_Receive+0x1e4>)
 800b742:	9300      	str	r3, [sp, #0]
 800b744:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f000 fc6d 	bl	800c028 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800b74e:	e05c      	b.n	800b80a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b750:	697a      	ldr	r2, [r7, #20]
 800b752:	6a39      	ldr	r1, [r7, #32]
 800b754:	68f8      	ldr	r0, [r7, #12]
 800b756:	f000 fafb 	bl	800bd50 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d001      	beq.n	800b764 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b760:	2301      	movs	r3, #1
 800b762:	e07c      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b76e:	b2d2      	uxtb	r2, r2
 800b770:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b776:	1c5a      	adds	r2, r3, #1
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b780:	3b01      	subs	r3, #1
 800b782:	b29a      	uxth	r2, r3
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b78c:	b29b      	uxth	r3, r3
 800b78e:	3b01      	subs	r3, #1
 800b790:	b29a      	uxth	r2, r3
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d034      	beq.n	800b80a <HAL_I2C_Master_Receive+0x186>
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d130      	bne.n	800b80a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	9300      	str	r3, [sp, #0]
 800b7ac:	6a3b      	ldr	r3, [r7, #32]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	2180      	movs	r1, #128	@ 0x80
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f000 f9e8 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d001      	beq.n	800b7c2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e04d      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7c6:	b29b      	uxth	r3, r3
 800b7c8:	2bff      	cmp	r3, #255	@ 0xff
 800b7ca:	d90e      	bls.n	800b7ea <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	22ff      	movs	r2, #255	@ 0xff
 800b7d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7d6:	b2da      	uxtb	r2, r3
 800b7d8:	8979      	ldrh	r1, [r7, #10]
 800b7da:	2300      	movs	r3, #0
 800b7dc:	9300      	str	r3, [sp, #0]
 800b7de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b7e2:	68f8      	ldr	r0, [r7, #12]
 800b7e4:	f000 fc20 	bl	800c028 <I2C_TransferConfig>
 800b7e8:	e00f      	b.n	800b80a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7ee:	b29a      	uxth	r2, r3
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7f8:	b2da      	uxtb	r2, r3
 800b7fa:	8979      	ldrh	r1, [r7, #10]
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	9300      	str	r3, [sp, #0]
 800b800:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b804:	68f8      	ldr	r0, [r7, #12]
 800b806:	f000 fc0f 	bl	800c028 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b80e:	b29b      	uxth	r3, r3
 800b810:	2b00      	cmp	r3, #0
 800b812:	d19d      	bne.n	800b750 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b814:	697a      	ldr	r2, [r7, #20]
 800b816:	6a39      	ldr	r1, [r7, #32]
 800b818:	68f8      	ldr	r0, [r7, #12]
 800b81a:	f000 fa55 	bl	800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b824:	2301      	movs	r3, #1
 800b826:	e01a      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2220      	movs	r2, #32
 800b82e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6859      	ldr	r1, [r3, #4]
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	4b0c      	ldr	r3, [pc, #48]	@ (800b86c <HAL_I2C_Master_Receive+0x1e8>)
 800b83c:	400b      	ands	r3, r1
 800b83e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	2220      	movs	r2, #32
 800b844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2200      	movs	r2, #0
 800b84c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	2200      	movs	r2, #0
 800b854:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b858:	2300      	movs	r3, #0
 800b85a:	e000      	b.n	800b85e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b85c:	2302      	movs	r3, #2
  }
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3718      	adds	r7, #24
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	80002400 	.word	0x80002400
 800b86c:	fe00e800 	.word	0xfe00e800

0800b870 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b088      	sub	sp, #32
 800b874:	af02      	add	r7, sp, #8
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	4608      	mov	r0, r1
 800b87a:	4611      	mov	r1, r2
 800b87c:	461a      	mov	r2, r3
 800b87e:	4603      	mov	r3, r0
 800b880:	817b      	strh	r3, [r7, #10]
 800b882:	460b      	mov	r3, r1
 800b884:	813b      	strh	r3, [r7, #8]
 800b886:	4613      	mov	r3, r2
 800b888:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b890:	b2db      	uxtb	r3, r3
 800b892:	2b20      	cmp	r3, #32
 800b894:	f040 80f9 	bne.w	800ba8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d002      	beq.n	800b8a4 <HAL_I2C_Mem_Write+0x34>
 800b89e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d105      	bne.n	800b8b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b8aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	e0ed      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b8b6:	2b01      	cmp	r3, #1
 800b8b8:	d101      	bne.n	800b8be <HAL_I2C_Mem_Write+0x4e>
 800b8ba:	2302      	movs	r3, #2
 800b8bc:	e0e6      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b8c6:	f7fd f861 	bl	800898c <HAL_GetTick>
 800b8ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b8cc:	697b      	ldr	r3, [r7, #20]
 800b8ce:	9300      	str	r3, [sp, #0]
 800b8d0:	2319      	movs	r3, #25
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f000 f955 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d001      	beq.n	800b8e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	e0d1      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	2221      	movs	r2, #33	@ 0x21
 800b8ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2240      	movs	r2, #64	@ 0x40
 800b8f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6a3a      	ldr	r2, [r7, #32]
 800b902:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b908:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2200      	movs	r2, #0
 800b90e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b910:	88f8      	ldrh	r0, [r7, #6]
 800b912:	893a      	ldrh	r2, [r7, #8]
 800b914:	8979      	ldrh	r1, [r7, #10]
 800b916:	697b      	ldr	r3, [r7, #20]
 800b918:	9301      	str	r3, [sp, #4]
 800b91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b91c:	9300      	str	r3, [sp, #0]
 800b91e:	4603      	mov	r3, r0
 800b920:	68f8      	ldr	r0, [r7, #12]
 800b922:	f000 f8b9 	bl	800ba98 <I2C_RequestMemoryWrite>
 800b926:	4603      	mov	r3, r0
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d005      	beq.n	800b938 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2200      	movs	r2, #0
 800b930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b934:	2301      	movs	r3, #1
 800b936:	e0a9      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b93c:	b29b      	uxth	r3, r3
 800b93e:	2bff      	cmp	r3, #255	@ 0xff
 800b940:	d90e      	bls.n	800b960 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	22ff      	movs	r2, #255	@ 0xff
 800b946:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b94c:	b2da      	uxtb	r2, r3
 800b94e:	8979      	ldrh	r1, [r7, #10]
 800b950:	2300      	movs	r3, #0
 800b952:	9300      	str	r3, [sp, #0]
 800b954:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b958:	68f8      	ldr	r0, [r7, #12]
 800b95a:	f000 fb65 	bl	800c028 <I2C_TransferConfig>
 800b95e:	e00f      	b.n	800b980 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b964:	b29a      	uxth	r2, r3
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b96e:	b2da      	uxtb	r2, r3
 800b970:	8979      	ldrh	r1, [r7, #10]
 800b972:	2300      	movs	r3, #0
 800b974:	9300      	str	r3, [sp, #0]
 800b976:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b97a:	68f8      	ldr	r0, [r7, #12]
 800b97c:	f000 fb54 	bl	800c028 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b980:	697a      	ldr	r2, [r7, #20]
 800b982:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b984:	68f8      	ldr	r0, [r7, #12]
 800b986:	f000 f958 	bl	800bc3a <I2C_WaitOnTXISFlagUntilTimeout>
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d001      	beq.n	800b994 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e07b      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b998:	781a      	ldrb	r2, [r3, #0]
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9a4:	1c5a      	adds	r2, r3, #1
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	b29a      	uxth	r2, r3
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	b29a      	uxth	r2, r3
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9c8:	b29b      	uxth	r3, r3
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d034      	beq.n	800ba38 <HAL_I2C_Mem_Write+0x1c8>
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d130      	bne.n	800ba38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b9d6:	697b      	ldr	r3, [r7, #20]
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9dc:	2200      	movs	r2, #0
 800b9de:	2180      	movs	r1, #128	@ 0x80
 800b9e0:	68f8      	ldr	r0, [r7, #12]
 800b9e2:	f000 f8d1 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d001      	beq.n	800b9f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e04d      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9f4:	b29b      	uxth	r3, r3
 800b9f6:	2bff      	cmp	r3, #255	@ 0xff
 800b9f8:	d90e      	bls.n	800ba18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	22ff      	movs	r2, #255	@ 0xff
 800b9fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba04:	b2da      	uxtb	r2, r3
 800ba06:	8979      	ldrh	r1, [r7, #10]
 800ba08:	2300      	movs	r3, #0
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f000 fb09 	bl	800c028 <I2C_TransferConfig>
 800ba16:	e00f      	b.n	800ba38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba1c:	b29a      	uxth	r2, r3
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba26:	b2da      	uxtb	r2, r3
 800ba28:	8979      	ldrh	r1, [r7, #10]
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	9300      	str	r3, [sp, #0]
 800ba2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f000 faf8 	bl	800c028 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d19e      	bne.n	800b980 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ba42:	697a      	ldr	r2, [r7, #20]
 800ba44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ba46:	68f8      	ldr	r0, [r7, #12]
 800ba48:	f000 f93e 	bl	800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800ba52:	2301      	movs	r3, #1
 800ba54:	e01a      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2220      	movs	r2, #32
 800ba5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	6859      	ldr	r1, [r3, #4]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	681a      	ldr	r2, [r3, #0]
 800ba68:	4b0a      	ldr	r3, [pc, #40]	@ (800ba94 <HAL_I2C_Mem_Write+0x224>)
 800ba6a:	400b      	ands	r3, r1
 800ba6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2220      	movs	r2, #32
 800ba72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	2200      	movs	r2, #0
 800ba82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	e000      	b.n	800ba8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ba8a:	2302      	movs	r3, #2
  }
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3718      	adds	r7, #24
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}
 800ba94:	fe00e800 	.word	0xfe00e800

0800ba98 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b086      	sub	sp, #24
 800ba9c:	af02      	add	r7, sp, #8
 800ba9e:	60f8      	str	r0, [r7, #12]
 800baa0:	4608      	mov	r0, r1
 800baa2:	4611      	mov	r1, r2
 800baa4:	461a      	mov	r2, r3
 800baa6:	4603      	mov	r3, r0
 800baa8:	817b      	strh	r3, [r7, #10]
 800baaa:	460b      	mov	r3, r1
 800baac:	813b      	strh	r3, [r7, #8]
 800baae:	4613      	mov	r3, r2
 800bab0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bab2:	88fb      	ldrh	r3, [r7, #6]
 800bab4:	b2da      	uxtb	r2, r3
 800bab6:	8979      	ldrh	r1, [r7, #10]
 800bab8:	4b20      	ldr	r3, [pc, #128]	@ (800bb3c <I2C_RequestMemoryWrite+0xa4>)
 800baba:	9300      	str	r3, [sp, #0]
 800babc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f000 fab1 	bl	800c028 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bac6:	69fa      	ldr	r2, [r7, #28]
 800bac8:	69b9      	ldr	r1, [r7, #24]
 800baca:	68f8      	ldr	r0, [r7, #12]
 800bacc:	f000 f8b5 	bl	800bc3a <I2C_WaitOnTXISFlagUntilTimeout>
 800bad0:	4603      	mov	r3, r0
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d001      	beq.n	800bada <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800bad6:	2301      	movs	r3, #1
 800bad8:	e02c      	b.n	800bb34 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bada:	88fb      	ldrh	r3, [r7, #6]
 800badc:	2b01      	cmp	r3, #1
 800bade:	d105      	bne.n	800baec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bae0:	893b      	ldrh	r3, [r7, #8]
 800bae2:	b2da      	uxtb	r2, r3
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	629a      	str	r2, [r3, #40]	@ 0x28
 800baea:	e015      	b.n	800bb18 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800baec:	893b      	ldrh	r3, [r7, #8]
 800baee:	0a1b      	lsrs	r3, r3, #8
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bafa:	69fa      	ldr	r2, [r7, #28]
 800bafc:	69b9      	ldr	r1, [r7, #24]
 800bafe:	68f8      	ldr	r0, [r7, #12]
 800bb00:	f000 f89b 	bl	800bc3a <I2C_WaitOnTXISFlagUntilTimeout>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d001      	beq.n	800bb0e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	e012      	b.n	800bb34 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bb0e:	893b      	ldrh	r3, [r7, #8]
 800bb10:	b2da      	uxtb	r2, r3
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	9300      	str	r3, [sp, #0]
 800bb1c:	69bb      	ldr	r3, [r7, #24]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	2180      	movs	r1, #128	@ 0x80
 800bb22:	68f8      	ldr	r0, [r7, #12]
 800bb24:	f000 f830 	bl	800bb88 <I2C_WaitOnFlagUntilTimeout>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d001      	beq.n	800bb32 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	e000      	b.n	800bb34 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800bb32:	2300      	movs	r3, #0
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}
 800bb3c:	80002000 	.word	0x80002000

0800bb40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b083      	sub	sp, #12
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	699b      	ldr	r3, [r3, #24]
 800bb4e:	f003 0302 	and.w	r3, r3, #2
 800bb52:	2b02      	cmp	r3, #2
 800bb54:	d103      	bne.n	800bb5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	699b      	ldr	r3, [r3, #24]
 800bb64:	f003 0301 	and.w	r3, r3, #1
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	d007      	beq.n	800bb7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	699a      	ldr	r2, [r3, #24]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f042 0201 	orr.w	r2, r2, #1
 800bb7a:	619a      	str	r2, [r3, #24]
  }
}
 800bb7c:	bf00      	nop
 800bb7e:	370c      	adds	r7, #12
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr

0800bb88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	603b      	str	r3, [r7, #0]
 800bb94:	4613      	mov	r3, r2
 800bb96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bb98:	e03b      	b.n	800bc12 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb9a:	69ba      	ldr	r2, [r7, #24]
 800bb9c:	6839      	ldr	r1, [r7, #0]
 800bb9e:	68f8      	ldr	r0, [r7, #12]
 800bba0:	f000 f962 	bl	800be68 <I2C_IsErrorOccurred>
 800bba4:	4603      	mov	r3, r0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d001      	beq.n	800bbae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e041      	b.n	800bc32 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbb4:	d02d      	beq.n	800bc12 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bbb6:	f7fc fee9 	bl	800898c <HAL_GetTick>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	69bb      	ldr	r3, [r7, #24]
 800bbbe:	1ad3      	subs	r3, r2, r3
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d302      	bcc.n	800bbcc <I2C_WaitOnFlagUntilTimeout+0x44>
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d122      	bne.n	800bc12 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	699a      	ldr	r2, [r3, #24]
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	4013      	ands	r3, r2
 800bbd6:	68ba      	ldr	r2, [r7, #8]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	bf0c      	ite	eq
 800bbdc:	2301      	moveq	r3, #1
 800bbde:	2300      	movne	r3, #0
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	79fb      	ldrb	r3, [r7, #7]
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d113      	bne.n	800bc12 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbee:	f043 0220 	orr.w	r2, r3, #32
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2220      	movs	r2, #32
 800bbfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e00f      	b.n	800bc32 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	699a      	ldr	r2, [r3, #24]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	4013      	ands	r3, r2
 800bc1c:	68ba      	ldr	r2, [r7, #8]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	bf0c      	ite	eq
 800bc22:	2301      	moveq	r3, #1
 800bc24:	2300      	movne	r3, #0
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	461a      	mov	r2, r3
 800bc2a:	79fb      	ldrb	r3, [r7, #7]
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d0b4      	beq.n	800bb9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc30:	2300      	movs	r3, #0
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b084      	sub	sp, #16
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	60f8      	str	r0, [r7, #12]
 800bc42:	60b9      	str	r1, [r7, #8]
 800bc44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bc46:	e033      	b.n	800bcb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bc48:	687a      	ldr	r2, [r7, #4]
 800bc4a:	68b9      	ldr	r1, [r7, #8]
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	f000 f90b 	bl	800be68 <I2C_IsErrorOccurred>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d001      	beq.n	800bc5c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e031      	b.n	800bcc0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc62:	d025      	beq.n	800bcb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc64:	f7fc fe92 	bl	800898c <HAL_GetTick>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	1ad3      	subs	r3, r2, r3
 800bc6e:	68ba      	ldr	r2, [r7, #8]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d302      	bcc.n	800bc7a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d11a      	bne.n	800bcb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	699b      	ldr	r3, [r3, #24]
 800bc80:	f003 0302 	and.w	r3, r3, #2
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	d013      	beq.n	800bcb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc8c:	f043 0220 	orr.w	r2, r3, #32
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2220      	movs	r2, #32
 800bc98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bcac:	2301      	movs	r3, #1
 800bcae:	e007      	b.n	800bcc0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	699b      	ldr	r3, [r3, #24]
 800bcb6:	f003 0302 	and.w	r3, r3, #2
 800bcba:	2b02      	cmp	r3, #2
 800bcbc:	d1c4      	bne.n	800bc48 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bcbe:	2300      	movs	r3, #0
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3710      	adds	r7, #16
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bcd4:	e02f      	b.n	800bd36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcd6:	687a      	ldr	r2, [r7, #4]
 800bcd8:	68b9      	ldr	r1, [r7, #8]
 800bcda:	68f8      	ldr	r0, [r7, #12]
 800bcdc:	f000 f8c4 	bl	800be68 <I2C_IsErrorOccurred>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d001      	beq.n	800bcea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	e02d      	b.n	800bd46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcea:	f7fc fe4f 	bl	800898c <HAL_GetTick>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	68ba      	ldr	r2, [r7, #8]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d302      	bcc.n	800bd00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d11a      	bne.n	800bd36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	699b      	ldr	r3, [r3, #24]
 800bd06:	f003 0320 	and.w	r3, r3, #32
 800bd0a:	2b20      	cmp	r3, #32
 800bd0c:	d013      	beq.n	800bd36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd12:	f043 0220 	orr.w	r2, r3, #32
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2220      	movs	r2, #32
 800bd1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	e007      	b.n	800bd46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	699b      	ldr	r3, [r3, #24]
 800bd3c:	f003 0320 	and.w	r3, r3, #32
 800bd40:	2b20      	cmp	r3, #32
 800bd42:	d1c8      	bne.n	800bcd6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
	...

0800bd50 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b086      	sub	sp, #24
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800bd60:	e071      	b.n	800be46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd62:	687a      	ldr	r2, [r7, #4]
 800bd64:	68b9      	ldr	r1, [r7, #8]
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f000 f87e 	bl	800be68 <I2C_IsErrorOccurred>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d001      	beq.n	800bd76 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	699b      	ldr	r3, [r3, #24]
 800bd7c:	f003 0320 	and.w	r3, r3, #32
 800bd80:	2b20      	cmp	r3, #32
 800bd82:	d13b      	bne.n	800bdfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800bd84:	7dfb      	ldrb	r3, [r7, #23]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d138      	bne.n	800bdfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	699b      	ldr	r3, [r3, #24]
 800bd90:	f003 0304 	and.w	r3, r3, #4
 800bd94:	2b04      	cmp	r3, #4
 800bd96:	d105      	bne.n	800bda4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d001      	beq.n	800bda4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	699b      	ldr	r3, [r3, #24]
 800bdaa:	f003 0310 	and.w	r3, r3, #16
 800bdae:	2b10      	cmp	r3, #16
 800bdb0:	d121      	bne.n	800bdf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	2210      	movs	r2, #16
 800bdb8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	2204      	movs	r2, #4
 800bdbe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	2220      	movs	r2, #32
 800bdc6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	6859      	ldr	r1, [r3, #4]
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681a      	ldr	r2, [r3, #0]
 800bdd2:	4b24      	ldr	r3, [pc, #144]	@ (800be64 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800bdd4:	400b      	ands	r3, r1
 800bdd6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	2220      	movs	r2, #32
 800bddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2200      	movs	r2, #0
 800bde4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2200      	movs	r2, #0
 800bdec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	75fb      	strb	r3, [r7, #23]
 800bdf4:	e002      	b.n	800bdfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800bdfc:	f7fc fdc6 	bl	800898c <HAL_GetTick>
 800be00:	4602      	mov	r2, r0
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	1ad3      	subs	r3, r2, r3
 800be06:	68ba      	ldr	r2, [r7, #8]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d302      	bcc.n	800be12 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d119      	bne.n	800be46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800be12:	7dfb      	ldrb	r3, [r7, #23]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d116      	bne.n	800be46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	699b      	ldr	r3, [r3, #24]
 800be1e:	f003 0304 	and.w	r3, r3, #4
 800be22:	2b04      	cmp	r3, #4
 800be24:	d00f      	beq.n	800be46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be2a:	f043 0220 	orr.w	r2, r3, #32
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	2220      	movs	r2, #32
 800be36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2200      	movs	r2, #0
 800be3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800be42:	2301      	movs	r3, #1
 800be44:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	699b      	ldr	r3, [r3, #24]
 800be4c:	f003 0304 	and.w	r3, r3, #4
 800be50:	2b04      	cmp	r3, #4
 800be52:	d002      	beq.n	800be5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800be54:	7dfb      	ldrb	r3, [r7, #23]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d083      	beq.n	800bd62 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800be5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3718      	adds	r7, #24
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}
 800be64:	fe00e800 	.word	0xfe00e800

0800be68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b08a      	sub	sp, #40	@ 0x28
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	60f8      	str	r0, [r7, #12]
 800be70:	60b9      	str	r1, [r7, #8]
 800be72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be74:	2300      	movs	r3, #0
 800be76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	699b      	ldr	r3, [r3, #24]
 800be80:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800be82:	2300      	movs	r3, #0
 800be84:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800be8a:	69bb      	ldr	r3, [r7, #24]
 800be8c:	f003 0310 	and.w	r3, r3, #16
 800be90:	2b00      	cmp	r3, #0
 800be92:	d068      	beq.n	800bf66 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2210      	movs	r2, #16
 800be9a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800be9c:	e049      	b.n	800bf32 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bea4:	d045      	beq.n	800bf32 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bea6:	f7fc fd71 	bl	800898c <HAL_GetTick>
 800beaa:	4602      	mov	r2, r0
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	1ad3      	subs	r3, r2, r3
 800beb0:	68ba      	ldr	r2, [r7, #8]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d302      	bcc.n	800bebc <I2C_IsErrorOccurred+0x54>
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d13a      	bne.n	800bf32 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	685b      	ldr	r3, [r3, #4]
 800bec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bec6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bece:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	699b      	ldr	r3, [r3, #24]
 800bed6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800beda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bede:	d121      	bne.n	800bf24 <I2C_IsErrorOccurred+0xbc>
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bee6:	d01d      	beq.n	800bf24 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800bee8:	7cfb      	ldrb	r3, [r7, #19]
 800beea:	2b20      	cmp	r3, #32
 800beec:	d01a      	beq.n	800bf24 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	685a      	ldr	r2, [r3, #4]
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800befc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800befe:	f7fc fd45 	bl	800898c <HAL_GetTick>
 800bf02:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf04:	e00e      	b.n	800bf24 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bf06:	f7fc fd41 	bl	800898c <HAL_GetTick>
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	1ad3      	subs	r3, r2, r3
 800bf10:	2b19      	cmp	r3, #25
 800bf12:	d907      	bls.n	800bf24 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bf14:	6a3b      	ldr	r3, [r7, #32]
 800bf16:	f043 0320 	orr.w	r3, r3, #32
 800bf1a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800bf22:	e006      	b.n	800bf32 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	699b      	ldr	r3, [r3, #24]
 800bf2a:	f003 0320 	and.w	r3, r3, #32
 800bf2e:	2b20      	cmp	r3, #32
 800bf30:	d1e9      	bne.n	800bf06 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	699b      	ldr	r3, [r3, #24]
 800bf38:	f003 0320 	and.w	r3, r3, #32
 800bf3c:	2b20      	cmp	r3, #32
 800bf3e:	d003      	beq.n	800bf48 <I2C_IsErrorOccurred+0xe0>
 800bf40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d0aa      	beq.n	800be9e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bf48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d103      	bne.n	800bf58 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2220      	movs	r2, #32
 800bf56:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800bf58:	6a3b      	ldr	r3, [r7, #32]
 800bf5a:	f043 0304 	orr.w	r3, r3, #4
 800bf5e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800bf60:	2301      	movs	r3, #1
 800bf62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	699b      	ldr	r3, [r3, #24]
 800bf6c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bf6e:	69bb      	ldr	r3, [r7, #24]
 800bf70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d00b      	beq.n	800bf90 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800bf78:	6a3b      	ldr	r3, [r7, #32]
 800bf7a:	f043 0301 	orr.w	r3, r3, #1
 800bf7e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bf88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bf90:	69bb      	ldr	r3, [r7, #24]
 800bf92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00b      	beq.n	800bfb2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800bf9a:	6a3b      	ldr	r3, [r7, #32]
 800bf9c:	f043 0308 	orr.w	r3, r3, #8
 800bfa0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bfaa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00b      	beq.n	800bfd4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800bfbc:	6a3b      	ldr	r3, [r7, #32]
 800bfbe:	f043 0302 	orr.w	r3, r3, #2
 800bfc2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bfcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800bfd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d01c      	beq.n	800c016 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bfdc:	68f8      	ldr	r0, [r7, #12]
 800bfde:	f7ff fdaf 	bl	800bb40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	6859      	ldr	r1, [r3, #4]
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	681a      	ldr	r2, [r3, #0]
 800bfec:	4b0d      	ldr	r3, [pc, #52]	@ (800c024 <I2C_IsErrorOccurred+0x1bc>)
 800bfee:	400b      	ands	r3, r1
 800bff0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bff6:	6a3b      	ldr	r3, [r7, #32]
 800bff8:	431a      	orrs	r2, r3
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2220      	movs	r2, #32
 800c002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2200      	movs	r2, #0
 800c00a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2200      	movs	r2, #0
 800c012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c016:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3728      	adds	r7, #40	@ 0x28
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	fe00e800 	.word	0xfe00e800

0800c028 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c028:	b480      	push	{r7}
 800c02a:	b087      	sub	sp, #28
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	607b      	str	r3, [r7, #4]
 800c032:	460b      	mov	r3, r1
 800c034:	817b      	strh	r3, [r7, #10]
 800c036:	4613      	mov	r3, r2
 800c038:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c03a:	897b      	ldrh	r3, [r7, #10]
 800c03c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c040:	7a7b      	ldrb	r3, [r7, #9]
 800c042:	041b      	lsls	r3, r3, #16
 800c044:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c048:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c04e:	6a3b      	ldr	r3, [r7, #32]
 800c050:	4313      	orrs	r3, r2
 800c052:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c056:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	685a      	ldr	r2, [r3, #4]
 800c05e:	6a3b      	ldr	r3, [r7, #32]
 800c060:	0d5b      	lsrs	r3, r3, #21
 800c062:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c066:	4b08      	ldr	r3, [pc, #32]	@ (800c088 <I2C_TransferConfig+0x60>)
 800c068:	430b      	orrs	r3, r1
 800c06a:	43db      	mvns	r3, r3
 800c06c:	ea02 0103 	and.w	r1, r2, r3
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	697a      	ldr	r2, [r7, #20]
 800c076:	430a      	orrs	r2, r1
 800c078:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c07a:	bf00      	nop
 800c07c:	371c      	adds	r7, #28
 800c07e:	46bd      	mov	sp, r7
 800c080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c084:	4770      	bx	lr
 800c086:	bf00      	nop
 800c088:	03ff63ff 	.word	0x03ff63ff

0800c08c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b083      	sub	sp, #12
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	2b20      	cmp	r3, #32
 800c0a0:	d138      	bne.n	800c114 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	d101      	bne.n	800c0b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c0ac:	2302      	movs	r3, #2
 800c0ae:	e032      	b.n	800c116 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2201      	movs	r2, #1
 800c0b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2224      	movs	r2, #36	@ 0x24
 800c0bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f022 0201 	bic.w	r2, r2, #1
 800c0ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c0de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	6819      	ldr	r1, [r3, #0]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	683a      	ldr	r2, [r7, #0]
 800c0ec:	430a      	orrs	r2, r1
 800c0ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	681a      	ldr	r2, [r3, #0]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	f042 0201 	orr.w	r2, r2, #1
 800c0fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2220      	movs	r2, #32
 800c104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2200      	movs	r2, #0
 800c10c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c110:	2300      	movs	r3, #0
 800c112:	e000      	b.n	800c116 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c114:	2302      	movs	r3, #2
  }
}
 800c116:	4618      	mov	r0, r3
 800c118:	370c      	adds	r7, #12
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr

0800c122 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c122:	b480      	push	{r7}
 800c124:	b085      	sub	sp, #20
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
 800c12a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c132:	b2db      	uxtb	r3, r3
 800c134:	2b20      	cmp	r3, #32
 800c136:	d139      	bne.n	800c1ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d101      	bne.n	800c146 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c142:	2302      	movs	r3, #2
 800c144:	e033      	b.n	800c1ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2201      	movs	r2, #1
 800c14a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2224      	movs	r2, #36	@ 0x24
 800c152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f022 0201 	bic.w	r2, r2, #1
 800c164:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c174:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	021b      	lsls	r3, r3, #8
 800c17a:	68fa      	ldr	r2, [r7, #12]
 800c17c:	4313      	orrs	r3, r2
 800c17e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	68fa      	ldr	r2, [r7, #12]
 800c186:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	681a      	ldr	r2, [r3, #0]
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f042 0201 	orr.w	r2, r2, #1
 800c196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2220      	movs	r2, #32
 800c19c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	e000      	b.n	800c1ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c1ac:	2302      	movs	r3, #2
  }
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3714      	adds	r7, #20
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr

0800c1ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c1ba:	b580      	push	{r7, lr}
 800c1bc:	b084      	sub	sp, #16
 800c1be:	af00      	add	r7, sp, #0
 800c1c0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d101      	bne.n	800c1cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e0c0      	b.n	800c34e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c1d2:	b2db      	uxtb	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d106      	bne.n	800c1e6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f00b fd2f 	bl	8017c44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2203      	movs	r2, #3
 800c1ea:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f004 ff7f 	bl	80110f6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	73fb      	strb	r3, [r7, #15]
 800c1fc:	e03e      	b.n	800c27c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c1fe:	7bfa      	ldrb	r2, [r7, #15]
 800c200:	6879      	ldr	r1, [r7, #4]
 800c202:	4613      	mov	r3, r2
 800c204:	009b      	lsls	r3, r3, #2
 800c206:	4413      	add	r3, r2
 800c208:	00db      	lsls	r3, r3, #3
 800c20a:	440b      	add	r3, r1
 800c20c:	3311      	adds	r3, #17
 800c20e:	2201      	movs	r2, #1
 800c210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c212:	7bfa      	ldrb	r2, [r7, #15]
 800c214:	6879      	ldr	r1, [r7, #4]
 800c216:	4613      	mov	r3, r2
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	4413      	add	r3, r2
 800c21c:	00db      	lsls	r3, r3, #3
 800c21e:	440b      	add	r3, r1
 800c220:	3310      	adds	r3, #16
 800c222:	7bfa      	ldrb	r2, [r7, #15]
 800c224:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c226:	7bfa      	ldrb	r2, [r7, #15]
 800c228:	6879      	ldr	r1, [r7, #4]
 800c22a:	4613      	mov	r3, r2
 800c22c:	009b      	lsls	r3, r3, #2
 800c22e:	4413      	add	r3, r2
 800c230:	00db      	lsls	r3, r3, #3
 800c232:	440b      	add	r3, r1
 800c234:	3313      	adds	r3, #19
 800c236:	2200      	movs	r2, #0
 800c238:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c23a:	7bfa      	ldrb	r2, [r7, #15]
 800c23c:	6879      	ldr	r1, [r7, #4]
 800c23e:	4613      	mov	r3, r2
 800c240:	009b      	lsls	r3, r3, #2
 800c242:	4413      	add	r3, r2
 800c244:	00db      	lsls	r3, r3, #3
 800c246:	440b      	add	r3, r1
 800c248:	3320      	adds	r3, #32
 800c24a:	2200      	movs	r2, #0
 800c24c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c24e:	7bfa      	ldrb	r2, [r7, #15]
 800c250:	6879      	ldr	r1, [r7, #4]
 800c252:	4613      	mov	r3, r2
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4413      	add	r3, r2
 800c258:	00db      	lsls	r3, r3, #3
 800c25a:	440b      	add	r3, r1
 800c25c:	3324      	adds	r3, #36	@ 0x24
 800c25e:	2200      	movs	r2, #0
 800c260:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c262:	7bfb      	ldrb	r3, [r7, #15]
 800c264:	6879      	ldr	r1, [r7, #4]
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	4613      	mov	r3, r2
 800c26a:	009b      	lsls	r3, r3, #2
 800c26c:	4413      	add	r3, r2
 800c26e:	00db      	lsls	r3, r3, #3
 800c270:	440b      	add	r3, r1
 800c272:	2200      	movs	r2, #0
 800c274:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c276:	7bfb      	ldrb	r3, [r7, #15]
 800c278:	3301      	adds	r3, #1
 800c27a:	73fb      	strb	r3, [r7, #15]
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	791b      	ldrb	r3, [r3, #4]
 800c280:	7bfa      	ldrb	r2, [r7, #15]
 800c282:	429a      	cmp	r2, r3
 800c284:	d3bb      	bcc.n	800c1fe <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c286:	2300      	movs	r3, #0
 800c288:	73fb      	strb	r3, [r7, #15]
 800c28a:	e044      	b.n	800c316 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c28c:	7bfa      	ldrb	r2, [r7, #15]
 800c28e:	6879      	ldr	r1, [r7, #4]
 800c290:	4613      	mov	r3, r2
 800c292:	009b      	lsls	r3, r3, #2
 800c294:	4413      	add	r3, r2
 800c296:	00db      	lsls	r3, r3, #3
 800c298:	440b      	add	r3, r1
 800c29a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c29e:	2200      	movs	r2, #0
 800c2a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c2a2:	7bfa      	ldrb	r2, [r7, #15]
 800c2a4:	6879      	ldr	r1, [r7, #4]
 800c2a6:	4613      	mov	r3, r2
 800c2a8:	009b      	lsls	r3, r3, #2
 800c2aa:	4413      	add	r3, r2
 800c2ac:	00db      	lsls	r3, r3, #3
 800c2ae:	440b      	add	r3, r1
 800c2b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c2b4:	7bfa      	ldrb	r2, [r7, #15]
 800c2b6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c2b8:	7bfa      	ldrb	r2, [r7, #15]
 800c2ba:	6879      	ldr	r1, [r7, #4]
 800c2bc:	4613      	mov	r3, r2
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	4413      	add	r3, r2
 800c2c2:	00db      	lsls	r3, r3, #3
 800c2c4:	440b      	add	r3, r1
 800c2c6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c2ce:	7bfa      	ldrb	r2, [r7, #15]
 800c2d0:	6879      	ldr	r1, [r7, #4]
 800c2d2:	4613      	mov	r3, r2
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	4413      	add	r3, r2
 800c2d8:	00db      	lsls	r3, r3, #3
 800c2da:	440b      	add	r3, r1
 800c2dc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c2e4:	7bfa      	ldrb	r2, [r7, #15]
 800c2e6:	6879      	ldr	r1, [r7, #4]
 800c2e8:	4613      	mov	r3, r2
 800c2ea:	009b      	lsls	r3, r3, #2
 800c2ec:	4413      	add	r3, r2
 800c2ee:	00db      	lsls	r3, r3, #3
 800c2f0:	440b      	add	r3, r1
 800c2f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c2fa:	7bfa      	ldrb	r2, [r7, #15]
 800c2fc:	6879      	ldr	r1, [r7, #4]
 800c2fe:	4613      	mov	r3, r2
 800c300:	009b      	lsls	r3, r3, #2
 800c302:	4413      	add	r3, r2
 800c304:	00db      	lsls	r3, r3, #3
 800c306:	440b      	add	r3, r1
 800c308:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c30c:	2200      	movs	r2, #0
 800c30e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c310:	7bfb      	ldrb	r3, [r7, #15]
 800c312:	3301      	adds	r3, #1
 800c314:	73fb      	strb	r3, [r7, #15]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	791b      	ldrb	r3, [r3, #4]
 800c31a:	7bfa      	ldrb	r2, [r7, #15]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d3b5      	bcc.n	800c28c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6818      	ldr	r0, [r3, #0]
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	3304      	adds	r3, #4
 800c328:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c32c:	f004 fefe 	bl	801112c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2200      	movs	r2, #0
 800c334:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2201      	movs	r2, #1
 800c33a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	7a9b      	ldrb	r3, [r3, #10]
 800c342:	2b01      	cmp	r3, #1
 800c344:	d102      	bne.n	800c34c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f001 fc0e 	bl	800db68 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c34c:	2300      	movs	r3, #0
}
 800c34e:	4618      	mov	r0, r3
 800c350:	3710      	adds	r7, #16
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}

0800c356 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c356:	b580      	push	{r7, lr}
 800c358:	b082      	sub	sp, #8
 800c35a:	af00      	add	r7, sp, #0
 800c35c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c364:	2b01      	cmp	r3, #1
 800c366:	d101      	bne.n	800c36c <HAL_PCD_Start+0x16>
 800c368:	2302      	movs	r3, #2
 800c36a:	e012      	b.n	800c392 <HAL_PCD_Start+0x3c>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2201      	movs	r2, #1
 800c370:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	4618      	mov	r0, r3
 800c37a:	f004 fea5 	bl	80110c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4618      	mov	r0, r3
 800c384:	f006 fc82 	bl	8012c8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2200      	movs	r2, #0
 800c38c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c390:	2300      	movs	r3, #0
}
 800c392:	4618      	mov	r0, r3
 800c394:	3708      	adds	r7, #8
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}

0800c39a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c39a:	b580      	push	{r7, lr}
 800c39c:	b084      	sub	sp, #16
 800c39e:	af00      	add	r7, sp, #0
 800c3a0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	f006 fc87 	bl	8012cba <USB_ReadInterrupts>
 800c3ac:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d003      	beq.n	800c3c0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f000 fb06 	bl	800c9ca <PCD_EP_ISR_Handler>

    return;
 800c3be:	e110      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d013      	beq.n	800c3f2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c3d2:	b29a      	uxth	r2, r3
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3dc:	b292      	uxth	r2, r2
 800c3de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f00b fcbf 	bl	8017d66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c3e8:	2100      	movs	r1, #0
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f000 f8fc 	bl	800c5e8 <HAL_PCD_SetAddress>

    return;
 800c3f0:	e0f7      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d00c      	beq.n	800c416 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c404:	b29a      	uxth	r2, r3
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c40e:	b292      	uxth	r2, r2
 800c410:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c414:	e0e5      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d00c      	beq.n	800c43a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c428:	b29a      	uxth	r2, r3
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c432:	b292      	uxth	r2, r2
 800c434:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c438:	e0d3      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c440:	2b00      	cmp	r3, #0
 800c442:	d034      	beq.n	800c4ae <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c44c:	b29a      	uxth	r2, r3
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f022 0204 	bic.w	r2, r2, #4
 800c456:	b292      	uxth	r2, r2
 800c458:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c464:	b29a      	uxth	r2, r3
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	f022 0208 	bic.w	r2, r2, #8
 800c46e:	b292      	uxth	r2, r2
 800c470:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c47a:	2b01      	cmp	r3, #1
 800c47c:	d107      	bne.n	800c48e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2200      	movs	r2, #0
 800c482:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c486:	2100      	movs	r1, #0
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f00b fe5f 	bl	801814c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f00b fca2 	bl	8017dd8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c49c:	b29a      	uxth	r2, r3
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c4a6:	b292      	uxth	r2, r2
 800c4a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c4ac:	e099      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d027      	beq.n	800c508 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c4c0:	b29a      	uxth	r2, r3
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f042 0208 	orr.w	r2, r2, #8
 800c4ca:	b292      	uxth	r2, r2
 800c4cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c4d8:	b29a      	uxth	r2, r3
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c4e2:	b292      	uxth	r2, r2
 800c4e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c4f0:	b29a      	uxth	r2, r3
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f042 0204 	orr.w	r2, r2, #4
 800c4fa:	b292      	uxth	r2, r2
 800c4fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f00b fc4f 	bl	8017da4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c506:	e06c      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d040      	beq.n	800c594 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c51a:	b29a      	uxth	r2, r3
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c524:	b292      	uxth	r2, r2
 800c526:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c530:	2b00      	cmp	r3, #0
 800c532:	d12b      	bne.n	800c58c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c53c:	b29a      	uxth	r2, r3
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f042 0204 	orr.w	r2, r2, #4
 800c546:	b292      	uxth	r2, r2
 800c548:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c554:	b29a      	uxth	r2, r3
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f042 0208 	orr.w	r2, r2, #8
 800c55e:	b292      	uxth	r2, r2
 800c560:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c574:	b29b      	uxth	r3, r3
 800c576:	089b      	lsrs	r3, r3, #2
 800c578:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c582:	2101      	movs	r1, #1
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f00b fde1 	bl	801814c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800c58a:	e02a      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f00b fc09 	bl	8017da4 <HAL_PCD_SuspendCallback>
    return;
 800c592:	e026      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d00f      	beq.n	800c5be <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c5b0:	b292      	uxth	r2, r2
 800c5b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f00b fbc7 	bl	8017d4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c5bc:	e011      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d00c      	beq.n	800c5e2 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c5d0:	b29a      	uxth	r2, r3
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c5da:	b292      	uxth	r2, r2
 800c5dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c5e0:	bf00      	nop
  }
}
 800c5e2:	3710      	adds	r7, #16
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}

0800c5e8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b082      	sub	sp, #8
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c5fa:	2b01      	cmp	r3, #1
 800c5fc:	d101      	bne.n	800c602 <HAL_PCD_SetAddress+0x1a>
 800c5fe:	2302      	movs	r3, #2
 800c600:	e012      	b.n	800c628 <HAL_PCD_SetAddress+0x40>
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	78fa      	ldrb	r2, [r7, #3]
 800c60e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	78fa      	ldrb	r2, [r7, #3]
 800c616:	4611      	mov	r1, r2
 800c618:	4618      	mov	r0, r3
 800c61a:	f006 fb23 	bl	8012c64 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2200      	movs	r2, #0
 800c622:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c626:	2300      	movs	r3, #0
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3708      	adds	r7, #8
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b084      	sub	sp, #16
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	4608      	mov	r0, r1
 800c63a:	4611      	mov	r1, r2
 800c63c:	461a      	mov	r2, r3
 800c63e:	4603      	mov	r3, r0
 800c640:	70fb      	strb	r3, [r7, #3]
 800c642:	460b      	mov	r3, r1
 800c644:	803b      	strh	r3, [r7, #0]
 800c646:	4613      	mov	r3, r2
 800c648:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c64a:	2300      	movs	r3, #0
 800c64c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c64e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c652:	2b00      	cmp	r3, #0
 800c654:	da0e      	bge.n	800c674 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c656:	78fb      	ldrb	r3, [r7, #3]
 800c658:	f003 0207 	and.w	r2, r3, #7
 800c65c:	4613      	mov	r3, r2
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	4413      	add	r3, r2
 800c662:	00db      	lsls	r3, r3, #3
 800c664:	3310      	adds	r3, #16
 800c666:	687a      	ldr	r2, [r7, #4]
 800c668:	4413      	add	r3, r2
 800c66a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2201      	movs	r2, #1
 800c670:	705a      	strb	r2, [r3, #1]
 800c672:	e00e      	b.n	800c692 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c674:	78fb      	ldrb	r3, [r7, #3]
 800c676:	f003 0207 	and.w	r2, r3, #7
 800c67a:	4613      	mov	r3, r2
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	4413      	add	r3, r2
 800c680:	00db      	lsls	r3, r3, #3
 800c682:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c686:	687a      	ldr	r2, [r7, #4]
 800c688:	4413      	add	r3, r2
 800c68a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	2200      	movs	r2, #0
 800c690:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c692:	78fb      	ldrb	r3, [r7, #3]
 800c694:	f003 0307 	and.w	r3, r3, #7
 800c698:	b2da      	uxtb	r2, r3
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c69e:	883b      	ldrh	r3, [r7, #0]
 800c6a0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	78ba      	ldrb	r2, [r7, #2]
 800c6ac:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c6ae:	78bb      	ldrb	r3, [r7, #2]
 800c6b0:	2b02      	cmp	r3, #2
 800c6b2:	d102      	bne.n	800c6ba <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d101      	bne.n	800c6c8 <HAL_PCD_EP_Open+0x98>
 800c6c4:	2302      	movs	r3, #2
 800c6c6:	e00e      	b.n	800c6e6 <HAL_PCD_EP_Open+0xb6>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68f9      	ldr	r1, [r7, #12]
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f004 fd46 	bl	8011168 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800c6e4:	7afb      	ldrb	r3, [r7, #11]
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3710      	adds	r7, #16
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}

0800c6ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c6ee:	b580      	push	{r7, lr}
 800c6f0:	b084      	sub	sp, #16
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c6fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	da0e      	bge.n	800c720 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c702:	78fb      	ldrb	r3, [r7, #3]
 800c704:	f003 0207 	and.w	r2, r3, #7
 800c708:	4613      	mov	r3, r2
 800c70a:	009b      	lsls	r3, r3, #2
 800c70c:	4413      	add	r3, r2
 800c70e:	00db      	lsls	r3, r3, #3
 800c710:	3310      	adds	r3, #16
 800c712:	687a      	ldr	r2, [r7, #4]
 800c714:	4413      	add	r3, r2
 800c716:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2201      	movs	r2, #1
 800c71c:	705a      	strb	r2, [r3, #1]
 800c71e:	e00e      	b.n	800c73e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c720:	78fb      	ldrb	r3, [r7, #3]
 800c722:	f003 0207 	and.w	r2, r3, #7
 800c726:	4613      	mov	r3, r2
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	4413      	add	r3, r2
 800c72c:	00db      	lsls	r3, r3, #3
 800c72e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c732:	687a      	ldr	r2, [r7, #4]
 800c734:	4413      	add	r3, r2
 800c736:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	2200      	movs	r2, #0
 800c73c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c73e:	78fb      	ldrb	r3, [r7, #3]
 800c740:	f003 0307 	and.w	r3, r3, #7
 800c744:	b2da      	uxtb	r2, r3
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c750:	2b01      	cmp	r3, #1
 800c752:	d101      	bne.n	800c758 <HAL_PCD_EP_Close+0x6a>
 800c754:	2302      	movs	r3, #2
 800c756:	e00e      	b.n	800c776 <HAL_PCD_EP_Close+0x88>
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2201      	movs	r2, #1
 800c75c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	68f9      	ldr	r1, [r7, #12]
 800c766:	4618      	mov	r0, r3
 800c768:	f005 f9e6 	bl	8011b38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2200      	movs	r2, #0
 800c770:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800c774:	2300      	movs	r3, #0
}
 800c776:	4618      	mov	r0, r3
 800c778:	3710      	adds	r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}

0800c77e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c77e:	b580      	push	{r7, lr}
 800c780:	b086      	sub	sp, #24
 800c782:	af00      	add	r7, sp, #0
 800c784:	60f8      	str	r0, [r7, #12]
 800c786:	607a      	str	r2, [r7, #4]
 800c788:	603b      	str	r3, [r7, #0]
 800c78a:	460b      	mov	r3, r1
 800c78c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c78e:	7afb      	ldrb	r3, [r7, #11]
 800c790:	f003 0207 	and.w	r2, r3, #7
 800c794:	4613      	mov	r3, r2
 800c796:	009b      	lsls	r3, r3, #2
 800c798:	4413      	add	r3, r2
 800c79a:	00db      	lsls	r3, r3, #3
 800c79c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c7a0:	68fa      	ldr	r2, [r7, #12]
 800c7a2:	4413      	add	r3, r2
 800c7a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c7a6:	697b      	ldr	r3, [r7, #20]
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	683a      	ldr	r2, [r7, #0]
 800c7b0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800c7b2:	697b      	ldr	r3, [r7, #20]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800c7b8:	697b      	ldr	r3, [r7, #20]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c7be:	7afb      	ldrb	r3, [r7, #11]
 800c7c0:	f003 0307 	and.w	r3, r3, #7
 800c7c4:	b2da      	uxtb	r2, r3
 800c7c6:	697b      	ldr	r3, [r7, #20]
 800c7c8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	6979      	ldr	r1, [r7, #20]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f005 fb9e 	bl	8011f12 <USB_EPStartXfer>

  return HAL_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3718      	adds	r7, #24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b083      	sub	sp, #12
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c7ec:	78fb      	ldrb	r3, [r7, #3]
 800c7ee:	f003 0207 	and.w	r2, r3, #7
 800c7f2:	6879      	ldr	r1, [r7, #4]
 800c7f4:	4613      	mov	r3, r2
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4413      	add	r3, r2
 800c7fa:	00db      	lsls	r3, r3, #3
 800c7fc:	440b      	add	r3, r1
 800c7fe:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800c802:	681b      	ldr	r3, [r3, #0]
}
 800c804:	4618      	mov	r0, r3
 800c806:	370c      	adds	r7, #12
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr

0800c810 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b086      	sub	sp, #24
 800c814:	af00      	add	r7, sp, #0
 800c816:	60f8      	str	r0, [r7, #12]
 800c818:	607a      	str	r2, [r7, #4]
 800c81a:	603b      	str	r3, [r7, #0]
 800c81c:	460b      	mov	r3, r1
 800c81e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c820:	7afb      	ldrb	r3, [r7, #11]
 800c822:	f003 0207 	and.w	r2, r3, #7
 800c826:	4613      	mov	r3, r2
 800c828:	009b      	lsls	r3, r3, #2
 800c82a:	4413      	add	r3, r2
 800c82c:	00db      	lsls	r3, r3, #3
 800c82e:	3310      	adds	r3, #16
 800c830:	68fa      	ldr	r2, [r7, #12]
 800c832:	4413      	add	r3, r2
 800c834:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	687a      	ldr	r2, [r7, #4]
 800c83a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	683a      	ldr	r2, [r7, #0]
 800c840:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	2201      	movs	r2, #1
 800c846:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800c84a:	697b      	ldr	r3, [r7, #20]
 800c84c:	683a      	ldr	r2, [r7, #0]
 800c84e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	2200      	movs	r2, #0
 800c854:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	2201      	movs	r2, #1
 800c85a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c85c:	7afb      	ldrb	r3, [r7, #11]
 800c85e:	f003 0307 	and.w	r3, r3, #7
 800c862:	b2da      	uxtb	r2, r3
 800c864:	697b      	ldr	r3, [r7, #20]
 800c866:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	6979      	ldr	r1, [r7, #20]
 800c86e:	4618      	mov	r0, r3
 800c870:	f005 fb4f 	bl	8011f12 <USB_EPStartXfer>

  return HAL_OK;
 800c874:	2300      	movs	r3, #0
}
 800c876:	4618      	mov	r0, r3
 800c878:	3718      	adds	r7, #24
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}

0800c87e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b084      	sub	sp, #16
 800c882:	af00      	add	r7, sp, #0
 800c884:	6078      	str	r0, [r7, #4]
 800c886:	460b      	mov	r3, r1
 800c888:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c88a:	78fb      	ldrb	r3, [r7, #3]
 800c88c:	f003 0307 	and.w	r3, r3, #7
 800c890:	687a      	ldr	r2, [r7, #4]
 800c892:	7912      	ldrb	r2, [r2, #4]
 800c894:	4293      	cmp	r3, r2
 800c896:	d901      	bls.n	800c89c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	e03e      	b.n	800c91a <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c89c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	da0e      	bge.n	800c8c2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c8a4:	78fb      	ldrb	r3, [r7, #3]
 800c8a6:	f003 0207 	and.w	r2, r3, #7
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	009b      	lsls	r3, r3, #2
 800c8ae:	4413      	add	r3, r2
 800c8b0:	00db      	lsls	r3, r3, #3
 800c8b2:	3310      	adds	r3, #16
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	4413      	add	r3, r2
 800c8b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2201      	movs	r2, #1
 800c8be:	705a      	strb	r2, [r3, #1]
 800c8c0:	e00c      	b.n	800c8dc <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c8c2:	78fa      	ldrb	r2, [r7, #3]
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4413      	add	r3, r2
 800c8ca:	00db      	lsls	r3, r3, #3
 800c8cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c8d0:	687a      	ldr	r2, [r7, #4]
 800c8d2:	4413      	add	r3, r2
 800c8d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2200      	movs	r2, #0
 800c8da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2201      	movs	r2, #1
 800c8e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c8e2:	78fb      	ldrb	r3, [r7, #3]
 800c8e4:	f003 0307 	and.w	r3, r3, #7
 800c8e8:	b2da      	uxtb	r2, r3
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d101      	bne.n	800c8fc <HAL_PCD_EP_SetStall+0x7e>
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	e00e      	b.n	800c91a <HAL_PCD_EP_SetStall+0x9c>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2201      	movs	r2, #1
 800c900:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	68f9      	ldr	r1, [r7, #12]
 800c90a:	4618      	mov	r0, r3
 800c90c:	f006 f8b0 	bl	8012a70 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2200      	movs	r2, #0
 800c914:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c918:	2300      	movs	r3, #0
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	3710      	adds	r7, #16
 800c91e:	46bd      	mov	sp, r7
 800c920:	bd80      	pop	{r7, pc}

0800c922 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c922:	b580      	push	{r7, lr}
 800c924:	b084      	sub	sp, #16
 800c926:	af00      	add	r7, sp, #0
 800c928:	6078      	str	r0, [r7, #4]
 800c92a:	460b      	mov	r3, r1
 800c92c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c92e:	78fb      	ldrb	r3, [r7, #3]
 800c930:	f003 030f 	and.w	r3, r3, #15
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	7912      	ldrb	r2, [r2, #4]
 800c938:	4293      	cmp	r3, r2
 800c93a:	d901      	bls.n	800c940 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c93c:	2301      	movs	r3, #1
 800c93e:	e040      	b.n	800c9c2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c944:	2b00      	cmp	r3, #0
 800c946:	da0e      	bge.n	800c966 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c948:	78fb      	ldrb	r3, [r7, #3]
 800c94a:	f003 0207 	and.w	r2, r3, #7
 800c94e:	4613      	mov	r3, r2
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	4413      	add	r3, r2
 800c954:	00db      	lsls	r3, r3, #3
 800c956:	3310      	adds	r3, #16
 800c958:	687a      	ldr	r2, [r7, #4]
 800c95a:	4413      	add	r3, r2
 800c95c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2201      	movs	r2, #1
 800c962:	705a      	strb	r2, [r3, #1]
 800c964:	e00e      	b.n	800c984 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c966:	78fb      	ldrb	r3, [r7, #3]
 800c968:	f003 0207 	and.w	r2, r3, #7
 800c96c:	4613      	mov	r3, r2
 800c96e:	009b      	lsls	r3, r3, #2
 800c970:	4413      	add	r3, r2
 800c972:	00db      	lsls	r3, r3, #3
 800c974:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c978:	687a      	ldr	r2, [r7, #4]
 800c97a:	4413      	add	r3, r2
 800c97c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	2200      	movs	r2, #0
 800c982:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2200      	movs	r2, #0
 800c988:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c98a:	78fb      	ldrb	r3, [r7, #3]
 800c98c:	f003 0307 	and.w	r3, r3, #7
 800c990:	b2da      	uxtb	r2, r3
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c99c:	2b01      	cmp	r3, #1
 800c99e:	d101      	bne.n	800c9a4 <HAL_PCD_EP_ClrStall+0x82>
 800c9a0:	2302      	movs	r3, #2
 800c9a2:	e00e      	b.n	800c9c2 <HAL_PCD_EP_ClrStall+0xa0>
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2201      	movs	r2, #1
 800c9a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	68f9      	ldr	r1, [r7, #12]
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	f006 f8ad 	bl	8012b12 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3710      	adds	r7, #16
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}

0800c9ca <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c9ca:	b580      	push	{r7, lr}
 800c9cc:	b092      	sub	sp, #72	@ 0x48
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c9d2:	e333      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c9dc:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c9de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	f003 030f 	and.w	r3, r3, #15
 800c9e6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c9ea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f040 8108 	bne.w	800cc04 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c9f4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c9f6:	f003 0310 	and.w	r3, r3, #16
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d14c      	bne.n	800ca98 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	881b      	ldrh	r3, [r3, #0]
 800ca04:	b29b      	uxth	r3, r3
 800ca06:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ca0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca0e:	813b      	strh	r3, [r7, #8]
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681a      	ldr	r2, [r3, #0]
 800ca14:	893b      	ldrh	r3, [r7, #8]
 800ca16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca1e:	b29b      	uxth	r3, r3
 800ca20:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	3310      	adds	r3, #16
 800ca26:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca30:	b29b      	uxth	r3, r3
 800ca32:	461a      	mov	r2, r3
 800ca34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	00db      	lsls	r3, r3, #3
 800ca3a:	4413      	add	r3, r2
 800ca3c:	687a      	ldr	r2, [r7, #4]
 800ca3e:	6812      	ldr	r2, [r2, #0]
 800ca40:	4413      	add	r3, r2
 800ca42:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ca46:	881b      	ldrh	r3, [r3, #0]
 800ca48:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ca4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca4e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800ca50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca52:	695a      	ldr	r2, [r3, #20]
 800ca54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca56:	69db      	ldr	r3, [r3, #28]
 800ca58:	441a      	add	r2, r3
 800ca5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca5c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800ca5e:	2100      	movs	r1, #0
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f00b f958 	bl	8017d16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	7b1b      	ldrb	r3, [r3, #12]
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	f000 82e5 	beq.w	800d03c <PCD_EP_ISR_Handler+0x672>
 800ca72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca74:	699b      	ldr	r3, [r3, #24]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f040 82e0 	bne.w	800d03c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	7b1b      	ldrb	r3, [r3, #12]
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ca86:	b2da      	uxtb	r2, r3
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	731a      	strb	r2, [r3, #12]
 800ca96:	e2d1      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca9e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	881b      	ldrh	r3, [r3, #0]
 800caa6:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800caa8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800caaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d032      	beq.n	800cb18 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800caba:	b29b      	uxth	r3, r3
 800cabc:	461a      	mov	r2, r3
 800cabe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	00db      	lsls	r3, r3, #3
 800cac4:	4413      	add	r3, r2
 800cac6:	687a      	ldr	r2, [r7, #4]
 800cac8:	6812      	ldr	r2, [r2, #0]
 800caca:	4413      	add	r3, r2
 800cacc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cad0:	881b      	ldrh	r3, [r3, #0]
 800cad2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cad8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6818      	ldr	r0, [r3, #0]
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800cae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cae6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800cae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800caea:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800caec:	b29b      	uxth	r3, r3
 800caee:	f006 f937 	bl	8012d60 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	881b      	ldrh	r3, [r3, #0]
 800caf8:	b29a      	uxth	r2, r3
 800cafa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cafe:	4013      	ands	r3, r2
 800cb00:	817b      	strh	r3, [r7, #10]
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	897a      	ldrh	r2, [r7, #10]
 800cb08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cb0c:	b292      	uxth	r2, r2
 800cb0e:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800cb10:	6878      	ldr	r0, [r7, #4]
 800cb12:	f00b f8d3 	bl	8017cbc <HAL_PCD_SetupStageCallback>
 800cb16:	e291      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cb18:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	f280 828d 	bge.w	800d03c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	881b      	ldrh	r3, [r3, #0]
 800cb28:	b29a      	uxth	r2, r3
 800cb2a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cb2e:	4013      	ands	r3, r2
 800cb30:	81fb      	strh	r3, [r7, #14]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	89fa      	ldrh	r2, [r7, #14]
 800cb38:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cb3c:	b292      	uxth	r2, r2
 800cb3e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb48:	b29b      	uxth	r3, r3
 800cb4a:	461a      	mov	r2, r3
 800cb4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	00db      	lsls	r3, r3, #3
 800cb52:	4413      	add	r3, r2
 800cb54:	687a      	ldr	r2, [r7, #4]
 800cb56:	6812      	ldr	r2, [r2, #0]
 800cb58:	4413      	add	r3, r2
 800cb5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb5e:	881b      	ldrh	r3, [r3, #0]
 800cb60:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cb64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb66:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800cb68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb6a:	69db      	ldr	r3, [r3, #28]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d019      	beq.n	800cba4 <PCD_EP_ISR_Handler+0x1da>
 800cb70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb72:	695b      	ldr	r3, [r3, #20]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d015      	beq.n	800cba4 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	6818      	ldr	r0, [r3, #0]
 800cb7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb7e:	6959      	ldr	r1, [r3, #20]
 800cb80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb82:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800cb84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb86:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800cb88:	b29b      	uxth	r3, r3
 800cb8a:	f006 f8e9 	bl	8012d60 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800cb8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb90:	695a      	ldr	r2, [r3, #20]
 800cb92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb94:	69db      	ldr	r3, [r3, #28]
 800cb96:	441a      	add	r2, r3
 800cb98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb9a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f00b f89e 	bl	8017ce0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	881b      	ldrh	r3, [r3, #0]
 800cbaa:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800cbac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cbae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	f040 8242 	bne.w	800d03c <PCD_EP_ISR_Handler+0x672>
 800cbb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cbba:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800cbbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cbc2:	f000 823b 	beq.w	800d03c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	881b      	ldrh	r3, [r3, #0]
 800cbcc:	b29b      	uxth	r3, r3
 800cbce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cbd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbd6:	81bb      	strh	r3, [r7, #12]
 800cbd8:	89bb      	ldrh	r3, [r7, #12]
 800cbda:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cbde:	81bb      	strh	r3, [r7, #12]
 800cbe0:	89bb      	ldrh	r3, [r7, #12]
 800cbe2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cbe6:	81bb      	strh	r3, [r7, #12]
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681a      	ldr	r2, [r3, #0]
 800cbec:	89bb      	ldrh	r3, [r7, #12]
 800cbee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	8013      	strh	r3, [r2, #0]
 800cc02:	e21b      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cc0e:	009b      	lsls	r3, r3, #2
 800cc10:	4413      	add	r3, r2
 800cc12:	881b      	ldrh	r3, [r3, #0]
 800cc14:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cc16:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	f280 80f1 	bge.w	800ce02 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	461a      	mov	r2, r3
 800cc26:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cc2a:	009b      	lsls	r3, r3, #2
 800cc2c:	4413      	add	r3, r2
 800cc2e:	881b      	ldrh	r3, [r3, #0]
 800cc30:	b29a      	uxth	r2, r3
 800cc32:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cc36:	4013      	ands	r3, r2
 800cc38:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	461a      	mov	r2, r3
 800cc40:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cc44:	009b      	lsls	r3, r3, #2
 800cc46:	4413      	add	r3, r2
 800cc48:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800cc4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cc4e:	b292      	uxth	r2, r2
 800cc50:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cc52:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800cc56:	4613      	mov	r3, r2
 800cc58:	009b      	lsls	r3, r3, #2
 800cc5a:	4413      	add	r3, r2
 800cc5c:	00db      	lsls	r3, r3, #3
 800cc5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cc62:	687a      	ldr	r2, [r7, #4]
 800cc64:	4413      	add	r3, r2
 800cc66:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cc68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc6a:	7b1b      	ldrb	r3, [r3, #12]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d123      	bne.n	800ccb8 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc78:	b29b      	uxth	r3, r3
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	00db      	lsls	r3, r3, #3
 800cc82:	4413      	add	r3, r2
 800cc84:	687a      	ldr	r2, [r7, #4]
 800cc86:	6812      	ldr	r2, [r2, #0]
 800cc88:	4413      	add	r3, r2
 800cc8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc8e:	881b      	ldrh	r3, [r3, #0]
 800cc90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc94:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800cc98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	f000 808b 	beq.w	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6818      	ldr	r0, [r3, #0]
 800cca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cca8:	6959      	ldr	r1, [r3, #20]
 800ccaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccac:	88da      	ldrh	r2, [r3, #6]
 800ccae:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ccb2:	f006 f855 	bl	8012d60 <USB_ReadPMA>
 800ccb6:	e07f      	b.n	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800ccb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccba:	78db      	ldrb	r3, [r3, #3]
 800ccbc:	2b02      	cmp	r3, #2
 800ccbe:	d109      	bne.n	800ccd4 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800ccc0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ccc2:	461a      	mov	r2, r3
 800ccc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f000 f9c6 	bl	800d058 <HAL_PCD_EP_DB_Receive>
 800cccc:	4603      	mov	r3, r0
 800ccce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800ccd2:	e071      	b.n	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	461a      	mov	r2, r3
 800ccda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccdc:	781b      	ldrb	r3, [r3, #0]
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	4413      	add	r3, r2
 800cce2:	881b      	ldrh	r3, [r3, #0]
 800cce4:	b29b      	uxth	r3, r3
 800cce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccee:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccf8:	781b      	ldrb	r3, [r3, #0]
 800ccfa:	009b      	lsls	r3, r3, #2
 800ccfc:	441a      	add	r2, r3
 800ccfe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cd00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd0c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	461a      	mov	r2, r3
 800cd1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	4413      	add	r3, r2
 800cd22:	881b      	ldrh	r3, [r3, #0]
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d022      	beq.n	800cd74 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd36:	b29b      	uxth	r3, r3
 800cd38:	461a      	mov	r2, r3
 800cd3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd3c:	781b      	ldrb	r3, [r3, #0]
 800cd3e:	00db      	lsls	r3, r3, #3
 800cd40:	4413      	add	r3, r2
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	6812      	ldr	r2, [r2, #0]
 800cd46:	4413      	add	r3, r2
 800cd48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd4c:	881b      	ldrh	r3, [r3, #0]
 800cd4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd52:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800cd56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d02c      	beq.n	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd64:	6959      	ldr	r1, [r3, #20]
 800cd66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd68:	891a      	ldrh	r2, [r3, #8]
 800cd6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd6e:	f005 fff7 	bl	8012d60 <USB_ReadPMA>
 800cd72:	e021      	b.n	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	461a      	mov	r2, r3
 800cd80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	00db      	lsls	r3, r3, #3
 800cd86:	4413      	add	r3, r2
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	6812      	ldr	r2, [r2, #0]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cd92:	881b      	ldrh	r3, [r3, #0]
 800cd94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd98:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800cd9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d009      	beq.n	800cdb8 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6818      	ldr	r0, [r3, #0]
 800cda8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdaa:	6959      	ldr	r1, [r3, #20]
 800cdac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdae:	895a      	ldrh	r2, [r3, #10]
 800cdb0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdb4:	f005 ffd4 	bl	8012d60 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800cdb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdba:	69da      	ldr	r2, [r3, #28]
 800cdbc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdc0:	441a      	add	r2, r3
 800cdc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800cdc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc8:	695a      	ldr	r2, [r3, #20]
 800cdca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdce:	441a      	add	r2, r3
 800cdd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800cdd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd6:	699b      	ldr	r3, [r3, #24]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d005      	beq.n	800cde8 <PCD_EP_ISR_Handler+0x41e>
 800cddc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cde0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cde2:	691b      	ldr	r3, [r3, #16]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d206      	bcs.n	800cdf6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800cde8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	4619      	mov	r1, r3
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f00a ff76 	bl	8017ce0 <HAL_PCD_DataOutStageCallback>
 800cdf4:	e005      	b.n	800ce02 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f005 f888 	bl	8011f12 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800ce02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	f000 8117 	beq.w	800d03c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800ce0e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800ce12:	4613      	mov	r3, r2
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	4413      	add	r3, r2
 800ce18:	00db      	lsls	r3, r3, #3
 800ce1a:	3310      	adds	r3, #16
 800ce1c:	687a      	ldr	r2, [r7, #4]
 800ce1e:	4413      	add	r3, r2
 800ce20:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	461a      	mov	r2, r3
 800ce28:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ce2c:	009b      	lsls	r3, r3, #2
 800ce2e:	4413      	add	r3, r2
 800ce30:	881b      	ldrh	r3, [r3, #0]
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ce38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	461a      	mov	r2, r3
 800ce44:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ce48:	009b      	lsls	r3, r3, #2
 800ce4a:	441a      	add	r2, r3
 800ce4c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ce4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce56:	b29b      	uxth	r3, r3
 800ce58:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800ce5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce5c:	78db      	ldrb	r3, [r3, #3]
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	f040 80a1 	bne.w	800cfa6 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800ce64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce66:	2200      	movs	r2, #0
 800ce68:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ce6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6c:	7b1b      	ldrb	r3, [r3, #12]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	f000 8092 	beq.w	800cf98 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ce74:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d046      	beq.n	800cf0c <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ce7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce80:	785b      	ldrb	r3, [r3, #1]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d126      	bne.n	800ced4 <PCD_EP_ISR_Handler+0x50a>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	617b      	str	r3, [r7, #20]
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	461a      	mov	r2, r3
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	617b      	str	r3, [r7, #20]
 800ce9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	00da      	lsls	r2, r3, #3
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	4413      	add	r3, r2
 800cea8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ceac:	613b      	str	r3, [r7, #16]
 800ceae:	693b      	ldr	r3, [r7, #16]
 800ceb0:	881b      	ldrh	r3, [r3, #0]
 800ceb2:	b29b      	uxth	r3, r3
 800ceb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ceb8:	b29a      	uxth	r2, r3
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	801a      	strh	r2, [r3, #0]
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	881b      	ldrh	r3, [r3, #0]
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cecc:	b29a      	uxth	r2, r3
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	801a      	strh	r2, [r3, #0]
 800ced2:	e061      	b.n	800cf98 <PCD_EP_ISR_Handler+0x5ce>
 800ced4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ced6:	785b      	ldrb	r3, [r3, #1]
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	d15d      	bne.n	800cf98 <PCD_EP_ISR_Handler+0x5ce>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	61fb      	str	r3, [r7, #28]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ceea:	b29b      	uxth	r3, r3
 800ceec:	461a      	mov	r2, r3
 800ceee:	69fb      	ldr	r3, [r7, #28]
 800cef0:	4413      	add	r3, r2
 800cef2:	61fb      	str	r3, [r7, #28]
 800cef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	00da      	lsls	r2, r3, #3
 800cefa:	69fb      	ldr	r3, [r7, #28]
 800cefc:	4413      	add	r3, r2
 800cefe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf02:	61bb      	str	r3, [r7, #24]
 800cf04:	69bb      	ldr	r3, [r7, #24]
 800cf06:	2200      	movs	r2, #0
 800cf08:	801a      	strh	r2, [r3, #0]
 800cf0a:	e045      	b.n	800cf98 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf14:	785b      	ldrb	r3, [r3, #1]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d126      	bne.n	800cf68 <PCD_EP_ISR_Handler+0x59e>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf28:	b29b      	uxth	r3, r3
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf2e:	4413      	add	r3, r2
 800cf30:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf34:	781b      	ldrb	r3, [r3, #0]
 800cf36:	00da      	lsls	r2, r3, #3
 800cf38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf3a:	4413      	add	r3, r2
 800cf3c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf40:	623b      	str	r3, [r7, #32]
 800cf42:	6a3b      	ldr	r3, [r7, #32]
 800cf44:	881b      	ldrh	r3, [r3, #0]
 800cf46:	b29b      	uxth	r3, r3
 800cf48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf4c:	b29a      	uxth	r2, r3
 800cf4e:	6a3b      	ldr	r3, [r7, #32]
 800cf50:	801a      	strh	r2, [r3, #0]
 800cf52:	6a3b      	ldr	r3, [r7, #32]
 800cf54:	881b      	ldrh	r3, [r3, #0]
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf60:	b29a      	uxth	r2, r3
 800cf62:	6a3b      	ldr	r3, [r7, #32]
 800cf64:	801a      	strh	r2, [r3, #0]
 800cf66:	e017      	b.n	800cf98 <PCD_EP_ISR_Handler+0x5ce>
 800cf68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf6a:	785b      	ldrb	r3, [r3, #1]
 800cf6c:	2b01      	cmp	r3, #1
 800cf6e:	d113      	bne.n	800cf98 <PCD_EP_ISR_Handler+0x5ce>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf78:	b29b      	uxth	r3, r3
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf7e:	4413      	add	r3, r2
 800cf80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	00da      	lsls	r2, r3, #3
 800cf88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf8a:	4413      	add	r3, r2
 800cf8c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cf90:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf94:	2200      	movs	r2, #0
 800cf96:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cf98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f00a feb9 	bl	8017d16 <HAL_PCD_DataInStageCallback>
 800cfa4:	e04a      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800cfa6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cfa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d13f      	bne.n	800d030 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfb8:	b29b      	uxth	r3, r3
 800cfba:	461a      	mov	r2, r3
 800cfbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfbe:	781b      	ldrb	r3, [r3, #0]
 800cfc0:	00db      	lsls	r3, r3, #3
 800cfc2:	4413      	add	r3, r2
 800cfc4:	687a      	ldr	r2, [r7, #4]
 800cfc6:	6812      	ldr	r2, [r2, #0]
 800cfc8:	4413      	add	r3, r2
 800cfca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cfce:	881b      	ldrh	r3, [r3, #0]
 800cfd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cfd4:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800cfd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfd8:	699a      	ldr	r2, [r3, #24]
 800cfda:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cfdc:	429a      	cmp	r2, r3
 800cfde:	d906      	bls.n	800cfee <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800cfe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfe2:	699a      	ldr	r2, [r3, #24]
 800cfe4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cfe6:	1ad2      	subs	r2, r2, r3
 800cfe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfea:	619a      	str	r2, [r3, #24]
 800cfec:	e002      	b.n	800cff4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800cfee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff0:	2200      	movs	r2, #0
 800cff2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800cff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cff6:	699b      	ldr	r3, [r3, #24]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d106      	bne.n	800d00a <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cffe:	781b      	ldrb	r3, [r3, #0]
 800d000:	4619      	mov	r1, r3
 800d002:	6878      	ldr	r0, [r7, #4]
 800d004:	f00a fe87 	bl	8017d16 <HAL_PCD_DataInStageCallback>
 800d008:	e018      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800d00a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d00c:	695a      	ldr	r2, [r3, #20]
 800d00e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d010:	441a      	add	r2, r3
 800d012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d014:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800d016:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d018:	69da      	ldr	r2, [r3, #28]
 800d01a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d01c:	441a      	add	r2, r3
 800d01e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d020:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d028:	4618      	mov	r0, r3
 800d02a:	f004 ff72 	bl	8011f12 <USB_EPStartXfer>
 800d02e:	e005      	b.n	800d03c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800d030:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d032:	461a      	mov	r2, r3
 800d034:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f000 f917 	bl	800d26a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800d044:	b29b      	uxth	r3, r3
 800d046:	b21b      	sxth	r3, r3
 800d048:	2b00      	cmp	r3, #0
 800d04a:	f6ff acc3 	blt.w	800c9d4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	3748      	adds	r7, #72	@ 0x48
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b088      	sub	sp, #32
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	4613      	mov	r3, r2
 800d064:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d066:	88fb      	ldrh	r3, [r7, #6]
 800d068:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d07c      	beq.n	800d16a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d078:	b29b      	uxth	r3, r3
 800d07a:	461a      	mov	r2, r3
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	00db      	lsls	r3, r3, #3
 800d082:	4413      	add	r3, r2
 800d084:	68fa      	ldr	r2, [r7, #12]
 800d086:	6812      	ldr	r2, [r2, #0]
 800d088:	4413      	add	r3, r2
 800d08a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d08e:	881b      	ldrh	r3, [r3, #0]
 800d090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d094:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	699a      	ldr	r2, [r3, #24]
 800d09a:	8b7b      	ldrh	r3, [r7, #26]
 800d09c:	429a      	cmp	r2, r3
 800d09e:	d306      	bcc.n	800d0ae <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	699a      	ldr	r2, [r3, #24]
 800d0a4:	8b7b      	ldrh	r3, [r7, #26]
 800d0a6:	1ad2      	subs	r2, r2, r3
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	619a      	str	r2, [r3, #24]
 800d0ac:	e002      	b.n	800d0b4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	699b      	ldr	r3, [r3, #24]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d123      	bne.n	800d104 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	781b      	ldrb	r3, [r3, #0]
 800d0c6:	009b      	lsls	r3, r3, #2
 800d0c8:	4413      	add	r3, r2
 800d0ca:	881b      	ldrh	r3, [r3, #0]
 800d0cc:	b29b      	uxth	r3, r3
 800d0ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d0d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0d6:	833b      	strh	r3, [r7, #24]
 800d0d8:	8b3b      	ldrh	r3, [r7, #24]
 800d0da:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d0de:	833b      	strh	r3, [r7, #24]
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	461a      	mov	r2, r3
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	781b      	ldrb	r3, [r3, #0]
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	441a      	add	r2, r3
 800d0ee:	8b3b      	ldrh	r3, [r7, #24]
 800d0f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d100:	b29b      	uxth	r3, r3
 800d102:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d104:	88fb      	ldrh	r3, [r7, #6]
 800d106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d01f      	beq.n	800d14e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	461a      	mov	r2, r3
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	781b      	ldrb	r3, [r3, #0]
 800d118:	009b      	lsls	r3, r3, #2
 800d11a:	4413      	add	r3, r2
 800d11c:	881b      	ldrh	r3, [r3, #0]
 800d11e:	b29b      	uxth	r3, r3
 800d120:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d128:	82fb      	strh	r3, [r7, #22]
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	461a      	mov	r2, r3
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	009b      	lsls	r3, r3, #2
 800d136:	441a      	add	r2, r3
 800d138:	8afb      	ldrh	r3, [r7, #22]
 800d13a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d13e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d142:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d146:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d14a:	b29b      	uxth	r3, r3
 800d14c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d14e:	8b7b      	ldrh	r3, [r7, #26]
 800d150:	2b00      	cmp	r3, #0
 800d152:	f000 8085 	beq.w	800d260 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	6818      	ldr	r0, [r3, #0]
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	6959      	ldr	r1, [r3, #20]
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	891a      	ldrh	r2, [r3, #8]
 800d162:	8b7b      	ldrh	r3, [r7, #26]
 800d164:	f005 fdfc 	bl	8012d60 <USB_ReadPMA>
 800d168:	e07a      	b.n	800d260 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d172:	b29b      	uxth	r3, r3
 800d174:	461a      	mov	r2, r3
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	00db      	lsls	r3, r3, #3
 800d17c:	4413      	add	r3, r2
 800d17e:	68fa      	ldr	r2, [r7, #12]
 800d180:	6812      	ldr	r2, [r2, #0]
 800d182:	4413      	add	r3, r2
 800d184:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d188:	881b      	ldrh	r3, [r3, #0]
 800d18a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d18e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	699a      	ldr	r2, [r3, #24]
 800d194:	8b7b      	ldrh	r3, [r7, #26]
 800d196:	429a      	cmp	r2, r3
 800d198:	d306      	bcc.n	800d1a8 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	699a      	ldr	r2, [r3, #24]
 800d19e:	8b7b      	ldrh	r3, [r7, #26]
 800d1a0:	1ad2      	subs	r2, r2, r3
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	619a      	str	r2, [r3, #24]
 800d1a6:	e002      	b.n	800d1ae <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d1ae:	68bb      	ldr	r3, [r7, #8]
 800d1b0:	699b      	ldr	r3, [r3, #24]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d123      	bne.n	800d1fe <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	781b      	ldrb	r3, [r3, #0]
 800d1c0:	009b      	lsls	r3, r3, #2
 800d1c2:	4413      	add	r3, r2
 800d1c4:	881b      	ldrh	r3, [r3, #0]
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1d0:	83fb      	strh	r3, [r7, #30]
 800d1d2:	8bfb      	ldrh	r3, [r7, #30]
 800d1d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d1d8:	83fb      	strh	r3, [r7, #30]
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	461a      	mov	r2, r3
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	781b      	ldrb	r3, [r3, #0]
 800d1e4:	009b      	lsls	r3, r3, #2
 800d1e6:	441a      	add	r2, r3
 800d1e8:	8bfb      	ldrh	r3, [r7, #30]
 800d1ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1fa:	b29b      	uxth	r3, r3
 800d1fc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d1fe:	88fb      	ldrh	r3, [r7, #6]
 800d200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d204:	2b00      	cmp	r3, #0
 800d206:	d11f      	bne.n	800d248 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	461a      	mov	r2, r3
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	781b      	ldrb	r3, [r3, #0]
 800d212:	009b      	lsls	r3, r3, #2
 800d214:	4413      	add	r3, r2
 800d216:	881b      	ldrh	r3, [r3, #0]
 800d218:	b29b      	uxth	r3, r3
 800d21a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d21e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d222:	83bb      	strh	r3, [r7, #28]
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	461a      	mov	r2, r3
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	781b      	ldrb	r3, [r3, #0]
 800d22e:	009b      	lsls	r3, r3, #2
 800d230:	441a      	add	r2, r3
 800d232:	8bbb      	ldrh	r3, [r7, #28]
 800d234:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d238:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d23c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d240:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d244:	b29b      	uxth	r3, r3
 800d246:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d248:	8b7b      	ldrh	r3, [r7, #26]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d008      	beq.n	800d260 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	6818      	ldr	r0, [r3, #0]
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	6959      	ldr	r1, [r3, #20]
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	895a      	ldrh	r2, [r3, #10]
 800d25a:	8b7b      	ldrh	r3, [r7, #26]
 800d25c:	f005 fd80 	bl	8012d60 <USB_ReadPMA>
    }
  }

  return count;
 800d260:	8b7b      	ldrh	r3, [r7, #26]
}
 800d262:	4618      	mov	r0, r3
 800d264:	3720      	adds	r7, #32
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b0a6      	sub	sp, #152	@ 0x98
 800d26e:	af00      	add	r7, sp, #0
 800d270:	60f8      	str	r0, [r7, #12]
 800d272:	60b9      	str	r1, [r7, #8]
 800d274:	4613      	mov	r3, r2
 800d276:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d278:	88fb      	ldrh	r3, [r7, #6]
 800d27a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d27e:	2b00      	cmp	r3, #0
 800d280:	f000 81f7 	beq.w	800d672 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	461a      	mov	r2, r3
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	00db      	lsls	r3, r3, #3
 800d296:	4413      	add	r3, r2
 800d298:	68fa      	ldr	r2, [r7, #12]
 800d29a:	6812      	ldr	r2, [r2, #0]
 800d29c:	4413      	add	r3, r2
 800d29e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d2a2:	881b      	ldrh	r3, [r3, #0]
 800d2a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d2a8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	699a      	ldr	r2, [r3, #24]
 800d2b0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d907      	bls.n	800d2c8 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	699a      	ldr	r2, [r3, #24]
 800d2bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d2c0:	1ad2      	subs	r2, r2, r3
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	619a      	str	r2, [r3, #24]
 800d2c6:	e002      	b.n	800d2ce <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	699b      	ldr	r3, [r3, #24]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	f040 80e1 	bne.w	800d49a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d2d8:	68bb      	ldr	r3, [r7, #8]
 800d2da:	785b      	ldrb	r3, [r3, #1]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d126      	bne.n	800d32e <HAL_PCD_EP_DB_Transmit+0xc4>
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ee:	b29b      	uxth	r3, r3
 800d2f0:	461a      	mov	r2, r3
 800d2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2f4:	4413      	add	r3, r2
 800d2f6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d2f8:	68bb      	ldr	r3, [r7, #8]
 800d2fa:	781b      	ldrb	r3, [r3, #0]
 800d2fc:	00da      	lsls	r2, r3, #3
 800d2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d300:	4413      	add	r3, r2
 800d302:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d306:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d30a:	881b      	ldrh	r3, [r3, #0]
 800d30c:	b29b      	uxth	r3, r3
 800d30e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d312:	b29a      	uxth	r2, r3
 800d314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d316:	801a      	strh	r2, [r3, #0]
 800d318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31a:	881b      	ldrh	r3, [r3, #0]
 800d31c:	b29b      	uxth	r3, r3
 800d31e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d326:	b29a      	uxth	r2, r3
 800d328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d32a:	801a      	strh	r2, [r3, #0]
 800d32c:	e01a      	b.n	800d364 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d32e:	68bb      	ldr	r3, [r7, #8]
 800d330:	785b      	ldrb	r3, [r3, #1]
 800d332:	2b01      	cmp	r3, #1
 800d334:	d116      	bne.n	800d364 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d344:	b29b      	uxth	r3, r3
 800d346:	461a      	mov	r2, r3
 800d348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d34a:	4413      	add	r3, r2
 800d34c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	00da      	lsls	r2, r3, #3
 800d354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d356:	4413      	add	r3, r2
 800d358:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d35c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d35e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d360:	2200      	movs	r2, #0
 800d362:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	785b      	ldrb	r3, [r3, #1]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d126      	bne.n	800d3c0 <HAL_PCD_EP_DB_Transmit+0x156>
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	623b      	str	r3, [r7, #32]
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d380:	b29b      	uxth	r3, r3
 800d382:	461a      	mov	r2, r3
 800d384:	6a3b      	ldr	r3, [r7, #32]
 800d386:	4413      	add	r3, r2
 800d388:	623b      	str	r3, [r7, #32]
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	781b      	ldrb	r3, [r3, #0]
 800d38e:	00da      	lsls	r2, r3, #3
 800d390:	6a3b      	ldr	r3, [r7, #32]
 800d392:	4413      	add	r3, r2
 800d394:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d398:	61fb      	str	r3, [r7, #28]
 800d39a:	69fb      	ldr	r3, [r7, #28]
 800d39c:	881b      	ldrh	r3, [r3, #0]
 800d39e:	b29b      	uxth	r3, r3
 800d3a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3a4:	b29a      	uxth	r2, r3
 800d3a6:	69fb      	ldr	r3, [r7, #28]
 800d3a8:	801a      	strh	r2, [r3, #0]
 800d3aa:	69fb      	ldr	r3, [r7, #28]
 800d3ac:	881b      	ldrh	r3, [r3, #0]
 800d3ae:	b29b      	uxth	r3, r3
 800d3b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3b8:	b29a      	uxth	r2, r3
 800d3ba:	69fb      	ldr	r3, [r7, #28]
 800d3bc:	801a      	strh	r2, [r3, #0]
 800d3be:	e017      	b.n	800d3f0 <HAL_PCD_EP_DB_Transmit+0x186>
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	785b      	ldrb	r3, [r3, #1]
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d113      	bne.n	800d3f0 <HAL_PCD_EP_DB_Transmit+0x186>
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3d0:	b29b      	uxth	r3, r3
 800d3d2:	461a      	mov	r2, r3
 800d3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d6:	4413      	add	r3, r2
 800d3d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	781b      	ldrb	r3, [r3, #0]
 800d3de:	00da      	lsls	r2, r3, #3
 800d3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e2:	4413      	add	r3, r2
 800d3e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	78db      	ldrb	r3, [r3, #3]
 800d3f4:	2b02      	cmp	r3, #2
 800d3f6:	d123      	bne.n	800d440 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	461a      	mov	r2, r3
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	009b      	lsls	r3, r3, #2
 800d404:	4413      	add	r3, r2
 800d406:	881b      	ldrh	r3, [r3, #0]
 800d408:	b29b      	uxth	r3, r3
 800d40a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d40e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d412:	837b      	strh	r3, [r7, #26]
 800d414:	8b7b      	ldrh	r3, [r7, #26]
 800d416:	f083 0320 	eor.w	r3, r3, #32
 800d41a:	837b      	strh	r3, [r7, #26]
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	461a      	mov	r2, r3
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	781b      	ldrb	r3, [r3, #0]
 800d426:	009b      	lsls	r3, r3, #2
 800d428:	441a      	add	r2, r3
 800d42a:	8b7b      	ldrh	r3, [r7, #26]
 800d42c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d430:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d43c:	b29b      	uxth	r3, r3
 800d43e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	4619      	mov	r1, r3
 800d446:	68f8      	ldr	r0, [r7, #12]
 800d448:	f00a fc65 	bl	8017d16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d44c:	88fb      	ldrh	r3, [r7, #6]
 800d44e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d452:	2b00      	cmp	r3, #0
 800d454:	d01f      	beq.n	800d496 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	461a      	mov	r2, r3
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	781b      	ldrb	r3, [r3, #0]
 800d460:	009b      	lsls	r3, r3, #2
 800d462:	4413      	add	r3, r2
 800d464:	881b      	ldrh	r3, [r3, #0]
 800d466:	b29b      	uxth	r3, r3
 800d468:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d46c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d470:	833b      	strh	r3, [r7, #24]
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	461a      	mov	r2, r3
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	009b      	lsls	r3, r3, #2
 800d47e:	441a      	add	r2, r3
 800d480:	8b3b      	ldrh	r3, [r7, #24]
 800d482:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d486:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d48a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d48e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d492:	b29b      	uxth	r3, r3
 800d494:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d496:	2300      	movs	r3, #0
 800d498:	e31f      	b.n	800dada <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d49a:	88fb      	ldrh	r3, [r7, #6]
 800d49c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d021      	beq.n	800d4e8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	68bb      	ldr	r3, [r7, #8]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	009b      	lsls	r3, r3, #2
 800d4b0:	4413      	add	r3, r2
 800d4b2:	881b      	ldrh	r3, [r3, #0]
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d4be:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	461a      	mov	r2, r3
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	781b      	ldrb	r3, [r3, #0]
 800d4cc:	009b      	lsls	r3, r3, #2
 800d4ce:	441a      	add	r2, r3
 800d4d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d4d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d4d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d4dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d4e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	f040 82ca 	bne.w	800da88 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	695a      	ldr	r2, [r3, #20]
 800d4f8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d4fc:	441a      	add	r2, r3
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	69da      	ldr	r2, [r3, #28]
 800d506:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d50a:	441a      	add	r2, r3
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	6a1a      	ldr	r2, [r3, #32]
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	691b      	ldr	r3, [r3, #16]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d309      	bcc.n	800d530 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	691b      	ldr	r3, [r3, #16]
 800d520:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d522:	68bb      	ldr	r3, [r7, #8]
 800d524:	6a1a      	ldr	r2, [r3, #32]
 800d526:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d528:	1ad2      	subs	r2, r2, r3
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	621a      	str	r2, [r3, #32]
 800d52e:	e015      	b.n	800d55c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	6a1b      	ldr	r3, [r3, #32]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d107      	bne.n	800d548 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800d538:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d53c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d53e:	68bb      	ldr	r3, [r7, #8]
 800d540:	2200      	movs	r2, #0
 800d542:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d546:	e009      	b.n	800d55c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	2200      	movs	r2, #0
 800d54c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	6a1b      	ldr	r3, [r3, #32]
 800d554:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	2200      	movs	r2, #0
 800d55a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	785b      	ldrb	r3, [r3, #1]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d15f      	bne.n	800d624 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	643b      	str	r3, [r7, #64]	@ 0x40
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d572:	b29b      	uxth	r3, r3
 800d574:	461a      	mov	r2, r3
 800d576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d578:	4413      	add	r3, r2
 800d57a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	00da      	lsls	r2, r3, #3
 800d582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d584:	4413      	add	r3, r2
 800d586:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d58a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d58c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d58e:	881b      	ldrh	r3, [r3, #0]
 800d590:	b29b      	uxth	r3, r3
 800d592:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d596:	b29a      	uxth	r2, r3
 800d598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d59a:	801a      	strh	r2, [r3, #0]
 800d59c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d10a      	bne.n	800d5b8 <HAL_PCD_EP_DB_Transmit+0x34e>
 800d5a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5a4:	881b      	ldrh	r3, [r3, #0]
 800d5a6:	b29b      	uxth	r3, r3
 800d5a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5b0:	b29a      	uxth	r2, r3
 800d5b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5b4:	801a      	strh	r2, [r3, #0]
 800d5b6:	e051      	b.n	800d65c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d5b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5ba:	2b3e      	cmp	r3, #62	@ 0x3e
 800d5bc:	d816      	bhi.n	800d5ec <HAL_PCD_EP_DB_Transmit+0x382>
 800d5be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5c0:	085b      	lsrs	r3, r3, #1
 800d5c2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5c6:	f003 0301 	and.w	r3, r3, #1
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d002      	beq.n	800d5d4 <HAL_PCD_EP_DB_Transmit+0x36a>
 800d5ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5d6:	881b      	ldrh	r3, [r3, #0]
 800d5d8:	b29a      	uxth	r2, r3
 800d5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5dc:	b29b      	uxth	r3, r3
 800d5de:	029b      	lsls	r3, r3, #10
 800d5e0:	b29b      	uxth	r3, r3
 800d5e2:	4313      	orrs	r3, r2
 800d5e4:	b29a      	uxth	r2, r3
 800d5e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5e8:	801a      	strh	r2, [r3, #0]
 800d5ea:	e037      	b.n	800d65c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d5ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5ee:	095b      	lsrs	r3, r3, #5
 800d5f0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d5f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5f4:	f003 031f 	and.w	r3, r3, #31
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d102      	bne.n	800d602 <HAL_PCD_EP_DB_Transmit+0x398>
 800d5fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5fe:	3b01      	subs	r3, #1
 800d600:	653b      	str	r3, [r7, #80]	@ 0x50
 800d602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d604:	881b      	ldrh	r3, [r3, #0]
 800d606:	b29a      	uxth	r2, r3
 800d608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d60a:	b29b      	uxth	r3, r3
 800d60c:	029b      	lsls	r3, r3, #10
 800d60e:	b29b      	uxth	r3, r3
 800d610:	4313      	orrs	r3, r2
 800d612:	b29b      	uxth	r3, r3
 800d614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d61c:	b29a      	uxth	r2, r3
 800d61e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d620:	801a      	strh	r2, [r3, #0]
 800d622:	e01b      	b.n	800d65c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d624:	68bb      	ldr	r3, [r7, #8]
 800d626:	785b      	ldrb	r3, [r3, #1]
 800d628:	2b01      	cmp	r3, #1
 800d62a:	d117      	bne.n	800d65c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d63a:	b29b      	uxth	r3, r3
 800d63c:	461a      	mov	r2, r3
 800d63e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d640:	4413      	add	r3, r2
 800d642:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	00da      	lsls	r2, r3, #3
 800d64a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d64c:	4413      	add	r3, r2
 800d64e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d652:	647b      	str	r3, [r7, #68]	@ 0x44
 800d654:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d656:	b29a      	uxth	r2, r3
 800d658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d65a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	6818      	ldr	r0, [r3, #0]
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	6959      	ldr	r1, [r3, #20]
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	891a      	ldrh	r2, [r3, #8]
 800d668:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	f005 fb35 	bl	8012cda <USB_WritePMA>
 800d670:	e20a      	b.n	800da88 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d67a:	b29b      	uxth	r3, r3
 800d67c:	461a      	mov	r2, r3
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	00db      	lsls	r3, r3, #3
 800d684:	4413      	add	r3, r2
 800d686:	68fa      	ldr	r2, [r7, #12]
 800d688:	6812      	ldr	r2, [r2, #0]
 800d68a:	4413      	add	r3, r2
 800d68c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d690:	881b      	ldrh	r3, [r3, #0]
 800d692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d696:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800d69a:	68bb      	ldr	r3, [r7, #8]
 800d69c:	699a      	ldr	r2, [r3, #24]
 800d69e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d307      	bcc.n	800d6b6 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	699a      	ldr	r2, [r3, #24]
 800d6aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	619a      	str	r2, [r3, #24]
 800d6b4:	e002      	b.n	800d6bc <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	699b      	ldr	r3, [r3, #24]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	f040 80f6 	bne.w	800d8b2 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	785b      	ldrb	r3, [r3, #1]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d126      	bne.n	800d71c <HAL_PCD_EP_DB_Transmit+0x4b2>
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	677b      	str	r3, [r7, #116]	@ 0x74
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d6dc:	b29b      	uxth	r3, r3
 800d6de:	461a      	mov	r2, r3
 800d6e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d6e2:	4413      	add	r3, r2
 800d6e4:	677b      	str	r3, [r7, #116]	@ 0x74
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	781b      	ldrb	r3, [r3, #0]
 800d6ea:	00da      	lsls	r2, r3, #3
 800d6ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d6ee:	4413      	add	r3, r2
 800d6f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d6f4:	673b      	str	r3, [r7, #112]	@ 0x70
 800d6f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6f8:	881b      	ldrh	r3, [r3, #0]
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d700:	b29a      	uxth	r2, r3
 800d702:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d704:	801a      	strh	r2, [r3, #0]
 800d706:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d708:	881b      	ldrh	r3, [r3, #0]
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d710:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d714:	b29a      	uxth	r2, r3
 800d716:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d718:	801a      	strh	r2, [r3, #0]
 800d71a:	e01a      	b.n	800d752 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	785b      	ldrb	r3, [r3, #1]
 800d720:	2b01      	cmp	r3, #1
 800d722:	d116      	bne.n	800d752 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d732:	b29b      	uxth	r3, r3
 800d734:	461a      	mov	r2, r3
 800d736:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d738:	4413      	add	r3, r2
 800d73a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	781b      	ldrb	r3, [r3, #0]
 800d740:	00da      	lsls	r2, r3, #3
 800d742:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d744:	4413      	add	r3, r2
 800d746:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d74a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d74c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d74e:	2200      	movs	r2, #0
 800d750:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d75a:	68bb      	ldr	r3, [r7, #8]
 800d75c:	785b      	ldrb	r3, [r3, #1]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d12f      	bne.n	800d7c2 <HAL_PCD_EP_DB_Transmit+0x558>
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d772:	b29b      	uxth	r3, r3
 800d774:	461a      	mov	r2, r3
 800d776:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d77a:	4413      	add	r3, r2
 800d77c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d780:	68bb      	ldr	r3, [r7, #8]
 800d782:	781b      	ldrb	r3, [r3, #0]
 800d784:	00da      	lsls	r2, r3, #3
 800d786:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d78a:	4413      	add	r3, r2
 800d78c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d790:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d794:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d798:	881b      	ldrh	r3, [r3, #0]
 800d79a:	b29b      	uxth	r3, r3
 800d79c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7a0:	b29a      	uxth	r2, r3
 800d7a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d7a6:	801a      	strh	r2, [r3, #0]
 800d7a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d7ac:	881b      	ldrh	r3, [r3, #0]
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7b8:	b29a      	uxth	r2, r3
 800d7ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d7be:	801a      	strh	r2, [r3, #0]
 800d7c0:	e01c      	b.n	800d7fc <HAL_PCD_EP_DB_Transmit+0x592>
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	785b      	ldrb	r3, [r3, #1]
 800d7c6:	2b01      	cmp	r3, #1
 800d7c8:	d118      	bne.n	800d7fc <HAL_PCD_EP_DB_Transmit+0x592>
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7da:	4413      	add	r3, r2
 800d7dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	781b      	ldrb	r3, [r3, #0]
 800d7e4:	00da      	lsls	r2, r3, #3
 800d7e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7ea:	4413      	add	r3, r2
 800d7ec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d7f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d7f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	78db      	ldrb	r3, [r3, #3]
 800d800:	2b02      	cmp	r3, #2
 800d802:	d127      	bne.n	800d854 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	461a      	mov	r2, r3
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	781b      	ldrb	r3, [r3, #0]
 800d80e:	009b      	lsls	r3, r3, #2
 800d810:	4413      	add	r3, r2
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	b29b      	uxth	r3, r3
 800d816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d81a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d81e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d822:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d826:	f083 0320 	eor.w	r3, r3, #32
 800d82a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	461a      	mov	r2, r3
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	441a      	add	r2, r3
 800d83c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d84c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d850:	b29b      	uxth	r3, r3
 800d852:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	4619      	mov	r1, r3
 800d85a:	68f8      	ldr	r0, [r7, #12]
 800d85c:	f00a fa5b 	bl	8017d16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d860:	88fb      	ldrh	r3, [r7, #6]
 800d862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d866:	2b00      	cmp	r3, #0
 800d868:	d121      	bne.n	800d8ae <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	461a      	mov	r2, r3
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	4413      	add	r3, r2
 800d878:	881b      	ldrh	r3, [r3, #0]
 800d87a:	b29b      	uxth	r3, r3
 800d87c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d884:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	461a      	mov	r2, r3
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	441a      	add	r2, r3
 800d896:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d89a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d89e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d8a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8aa:	b29b      	uxth	r3, r3
 800d8ac:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	e113      	b.n	800dada <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d8b2:	88fb      	ldrh	r3, [r7, #6]
 800d8b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d121      	bne.n	800d900 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	781b      	ldrb	r3, [r3, #0]
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	4413      	add	r3, r2
 800d8ca:	881b      	ldrh	r3, [r3, #0]
 800d8cc:	b29b      	uxth	r3, r3
 800d8ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8d6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	461a      	mov	r2, r3
 800d8e0:	68bb      	ldr	r3, [r7, #8]
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	441a      	add	r2, r3
 800d8e8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d8ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d8f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d906:	2b01      	cmp	r3, #1
 800d908:	f040 80be 	bne.w	800da88 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	695a      	ldr	r2, [r3, #20]
 800d910:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d914:	441a      	add	r2, r3
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	69da      	ldr	r2, [r3, #28]
 800d91e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d922:	441a      	add	r2, r3
 800d924:	68bb      	ldr	r3, [r7, #8]
 800d926:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	6a1a      	ldr	r2, [r3, #32]
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	691b      	ldr	r3, [r3, #16]
 800d930:	429a      	cmp	r2, r3
 800d932:	d309      	bcc.n	800d948 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	691b      	ldr	r3, [r3, #16]
 800d938:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d93a:	68bb      	ldr	r3, [r7, #8]
 800d93c:	6a1a      	ldr	r2, [r3, #32]
 800d93e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d940:	1ad2      	subs	r2, r2, r3
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	621a      	str	r2, [r3, #32]
 800d946:	e015      	b.n	800d974 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d948:	68bb      	ldr	r3, [r7, #8]
 800d94a:	6a1b      	ldr	r3, [r3, #32]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d107      	bne.n	800d960 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d950:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d954:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	2200      	movs	r2, #0
 800d95a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d95e:	e009      	b.n	800d974 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	6a1b      	ldr	r3, [r3, #32]
 800d964:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d966:	68bb      	ldr	r3, [r7, #8]
 800d968:	2200      	movs	r2, #0
 800d96a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d96c:	68bb      	ldr	r3, [r7, #8]
 800d96e:	2200      	movs	r2, #0
 800d970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	785b      	ldrb	r3, [r3, #1]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d15f      	bne.n	800da42 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d990:	b29b      	uxth	r3, r3
 800d992:	461a      	mov	r2, r3
 800d994:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d996:	4413      	add	r3, r2
 800d998:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	781b      	ldrb	r3, [r3, #0]
 800d99e:	00da      	lsls	r2, r3, #3
 800d9a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d9a2:	4413      	add	r3, r2
 800d9a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d9a8:	667b      	str	r3, [r7, #100]	@ 0x64
 800d9aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9b4:	b29a      	uxth	r2, r3
 800d9b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9b8:	801a      	strh	r2, [r3, #0]
 800d9ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d10a      	bne.n	800d9d6 <HAL_PCD_EP_DB_Transmit+0x76c>
 800d9c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9c2:	881b      	ldrh	r3, [r3, #0]
 800d9c4:	b29b      	uxth	r3, r3
 800d9c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9ce:	b29a      	uxth	r2, r3
 800d9d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9d2:	801a      	strh	r2, [r3, #0]
 800d9d4:	e04e      	b.n	800da74 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d9d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9d8:	2b3e      	cmp	r3, #62	@ 0x3e
 800d9da:	d816      	bhi.n	800da0a <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d9dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9de:	085b      	lsrs	r3, r3, #1
 800d9e0:	663b      	str	r3, [r7, #96]	@ 0x60
 800d9e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d9e4:	f003 0301 	and.w	r3, r3, #1
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d002      	beq.n	800d9f2 <HAL_PCD_EP_DB_Transmit+0x788>
 800d9ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	663b      	str	r3, [r7, #96]	@ 0x60
 800d9f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d9f4:	881b      	ldrh	r3, [r3, #0]
 800d9f6:	b29a      	uxth	r2, r3
 800d9f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	029b      	lsls	r3, r3, #10
 800d9fe:	b29b      	uxth	r3, r3
 800da00:	4313      	orrs	r3, r2
 800da02:	b29a      	uxth	r2, r3
 800da04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800da06:	801a      	strh	r2, [r3, #0]
 800da08:	e034      	b.n	800da74 <HAL_PCD_EP_DB_Transmit+0x80a>
 800da0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da0c:	095b      	lsrs	r3, r3, #5
 800da0e:	663b      	str	r3, [r7, #96]	@ 0x60
 800da10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da12:	f003 031f 	and.w	r3, r3, #31
 800da16:	2b00      	cmp	r3, #0
 800da18:	d102      	bne.n	800da20 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800da1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da1c:	3b01      	subs	r3, #1
 800da1e:	663b      	str	r3, [r7, #96]	@ 0x60
 800da20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800da22:	881b      	ldrh	r3, [r3, #0]
 800da24:	b29a      	uxth	r2, r3
 800da26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800da28:	b29b      	uxth	r3, r3
 800da2a:	029b      	lsls	r3, r3, #10
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	4313      	orrs	r3, r2
 800da30:	b29b      	uxth	r3, r3
 800da32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da3a:	b29a      	uxth	r2, r3
 800da3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800da3e:	801a      	strh	r2, [r3, #0]
 800da40:	e018      	b.n	800da74 <HAL_PCD_EP_DB_Transmit+0x80a>
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	785b      	ldrb	r3, [r3, #1]
 800da46:	2b01      	cmp	r3, #1
 800da48:	d114      	bne.n	800da74 <HAL_PCD_EP_DB_Transmit+0x80a>
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da52:	b29b      	uxth	r3, r3
 800da54:	461a      	mov	r2, r3
 800da56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da58:	4413      	add	r3, r2
 800da5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da5c:	68bb      	ldr	r3, [r7, #8]
 800da5e:	781b      	ldrb	r3, [r3, #0]
 800da60:	00da      	lsls	r2, r3, #3
 800da62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da64:	4413      	add	r3, r2
 800da66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800da6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800da6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da6e:	b29a      	uxth	r2, r3
 800da70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800da72:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	6818      	ldr	r0, [r3, #0]
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	6959      	ldr	r1, [r3, #20]
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	895a      	ldrh	r2, [r3, #10]
 800da80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da82:	b29b      	uxth	r3, r3
 800da84:	f005 f929 	bl	8012cda <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	461a      	mov	r2, r3
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	009b      	lsls	r3, r3, #2
 800da94:	4413      	add	r3, r2
 800da96:	881b      	ldrh	r3, [r3, #0]
 800da98:	b29b      	uxth	r3, r3
 800da9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800daa2:	82fb      	strh	r3, [r7, #22]
 800daa4:	8afb      	ldrh	r3, [r7, #22]
 800daa6:	f083 0310 	eor.w	r3, r3, #16
 800daaa:	82fb      	strh	r3, [r7, #22]
 800daac:	8afb      	ldrh	r3, [r7, #22]
 800daae:	f083 0320 	eor.w	r3, r3, #32
 800dab2:	82fb      	strh	r3, [r7, #22]
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	461a      	mov	r2, r3
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	781b      	ldrb	r3, [r3, #0]
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	441a      	add	r2, r3
 800dac2:	8afb      	ldrh	r3, [r7, #22]
 800dac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dacc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dad4:	b29b      	uxth	r3, r3
 800dad6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800dad8:	2300      	movs	r3, #0
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3798      	adds	r7, #152	@ 0x98
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}

0800dae2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800dae2:	b480      	push	{r7}
 800dae4:	b087      	sub	sp, #28
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	60f8      	str	r0, [r7, #12]
 800daea:	607b      	str	r3, [r7, #4]
 800daec:	460b      	mov	r3, r1
 800daee:	817b      	strh	r3, [r7, #10]
 800daf0:	4613      	mov	r3, r2
 800daf2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800daf4:	897b      	ldrh	r3, [r7, #10]
 800daf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dafa:	b29b      	uxth	r3, r3
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d00b      	beq.n	800db18 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800db00:	897b      	ldrh	r3, [r7, #10]
 800db02:	f003 0207 	and.w	r2, r3, #7
 800db06:	4613      	mov	r3, r2
 800db08:	009b      	lsls	r3, r3, #2
 800db0a:	4413      	add	r3, r2
 800db0c:	00db      	lsls	r3, r3, #3
 800db0e:	3310      	adds	r3, #16
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	4413      	add	r3, r2
 800db14:	617b      	str	r3, [r7, #20]
 800db16:	e009      	b.n	800db2c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800db18:	897a      	ldrh	r2, [r7, #10]
 800db1a:	4613      	mov	r3, r2
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	4413      	add	r3, r2
 800db20:	00db      	lsls	r3, r3, #3
 800db22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800db26:	68fa      	ldr	r2, [r7, #12]
 800db28:	4413      	add	r3, r2
 800db2a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800db2c:	893b      	ldrh	r3, [r7, #8]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d107      	bne.n	800db42 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	2200      	movs	r2, #0
 800db36:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	b29a      	uxth	r2, r3
 800db3c:	697b      	ldr	r3, [r7, #20]
 800db3e:	80da      	strh	r2, [r3, #6]
 800db40:	e00b      	b.n	800db5a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800db42:	697b      	ldr	r3, [r7, #20]
 800db44:	2201      	movs	r2, #1
 800db46:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	b29a      	uxth	r2, r3
 800db4c:	697b      	ldr	r3, [r7, #20]
 800db4e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	0c1b      	lsrs	r3, r3, #16
 800db54:	b29a      	uxth	r2, r3
 800db56:	697b      	ldr	r3, [r7, #20]
 800db58:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800db5a:	2300      	movs	r3, #0
}
 800db5c:	4618      	mov	r0, r3
 800db5e:	371c      	adds	r7, #28
 800db60:	46bd      	mov	sp, r7
 800db62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db66:	4770      	bx	lr

0800db68 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800db68:	b480      	push	{r7}
 800db6a:	b085      	sub	sp, #20
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2201      	movs	r2, #1
 800db7a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	2200      	movs	r2, #0
 800db82:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	f043 0301 	orr.w	r3, r3, #1
 800db92:	b29a      	uxth	r2, r3
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800dba0:	b29b      	uxth	r3, r3
 800dba2:	f043 0302 	orr.w	r3, r3, #2
 800dba6:	b29a      	uxth	r2, r3
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800dbae:	2300      	movs	r3, #0
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3714      	adds	r7, #20
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbba:	4770      	bx	lr

0800dbbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b085      	sub	sp, #20
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d141      	bne.n	800dc4e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800dbca:	4b4b      	ldr	r3, [pc, #300]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dbd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dbd6:	d131      	bne.n	800dc3c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dbd8:	4b47      	ldr	r3, [pc, #284]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dbda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dbde:	4a46      	ldr	r2, [pc, #280]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dbe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dbe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800dbe8:	4b43      	ldr	r3, [pc, #268]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dbf0:	4a41      	ldr	r2, [pc, #260]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dbf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dbf6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800dbf8:	4b40      	ldr	r3, [pc, #256]	@ (800dcfc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2232      	movs	r2, #50	@ 0x32
 800dbfe:	fb02 f303 	mul.w	r3, r2, r3
 800dc02:	4a3f      	ldr	r2, [pc, #252]	@ (800dd00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800dc04:	fba2 2303 	umull	r2, r3, r2, r3
 800dc08:	0c9b      	lsrs	r3, r3, #18
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dc0e:	e002      	b.n	800dc16 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	3b01      	subs	r3, #1
 800dc14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dc16:	4b38      	ldr	r3, [pc, #224]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc18:	695b      	ldr	r3, [r3, #20]
 800dc1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dc22:	d102      	bne.n	800dc2a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d1f2      	bne.n	800dc10 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800dc2a:	4b33      	ldr	r3, [pc, #204]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc2c:	695b      	ldr	r3, [r3, #20]
 800dc2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dc36:	d158      	bne.n	800dcea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800dc38:	2303      	movs	r3, #3
 800dc3a:	e057      	b.n	800dcec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dc3c:	4b2e      	ldr	r3, [pc, #184]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc42:	4a2d      	ldr	r2, [pc, #180]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dc48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dc4c:	e04d      	b.n	800dcea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc54:	d141      	bne.n	800dcda <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800dc56:	4b28      	ldr	r3, [pc, #160]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dc5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dc62:	d131      	bne.n	800dcc8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dc64:	4b24      	ldr	r3, [pc, #144]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dc6a:	4a23      	ldr	r2, [pc, #140]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dc70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800dc74:	4b20      	ldr	r3, [pc, #128]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dc7c:	4a1e      	ldr	r2, [pc, #120]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dc7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dc82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800dc84:	4b1d      	ldr	r3, [pc, #116]	@ (800dcfc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	2232      	movs	r2, #50	@ 0x32
 800dc8a:	fb02 f303 	mul.w	r3, r2, r3
 800dc8e:	4a1c      	ldr	r2, [pc, #112]	@ (800dd00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800dc90:	fba2 2303 	umull	r2, r3, r2, r3
 800dc94:	0c9b      	lsrs	r3, r3, #18
 800dc96:	3301      	adds	r3, #1
 800dc98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dc9a:	e002      	b.n	800dca2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	3b01      	subs	r3, #1
 800dca0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dca2:	4b15      	ldr	r3, [pc, #84]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dca4:	695b      	ldr	r3, [r3, #20]
 800dca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dcaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dcae:	d102      	bne.n	800dcb6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d1f2      	bne.n	800dc9c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800dcb6:	4b10      	ldr	r3, [pc, #64]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dcb8:	695b      	ldr	r3, [r3, #20]
 800dcba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dcbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dcc2:	d112      	bne.n	800dcea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800dcc4:	2303      	movs	r3, #3
 800dcc6:	e011      	b.n	800dcec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800dcc8:	4b0b      	ldr	r3, [pc, #44]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dcca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800dcce:	4a0a      	ldr	r2, [pc, #40]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dcd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dcd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dcd8:	e007      	b.n	800dcea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800dcda:	4b07      	ldr	r3, [pc, #28]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800dce2:	4a05      	ldr	r2, [pc, #20]	@ (800dcf8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dce4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800dce8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800dcea:	2300      	movs	r3, #0
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3714      	adds	r7, #20
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf6:	4770      	bx	lr
 800dcf8:	40007000 	.word	0x40007000
 800dcfc:	20000004 	.word	0x20000004
 800dd00:	431bde83 	.word	0x431bde83

0800dd04 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800dd04:	b480      	push	{r7}
 800dd06:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800dd08:	4b05      	ldr	r3, [pc, #20]	@ (800dd20 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dd0a:	689b      	ldr	r3, [r3, #8]
 800dd0c:	4a04      	ldr	r2, [pc, #16]	@ (800dd20 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dd0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dd12:	6093      	str	r3, [r2, #8]
}
 800dd14:	bf00      	nop
 800dd16:	46bd      	mov	sp, r7
 800dd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1c:	4770      	bx	lr
 800dd1e:	bf00      	nop
 800dd20:	40007000 	.word	0x40007000

0800dd24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b088      	sub	sp, #32
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d101      	bne.n	800dd36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dd32:	2301      	movs	r3, #1
 800dd34:	e2fe      	b.n	800e334 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	f003 0301 	and.w	r3, r3, #1
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d075      	beq.n	800de2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dd42:	4b97      	ldr	r3, [pc, #604]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dd44:	689b      	ldr	r3, [r3, #8]
 800dd46:	f003 030c 	and.w	r3, r3, #12
 800dd4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dd4c:	4b94      	ldr	r3, [pc, #592]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	f003 0303 	and.w	r3, r3, #3
 800dd54:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800dd56:	69bb      	ldr	r3, [r7, #24]
 800dd58:	2b0c      	cmp	r3, #12
 800dd5a:	d102      	bne.n	800dd62 <HAL_RCC_OscConfig+0x3e>
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	2b03      	cmp	r3, #3
 800dd60:	d002      	beq.n	800dd68 <HAL_RCC_OscConfig+0x44>
 800dd62:	69bb      	ldr	r3, [r7, #24]
 800dd64:	2b08      	cmp	r3, #8
 800dd66:	d10b      	bne.n	800dd80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dd68:	4b8d      	ldr	r3, [pc, #564]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d05b      	beq.n	800de2c <HAL_RCC_OscConfig+0x108>
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	685b      	ldr	r3, [r3, #4]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d157      	bne.n	800de2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	e2d9      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	685b      	ldr	r3, [r3, #4]
 800dd84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd88:	d106      	bne.n	800dd98 <HAL_RCC_OscConfig+0x74>
 800dd8a:	4b85      	ldr	r3, [pc, #532]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	4a84      	ldr	r2, [pc, #528]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dd90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dd94:	6013      	str	r3, [r2, #0]
 800dd96:	e01d      	b.n	800ddd4 <HAL_RCC_OscConfig+0xb0>
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dda0:	d10c      	bne.n	800ddbc <HAL_RCC_OscConfig+0x98>
 800dda2:	4b7f      	ldr	r3, [pc, #508]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	4a7e      	ldr	r2, [pc, #504]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dda8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ddac:	6013      	str	r3, [r2, #0]
 800ddae:	4b7c      	ldr	r3, [pc, #496]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	4a7b      	ldr	r2, [pc, #492]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ddb8:	6013      	str	r3, [r2, #0]
 800ddba:	e00b      	b.n	800ddd4 <HAL_RCC_OscConfig+0xb0>
 800ddbc:	4b78      	ldr	r3, [pc, #480]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4a77      	ldr	r2, [pc, #476]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ddc6:	6013      	str	r3, [r2, #0]
 800ddc8:	4b75      	ldr	r3, [pc, #468]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a74      	ldr	r2, [pc, #464]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ddd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	685b      	ldr	r3, [r3, #4]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d013      	beq.n	800de04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dddc:	f7fa fdd6 	bl	800898c <HAL_GetTick>
 800dde0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dde2:	e008      	b.n	800ddf6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dde4:	f7fa fdd2 	bl	800898c <HAL_GetTick>
 800dde8:	4602      	mov	r2, r0
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	1ad3      	subs	r3, r2, r3
 800ddee:	2b64      	cmp	r3, #100	@ 0x64
 800ddf0:	d901      	bls.n	800ddf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ddf2:	2303      	movs	r3, #3
 800ddf4:	e29e      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ddf6:	4b6a      	ldr	r3, [pc, #424]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d0f0      	beq.n	800dde4 <HAL_RCC_OscConfig+0xc0>
 800de02:	e014      	b.n	800de2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de04:	f7fa fdc2 	bl	800898c <HAL_GetTick>
 800de08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800de0a:	e008      	b.n	800de1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800de0c:	f7fa fdbe 	bl	800898c <HAL_GetTick>
 800de10:	4602      	mov	r2, r0
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	1ad3      	subs	r3, r2, r3
 800de16:	2b64      	cmp	r3, #100	@ 0x64
 800de18:	d901      	bls.n	800de1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800de1a:	2303      	movs	r3, #3
 800de1c:	e28a      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800de1e:	4b60      	ldr	r3, [pc, #384]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de26:	2b00      	cmp	r3, #0
 800de28:	d1f0      	bne.n	800de0c <HAL_RCC_OscConfig+0xe8>
 800de2a:	e000      	b.n	800de2e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800de2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f003 0302 	and.w	r3, r3, #2
 800de36:	2b00      	cmp	r3, #0
 800de38:	d075      	beq.n	800df26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800de3a:	4b59      	ldr	r3, [pc, #356]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de3c:	689b      	ldr	r3, [r3, #8]
 800de3e:	f003 030c 	and.w	r3, r3, #12
 800de42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800de44:	4b56      	ldr	r3, [pc, #344]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de46:	68db      	ldr	r3, [r3, #12]
 800de48:	f003 0303 	and.w	r3, r3, #3
 800de4c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800de4e:	69bb      	ldr	r3, [r7, #24]
 800de50:	2b0c      	cmp	r3, #12
 800de52:	d102      	bne.n	800de5a <HAL_RCC_OscConfig+0x136>
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	2b02      	cmp	r3, #2
 800de58:	d002      	beq.n	800de60 <HAL_RCC_OscConfig+0x13c>
 800de5a:	69bb      	ldr	r3, [r7, #24]
 800de5c:	2b04      	cmp	r3, #4
 800de5e:	d11f      	bne.n	800dea0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800de60:	4b4f      	ldr	r3, [pc, #316]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d005      	beq.n	800de78 <HAL_RCC_OscConfig+0x154>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	68db      	ldr	r3, [r3, #12]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d101      	bne.n	800de78 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800de74:	2301      	movs	r3, #1
 800de76:	e25d      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800de78:	4b49      	ldr	r3, [pc, #292]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	691b      	ldr	r3, [r3, #16]
 800de84:	061b      	lsls	r3, r3, #24
 800de86:	4946      	ldr	r1, [pc, #280]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800de88:	4313      	orrs	r3, r2
 800de8a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800de8c:	4b45      	ldr	r3, [pc, #276]	@ (800dfa4 <HAL_RCC_OscConfig+0x280>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	4618      	mov	r0, r3
 800de92:	f7fa fd2f 	bl	80088f4 <HAL_InitTick>
 800de96:	4603      	mov	r3, r0
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d043      	beq.n	800df24 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800de9c:	2301      	movs	r3, #1
 800de9e:	e249      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d023      	beq.n	800def0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dea8:	4b3d      	ldr	r3, [pc, #244]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	4a3c      	ldr	r2, [pc, #240]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800deae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800deb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800deb4:	f7fa fd6a 	bl	800898c <HAL_GetTick>
 800deb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800deba:	e008      	b.n	800dece <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800debc:	f7fa fd66 	bl	800898c <HAL_GetTick>
 800dec0:	4602      	mov	r2, r0
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	1ad3      	subs	r3, r2, r3
 800dec6:	2b02      	cmp	r3, #2
 800dec8:	d901      	bls.n	800dece <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800deca:	2303      	movs	r3, #3
 800decc:	e232      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dece:	4b34      	ldr	r3, [pc, #208]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d0f0      	beq.n	800debc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800deda:	4b31      	ldr	r3, [pc, #196]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800dedc:	685b      	ldr	r3, [r3, #4]
 800dede:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	691b      	ldr	r3, [r3, #16]
 800dee6:	061b      	lsls	r3, r3, #24
 800dee8:	492d      	ldr	r1, [pc, #180]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800deea:	4313      	orrs	r3, r2
 800deec:	604b      	str	r3, [r1, #4]
 800deee:	e01a      	b.n	800df26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800def0:	4b2b      	ldr	r3, [pc, #172]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	4a2a      	ldr	r2, [pc, #168]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800def6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800defa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800defc:	f7fa fd46 	bl	800898c <HAL_GetTick>
 800df00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800df02:	e008      	b.n	800df16 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800df04:	f7fa fd42 	bl	800898c <HAL_GetTick>
 800df08:	4602      	mov	r2, r0
 800df0a:	693b      	ldr	r3, [r7, #16]
 800df0c:	1ad3      	subs	r3, r2, r3
 800df0e:	2b02      	cmp	r3, #2
 800df10:	d901      	bls.n	800df16 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800df12:	2303      	movs	r3, #3
 800df14:	e20e      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800df16:	4b22      	ldr	r3, [pc, #136]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d1f0      	bne.n	800df04 <HAL_RCC_OscConfig+0x1e0>
 800df22:	e000      	b.n	800df26 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800df24:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f003 0308 	and.w	r3, r3, #8
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d041      	beq.n	800dfb6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	695b      	ldr	r3, [r3, #20]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d01c      	beq.n	800df74 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800df3a:	4b19      	ldr	r3, [pc, #100]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df40:	4a17      	ldr	r2, [pc, #92]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df42:	f043 0301 	orr.w	r3, r3, #1
 800df46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df4a:	f7fa fd1f 	bl	800898c <HAL_GetTick>
 800df4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800df50:	e008      	b.n	800df64 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800df52:	f7fa fd1b 	bl	800898c <HAL_GetTick>
 800df56:	4602      	mov	r2, r0
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	1ad3      	subs	r3, r2, r3
 800df5c:	2b02      	cmp	r3, #2
 800df5e:	d901      	bls.n	800df64 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800df60:	2303      	movs	r3, #3
 800df62:	e1e7      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800df64:	4b0e      	ldr	r3, [pc, #56]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df6a:	f003 0302 	and.w	r3, r3, #2
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d0ef      	beq.n	800df52 <HAL_RCC_OscConfig+0x22e>
 800df72:	e020      	b.n	800dfb6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800df74:	4b0a      	ldr	r3, [pc, #40]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800df7a:	4a09      	ldr	r2, [pc, #36]	@ (800dfa0 <HAL_RCC_OscConfig+0x27c>)
 800df7c:	f023 0301 	bic.w	r3, r3, #1
 800df80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df84:	f7fa fd02 	bl	800898c <HAL_GetTick>
 800df88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800df8a:	e00d      	b.n	800dfa8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800df8c:	f7fa fcfe 	bl	800898c <HAL_GetTick>
 800df90:	4602      	mov	r2, r0
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	1ad3      	subs	r3, r2, r3
 800df96:	2b02      	cmp	r3, #2
 800df98:	d906      	bls.n	800dfa8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800df9a:	2303      	movs	r3, #3
 800df9c:	e1ca      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
 800df9e:	bf00      	nop
 800dfa0:	40021000 	.word	0x40021000
 800dfa4:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800dfa8:	4b8c      	ldr	r3, [pc, #560]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800dfaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dfae:	f003 0302 	and.w	r3, r3, #2
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1ea      	bne.n	800df8c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	f003 0304 	and.w	r3, r3, #4
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	f000 80a6 	beq.w	800e110 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800dfc8:	4b84      	ldr	r3, [pc, #528]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800dfca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d101      	bne.n	800dfd8 <HAL_RCC_OscConfig+0x2b4>
 800dfd4:	2301      	movs	r3, #1
 800dfd6:	e000      	b.n	800dfda <HAL_RCC_OscConfig+0x2b6>
 800dfd8:	2300      	movs	r3, #0
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d00d      	beq.n	800dffa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dfde:	4b7f      	ldr	r3, [pc, #508]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800dfe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfe2:	4a7e      	ldr	r2, [pc, #504]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800dfe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dfe8:	6593      	str	r3, [r2, #88]	@ 0x58
 800dfea:	4b7c      	ldr	r3, [pc, #496]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800dfec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dff2:	60fb      	str	r3, [r7, #12]
 800dff4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800dff6:	2301      	movs	r3, #1
 800dff8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800dffa:	4b79      	ldr	r3, [pc, #484]	@ (800e1e0 <HAL_RCC_OscConfig+0x4bc>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e002:	2b00      	cmp	r3, #0
 800e004:	d118      	bne.n	800e038 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e006:	4b76      	ldr	r3, [pc, #472]	@ (800e1e0 <HAL_RCC_OscConfig+0x4bc>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	4a75      	ldr	r2, [pc, #468]	@ (800e1e0 <HAL_RCC_OscConfig+0x4bc>)
 800e00c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e012:	f7fa fcbb 	bl	800898c <HAL_GetTick>
 800e016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e018:	e008      	b.n	800e02c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e01a:	f7fa fcb7 	bl	800898c <HAL_GetTick>
 800e01e:	4602      	mov	r2, r0
 800e020:	693b      	ldr	r3, [r7, #16]
 800e022:	1ad3      	subs	r3, r2, r3
 800e024:	2b02      	cmp	r3, #2
 800e026:	d901      	bls.n	800e02c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800e028:	2303      	movs	r3, #3
 800e02a:	e183      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800e02c:	4b6c      	ldr	r3, [pc, #432]	@ (800e1e0 <HAL_RCC_OscConfig+0x4bc>)
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e034:	2b00      	cmp	r3, #0
 800e036:	d0f0      	beq.n	800e01a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	689b      	ldr	r3, [r3, #8]
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d108      	bne.n	800e052 <HAL_RCC_OscConfig+0x32e>
 800e040:	4b66      	ldr	r3, [pc, #408]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e046:	4a65      	ldr	r2, [pc, #404]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e048:	f043 0301 	orr.w	r3, r3, #1
 800e04c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e050:	e024      	b.n	800e09c <HAL_RCC_OscConfig+0x378>
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	689b      	ldr	r3, [r3, #8]
 800e056:	2b05      	cmp	r3, #5
 800e058:	d110      	bne.n	800e07c <HAL_RCC_OscConfig+0x358>
 800e05a:	4b60      	ldr	r3, [pc, #384]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e05c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e060:	4a5e      	ldr	r2, [pc, #376]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e062:	f043 0304 	orr.w	r3, r3, #4
 800e066:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e06a:	4b5c      	ldr	r3, [pc, #368]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e070:	4a5a      	ldr	r2, [pc, #360]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e072:	f043 0301 	orr.w	r3, r3, #1
 800e076:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e07a:	e00f      	b.n	800e09c <HAL_RCC_OscConfig+0x378>
 800e07c:	4b57      	ldr	r3, [pc, #348]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e07e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e082:	4a56      	ldr	r2, [pc, #344]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e084:	f023 0301 	bic.w	r3, r3, #1
 800e088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e08c:	4b53      	ldr	r3, [pc, #332]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e08e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e092:	4a52      	ldr	r2, [pc, #328]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e094:	f023 0304 	bic.w	r3, r3, #4
 800e098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	689b      	ldr	r3, [r3, #8]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d016      	beq.n	800e0d2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e0a4:	f7fa fc72 	bl	800898c <HAL_GetTick>
 800e0a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0aa:	e00a      	b.n	800e0c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e0ac:	f7fa fc6e 	bl	800898c <HAL_GetTick>
 800e0b0:	4602      	mov	r2, r0
 800e0b2:	693b      	ldr	r3, [r7, #16]
 800e0b4:	1ad3      	subs	r3, r2, r3
 800e0b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0ba:	4293      	cmp	r3, r2
 800e0bc:	d901      	bls.n	800e0c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800e0be:	2303      	movs	r3, #3
 800e0c0:	e138      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0c2:	4b46      	ldr	r3, [pc, #280]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e0c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0c8:	f003 0302 	and.w	r3, r3, #2
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d0ed      	beq.n	800e0ac <HAL_RCC_OscConfig+0x388>
 800e0d0:	e015      	b.n	800e0fe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e0d2:	f7fa fc5b 	bl	800898c <HAL_GetTick>
 800e0d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e0d8:	e00a      	b.n	800e0f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e0da:	f7fa fc57 	bl	800898c <HAL_GetTick>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	693b      	ldr	r3, [r7, #16]
 800e0e2:	1ad3      	subs	r3, r2, r3
 800e0e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d901      	bls.n	800e0f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800e0ec:	2303      	movs	r3, #3
 800e0ee:	e121      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800e0f0:	4b3a      	ldr	r3, [pc, #232]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e0f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0f6:	f003 0302 	and.w	r3, r3, #2
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d1ed      	bne.n	800e0da <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800e0fe:	7ffb      	ldrb	r3, [r7, #31]
 800e100:	2b01      	cmp	r3, #1
 800e102:	d105      	bne.n	800e110 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e104:	4b35      	ldr	r3, [pc, #212]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e108:	4a34      	ldr	r2, [pc, #208]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e10a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e10e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f003 0320 	and.w	r3, r3, #32
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d03c      	beq.n	800e196 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	699b      	ldr	r3, [r3, #24]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d01c      	beq.n	800e15e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e124:	4b2d      	ldr	r3, [pc, #180]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e126:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e12a:	4a2c      	ldr	r2, [pc, #176]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e12c:	f043 0301 	orr.w	r3, r3, #1
 800e130:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e134:	f7fa fc2a 	bl	800898c <HAL_GetTick>
 800e138:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e13a:	e008      	b.n	800e14e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e13c:	f7fa fc26 	bl	800898c <HAL_GetTick>
 800e140:	4602      	mov	r2, r0
 800e142:	693b      	ldr	r3, [r7, #16]
 800e144:	1ad3      	subs	r3, r2, r3
 800e146:	2b02      	cmp	r3, #2
 800e148:	d901      	bls.n	800e14e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800e14a:	2303      	movs	r3, #3
 800e14c:	e0f2      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800e14e:	4b23      	ldr	r3, [pc, #140]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e150:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e154:	f003 0302 	and.w	r3, r3, #2
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d0ef      	beq.n	800e13c <HAL_RCC_OscConfig+0x418>
 800e15c:	e01b      	b.n	800e196 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e15e:	4b1f      	ldr	r3, [pc, #124]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e160:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e164:	4a1d      	ldr	r2, [pc, #116]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e166:	f023 0301 	bic.w	r3, r3, #1
 800e16a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e16e:	f7fa fc0d 	bl	800898c <HAL_GetTick>
 800e172:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e174:	e008      	b.n	800e188 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e176:	f7fa fc09 	bl	800898c <HAL_GetTick>
 800e17a:	4602      	mov	r2, r0
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	1ad3      	subs	r3, r2, r3
 800e180:	2b02      	cmp	r3, #2
 800e182:	d901      	bls.n	800e188 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800e184:	2303      	movs	r3, #3
 800e186:	e0d5      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e188:	4b14      	ldr	r3, [pc, #80]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e18a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e18e:	f003 0302 	and.w	r3, r3, #2
 800e192:	2b00      	cmp	r3, #0
 800e194:	d1ef      	bne.n	800e176 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	69db      	ldr	r3, [r3, #28]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f000 80c9 	beq.w	800e332 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e1a0:	4b0e      	ldr	r3, [pc, #56]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e1a2:	689b      	ldr	r3, [r3, #8]
 800e1a4:	f003 030c 	and.w	r3, r3, #12
 800e1a8:	2b0c      	cmp	r3, #12
 800e1aa:	f000 8083 	beq.w	800e2b4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	69db      	ldr	r3, [r3, #28]
 800e1b2:	2b02      	cmp	r3, #2
 800e1b4:	d15e      	bne.n	800e274 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e1b6:	4b09      	ldr	r3, [pc, #36]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	4a08      	ldr	r2, [pc, #32]	@ (800e1dc <HAL_RCC_OscConfig+0x4b8>)
 800e1bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e1c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1c2:	f7fa fbe3 	bl	800898c <HAL_GetTick>
 800e1c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e1c8:	e00c      	b.n	800e1e4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e1ca:	f7fa fbdf 	bl	800898c <HAL_GetTick>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	1ad3      	subs	r3, r2, r3
 800e1d4:	2b02      	cmp	r3, #2
 800e1d6:	d905      	bls.n	800e1e4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e1d8:	2303      	movs	r3, #3
 800e1da:	e0ab      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
 800e1dc:	40021000 	.word	0x40021000
 800e1e0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e1e4:	4b55      	ldr	r3, [pc, #340]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d1ec      	bne.n	800e1ca <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e1f0:	4b52      	ldr	r3, [pc, #328]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e1f2:	68da      	ldr	r2, [r3, #12]
 800e1f4:	4b52      	ldr	r3, [pc, #328]	@ (800e340 <HAL_RCC_OscConfig+0x61c>)
 800e1f6:	4013      	ands	r3, r2
 800e1f8:	687a      	ldr	r2, [r7, #4]
 800e1fa:	6a11      	ldr	r1, [r2, #32]
 800e1fc:	687a      	ldr	r2, [r7, #4]
 800e1fe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e200:	3a01      	subs	r2, #1
 800e202:	0112      	lsls	r2, r2, #4
 800e204:	4311      	orrs	r1, r2
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e20a:	0212      	lsls	r2, r2, #8
 800e20c:	4311      	orrs	r1, r2
 800e20e:	687a      	ldr	r2, [r7, #4]
 800e210:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e212:	0852      	lsrs	r2, r2, #1
 800e214:	3a01      	subs	r2, #1
 800e216:	0552      	lsls	r2, r2, #21
 800e218:	4311      	orrs	r1, r2
 800e21a:	687a      	ldr	r2, [r7, #4]
 800e21c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e21e:	0852      	lsrs	r2, r2, #1
 800e220:	3a01      	subs	r2, #1
 800e222:	0652      	lsls	r2, r2, #25
 800e224:	4311      	orrs	r1, r2
 800e226:	687a      	ldr	r2, [r7, #4]
 800e228:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e22a:	06d2      	lsls	r2, r2, #27
 800e22c:	430a      	orrs	r2, r1
 800e22e:	4943      	ldr	r1, [pc, #268]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e230:	4313      	orrs	r3, r2
 800e232:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e234:	4b41      	ldr	r3, [pc, #260]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4a40      	ldr	r2, [pc, #256]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e23a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e23e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e240:	4b3e      	ldr	r3, [pc, #248]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e242:	68db      	ldr	r3, [r3, #12]
 800e244:	4a3d      	ldr	r2, [pc, #244]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e246:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e24a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e24c:	f7fa fb9e 	bl	800898c <HAL_GetTick>
 800e250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e252:	e008      	b.n	800e266 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e254:	f7fa fb9a 	bl	800898c <HAL_GetTick>
 800e258:	4602      	mov	r2, r0
 800e25a:	693b      	ldr	r3, [r7, #16]
 800e25c:	1ad3      	subs	r3, r2, r3
 800e25e:	2b02      	cmp	r3, #2
 800e260:	d901      	bls.n	800e266 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e262:	2303      	movs	r3, #3
 800e264:	e066      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e266:	4b35      	ldr	r3, [pc, #212]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d0f0      	beq.n	800e254 <HAL_RCC_OscConfig+0x530>
 800e272:	e05e      	b.n	800e332 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e274:	4b31      	ldr	r3, [pc, #196]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	4a30      	ldr	r2, [pc, #192]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e27a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e27e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e280:	f7fa fb84 	bl	800898c <HAL_GetTick>
 800e284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e286:	e008      	b.n	800e29a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e288:	f7fa fb80 	bl	800898c <HAL_GetTick>
 800e28c:	4602      	mov	r2, r0
 800e28e:	693b      	ldr	r3, [r7, #16]
 800e290:	1ad3      	subs	r3, r2, r3
 800e292:	2b02      	cmp	r3, #2
 800e294:	d901      	bls.n	800e29a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e296:	2303      	movs	r3, #3
 800e298:	e04c      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e29a:	4b28      	ldr	r3, [pc, #160]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d1f0      	bne.n	800e288 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e2a6:	4b25      	ldr	r3, [pc, #148]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e2a8:	68da      	ldr	r2, [r3, #12]
 800e2aa:	4924      	ldr	r1, [pc, #144]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e2ac:	4b25      	ldr	r3, [pc, #148]	@ (800e344 <HAL_RCC_OscConfig+0x620>)
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	60cb      	str	r3, [r1, #12]
 800e2b2:	e03e      	b.n	800e332 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	69db      	ldr	r3, [r3, #28]
 800e2b8:	2b01      	cmp	r3, #1
 800e2ba:	d101      	bne.n	800e2c0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	e039      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e2c0:	4b1e      	ldr	r3, [pc, #120]	@ (800e33c <HAL_RCC_OscConfig+0x618>)
 800e2c2:	68db      	ldr	r3, [r3, #12]
 800e2c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e2c6:	697b      	ldr	r3, [r7, #20]
 800e2c8:	f003 0203 	and.w	r2, r3, #3
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6a1b      	ldr	r3, [r3, #32]
 800e2d0:	429a      	cmp	r2, r3
 800e2d2:	d12c      	bne.n	800e32e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e2d4:	697b      	ldr	r3, [r7, #20]
 800e2d6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2de:	3b01      	subs	r3, #1
 800e2e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e2e2:	429a      	cmp	r2, r3
 800e2e4:	d123      	bne.n	800e32e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e2e6:	697b      	ldr	r3, [r7, #20]
 800e2e8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e2f2:	429a      	cmp	r2, r3
 800e2f4:	d11b      	bne.n	800e32e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e300:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e302:	429a      	cmp	r2, r3
 800e304:	d113      	bne.n	800e32e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e310:	085b      	lsrs	r3, r3, #1
 800e312:	3b01      	subs	r3, #1
 800e314:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e316:	429a      	cmp	r2, r3
 800e318:	d109      	bne.n	800e32e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e324:	085b      	lsrs	r3, r3, #1
 800e326:	3b01      	subs	r3, #1
 800e328:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d001      	beq.n	800e332 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e32e:	2301      	movs	r3, #1
 800e330:	e000      	b.n	800e334 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e332:	2300      	movs	r3, #0
}
 800e334:	4618      	mov	r0, r3
 800e336:	3720      	adds	r7, #32
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}
 800e33c:	40021000 	.word	0x40021000
 800e340:	019f800c 	.word	0x019f800c
 800e344:	feeefffc 	.word	0xfeeefffc

0800e348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b086      	sub	sp, #24
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
 800e350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e352:	2300      	movs	r3, #0
 800e354:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d101      	bne.n	800e360 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e35c:	2301      	movs	r3, #1
 800e35e:	e11e      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e360:	4b91      	ldr	r3, [pc, #580]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f003 030f 	and.w	r3, r3, #15
 800e368:	683a      	ldr	r2, [r7, #0]
 800e36a:	429a      	cmp	r2, r3
 800e36c:	d910      	bls.n	800e390 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e36e:	4b8e      	ldr	r3, [pc, #568]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f023 020f 	bic.w	r2, r3, #15
 800e376:	498c      	ldr	r1, [pc, #560]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	4313      	orrs	r3, r2
 800e37c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e37e:	4b8a      	ldr	r3, [pc, #552]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f003 030f 	and.w	r3, r3, #15
 800e386:	683a      	ldr	r2, [r7, #0]
 800e388:	429a      	cmp	r2, r3
 800e38a:	d001      	beq.n	800e390 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e38c:	2301      	movs	r3, #1
 800e38e:	e106      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	f003 0301 	and.w	r3, r3, #1
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d073      	beq.n	800e484 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	685b      	ldr	r3, [r3, #4]
 800e3a0:	2b03      	cmp	r3, #3
 800e3a2:	d129      	bne.n	800e3f8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e3a4:	4b81      	ldr	r3, [pc, #516]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d101      	bne.n	800e3b4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e3b0:	2301      	movs	r3, #1
 800e3b2:	e0f4      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e3b4:	f000 f99e 	bl	800e6f4 <RCC_GetSysClockFreqFromPLLSource>
 800e3b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e3ba:	693b      	ldr	r3, [r7, #16]
 800e3bc:	4a7c      	ldr	r2, [pc, #496]	@ (800e5b0 <HAL_RCC_ClockConfig+0x268>)
 800e3be:	4293      	cmp	r3, r2
 800e3c0:	d93f      	bls.n	800e442 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e3c2:	4b7a      	ldr	r3, [pc, #488]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e3c4:	689b      	ldr	r3, [r3, #8]
 800e3c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d009      	beq.n	800e3e2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d033      	beq.n	800e442 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d12f      	bne.n	800e442 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e3e2:	4b72      	ldr	r3, [pc, #456]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e3e4:	689b      	ldr	r3, [r3, #8]
 800e3e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e3ea:	4a70      	ldr	r2, [pc, #448]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e3ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e3f2:	2380      	movs	r3, #128	@ 0x80
 800e3f4:	617b      	str	r3, [r7, #20]
 800e3f6:	e024      	b.n	800e442 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	685b      	ldr	r3, [r3, #4]
 800e3fc:	2b02      	cmp	r3, #2
 800e3fe:	d107      	bne.n	800e410 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e400:	4b6a      	ldr	r3, [pc, #424]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d109      	bne.n	800e420 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e40c:	2301      	movs	r3, #1
 800e40e:	e0c6      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e410:	4b66      	ldr	r3, [pc, #408]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d101      	bne.n	800e420 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e41c:	2301      	movs	r3, #1
 800e41e:	e0be      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e420:	f000 f8ce 	bl	800e5c0 <HAL_RCC_GetSysClockFreq>
 800e424:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e426:	693b      	ldr	r3, [r7, #16]
 800e428:	4a61      	ldr	r2, [pc, #388]	@ (800e5b0 <HAL_RCC_ClockConfig+0x268>)
 800e42a:	4293      	cmp	r3, r2
 800e42c:	d909      	bls.n	800e442 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e42e:	4b5f      	ldr	r3, [pc, #380]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e436:	4a5d      	ldr	r2, [pc, #372]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e43c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e43e:	2380      	movs	r3, #128	@ 0x80
 800e440:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e442:	4b5a      	ldr	r3, [pc, #360]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e444:	689b      	ldr	r3, [r3, #8]
 800e446:	f023 0203 	bic.w	r2, r3, #3
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	685b      	ldr	r3, [r3, #4]
 800e44e:	4957      	ldr	r1, [pc, #348]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e450:	4313      	orrs	r3, r2
 800e452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e454:	f7fa fa9a 	bl	800898c <HAL_GetTick>
 800e458:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e45a:	e00a      	b.n	800e472 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e45c:	f7fa fa96 	bl	800898c <HAL_GetTick>
 800e460:	4602      	mov	r2, r0
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	1ad3      	subs	r3, r2, r3
 800e466:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d901      	bls.n	800e472 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e46e:	2303      	movs	r3, #3
 800e470:	e095      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e472:	4b4e      	ldr	r3, [pc, #312]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e474:	689b      	ldr	r3, [r3, #8]
 800e476:	f003 020c 	and.w	r2, r3, #12
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	685b      	ldr	r3, [r3, #4]
 800e47e:	009b      	lsls	r3, r3, #2
 800e480:	429a      	cmp	r2, r3
 800e482:	d1eb      	bne.n	800e45c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f003 0302 	and.w	r3, r3, #2
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d023      	beq.n	800e4d8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f003 0304 	and.w	r3, r3, #4
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d005      	beq.n	800e4a8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e49c:	4b43      	ldr	r3, [pc, #268]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e49e:	689b      	ldr	r3, [r3, #8]
 800e4a0:	4a42      	ldr	r2, [pc, #264]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e4a6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	f003 0308 	and.w	r3, r3, #8
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d007      	beq.n	800e4c4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e4b4:	4b3d      	ldr	r3, [pc, #244]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4b6:	689b      	ldr	r3, [r3, #8]
 800e4b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e4bc:	4a3b      	ldr	r2, [pc, #236]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e4c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e4c4:	4b39      	ldr	r3, [pc, #228]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4c6:	689b      	ldr	r3, [r3, #8]
 800e4c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	689b      	ldr	r3, [r3, #8]
 800e4d0:	4936      	ldr	r1, [pc, #216]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4d2:	4313      	orrs	r3, r2
 800e4d4:	608b      	str	r3, [r1, #8]
 800e4d6:	e008      	b.n	800e4ea <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	2b80      	cmp	r3, #128	@ 0x80
 800e4dc:	d105      	bne.n	800e4ea <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e4de:	4b33      	ldr	r3, [pc, #204]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4e0:	689b      	ldr	r3, [r3, #8]
 800e4e2:	4a32      	ldr	r2, [pc, #200]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e4e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e4e8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e4ea:	4b2f      	ldr	r3, [pc, #188]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f003 030f 	and.w	r3, r3, #15
 800e4f2:	683a      	ldr	r2, [r7, #0]
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	d21d      	bcs.n	800e534 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e4f8:	4b2b      	ldr	r3, [pc, #172]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	f023 020f 	bic.w	r2, r3, #15
 800e500:	4929      	ldr	r1, [pc, #164]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e502:	683b      	ldr	r3, [r7, #0]
 800e504:	4313      	orrs	r3, r2
 800e506:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e508:	f7fa fa40 	bl	800898c <HAL_GetTick>
 800e50c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e50e:	e00a      	b.n	800e526 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e510:	f7fa fa3c 	bl	800898c <HAL_GetTick>
 800e514:	4602      	mov	r2, r0
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	1ad3      	subs	r3, r2, r3
 800e51a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e51e:	4293      	cmp	r3, r2
 800e520:	d901      	bls.n	800e526 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e522:	2303      	movs	r3, #3
 800e524:	e03b      	b.n	800e59e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e526:	4b20      	ldr	r3, [pc, #128]	@ (800e5a8 <HAL_RCC_ClockConfig+0x260>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	f003 030f 	and.w	r3, r3, #15
 800e52e:	683a      	ldr	r2, [r7, #0]
 800e530:	429a      	cmp	r2, r3
 800e532:	d1ed      	bne.n	800e510 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f003 0304 	and.w	r3, r3, #4
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d008      	beq.n	800e552 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e540:	4b1a      	ldr	r3, [pc, #104]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e542:	689b      	ldr	r3, [r3, #8]
 800e544:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	68db      	ldr	r3, [r3, #12]
 800e54c:	4917      	ldr	r1, [pc, #92]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e54e:	4313      	orrs	r3, r2
 800e550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	f003 0308 	and.w	r3, r3, #8
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d009      	beq.n	800e572 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e55e:	4b13      	ldr	r3, [pc, #76]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e560:	689b      	ldr	r3, [r3, #8]
 800e562:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	00db      	lsls	r3, r3, #3
 800e56c:	490f      	ldr	r1, [pc, #60]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e56e:	4313      	orrs	r3, r2
 800e570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e572:	f000 f825 	bl	800e5c0 <HAL_RCC_GetSysClockFreq>
 800e576:	4602      	mov	r2, r0
 800e578:	4b0c      	ldr	r3, [pc, #48]	@ (800e5ac <HAL_RCC_ClockConfig+0x264>)
 800e57a:	689b      	ldr	r3, [r3, #8]
 800e57c:	091b      	lsrs	r3, r3, #4
 800e57e:	f003 030f 	and.w	r3, r3, #15
 800e582:	490c      	ldr	r1, [pc, #48]	@ (800e5b4 <HAL_RCC_ClockConfig+0x26c>)
 800e584:	5ccb      	ldrb	r3, [r1, r3]
 800e586:	f003 031f 	and.w	r3, r3, #31
 800e58a:	fa22 f303 	lsr.w	r3, r2, r3
 800e58e:	4a0a      	ldr	r2, [pc, #40]	@ (800e5b8 <HAL_RCC_ClockConfig+0x270>)
 800e590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e592:	4b0a      	ldr	r3, [pc, #40]	@ (800e5bc <HAL_RCC_ClockConfig+0x274>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4618      	mov	r0, r3
 800e598:	f7fa f9ac 	bl	80088f4 <HAL_InitTick>
 800e59c:	4603      	mov	r3, r0
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3718      	adds	r7, #24
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}
 800e5a6:	bf00      	nop
 800e5a8:	40022000 	.word	0x40022000
 800e5ac:	40021000 	.word	0x40021000
 800e5b0:	04c4b400 	.word	0x04c4b400
 800e5b4:	0801cf08 	.word	0x0801cf08
 800e5b8:	20000004 	.word	0x20000004
 800e5bc:	2000000c 	.word	0x2000000c

0800e5c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b087      	sub	sp, #28
 800e5c4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e5c6:	4b2c      	ldr	r3, [pc, #176]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e5c8:	689b      	ldr	r3, [r3, #8]
 800e5ca:	f003 030c 	and.w	r3, r3, #12
 800e5ce:	2b04      	cmp	r3, #4
 800e5d0:	d102      	bne.n	800e5d8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e5d2:	4b2a      	ldr	r3, [pc, #168]	@ (800e67c <HAL_RCC_GetSysClockFreq+0xbc>)
 800e5d4:	613b      	str	r3, [r7, #16]
 800e5d6:	e047      	b.n	800e668 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e5d8:	4b27      	ldr	r3, [pc, #156]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e5da:	689b      	ldr	r3, [r3, #8]
 800e5dc:	f003 030c 	and.w	r3, r3, #12
 800e5e0:	2b08      	cmp	r3, #8
 800e5e2:	d102      	bne.n	800e5ea <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e5e4:	4b26      	ldr	r3, [pc, #152]	@ (800e680 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e5e6:	613b      	str	r3, [r7, #16]
 800e5e8:	e03e      	b.n	800e668 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e5ea:	4b23      	ldr	r3, [pc, #140]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	f003 030c 	and.w	r3, r3, #12
 800e5f2:	2b0c      	cmp	r3, #12
 800e5f4:	d136      	bne.n	800e664 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e5f6:	4b20      	ldr	r3, [pc, #128]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e5f8:	68db      	ldr	r3, [r3, #12]
 800e5fa:	f003 0303 	and.w	r3, r3, #3
 800e5fe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e600:	4b1d      	ldr	r3, [pc, #116]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e602:	68db      	ldr	r3, [r3, #12]
 800e604:	091b      	lsrs	r3, r3, #4
 800e606:	f003 030f 	and.w	r3, r3, #15
 800e60a:	3301      	adds	r3, #1
 800e60c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	2b03      	cmp	r3, #3
 800e612:	d10c      	bne.n	800e62e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e614:	4a1a      	ldr	r2, [pc, #104]	@ (800e680 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e616:	68bb      	ldr	r3, [r7, #8]
 800e618:	fbb2 f3f3 	udiv	r3, r2, r3
 800e61c:	4a16      	ldr	r2, [pc, #88]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e61e:	68d2      	ldr	r2, [r2, #12]
 800e620:	0a12      	lsrs	r2, r2, #8
 800e622:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e626:	fb02 f303 	mul.w	r3, r2, r3
 800e62a:	617b      	str	r3, [r7, #20]
      break;
 800e62c:	e00c      	b.n	800e648 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e62e:	4a13      	ldr	r2, [pc, #76]	@ (800e67c <HAL_RCC_GetSysClockFreq+0xbc>)
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	fbb2 f3f3 	udiv	r3, r2, r3
 800e636:	4a10      	ldr	r2, [pc, #64]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e638:	68d2      	ldr	r2, [r2, #12]
 800e63a:	0a12      	lsrs	r2, r2, #8
 800e63c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e640:	fb02 f303 	mul.w	r3, r2, r3
 800e644:	617b      	str	r3, [r7, #20]
      break;
 800e646:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e648:	4b0b      	ldr	r3, [pc, #44]	@ (800e678 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e64a:	68db      	ldr	r3, [r3, #12]
 800e64c:	0e5b      	lsrs	r3, r3, #25
 800e64e:	f003 0303 	and.w	r3, r3, #3
 800e652:	3301      	adds	r3, #1
 800e654:	005b      	lsls	r3, r3, #1
 800e656:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e658:	697a      	ldr	r2, [r7, #20]
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e660:	613b      	str	r3, [r7, #16]
 800e662:	e001      	b.n	800e668 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e664:	2300      	movs	r3, #0
 800e666:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e668:	693b      	ldr	r3, [r7, #16]
}
 800e66a:	4618      	mov	r0, r3
 800e66c:	371c      	adds	r7, #28
 800e66e:	46bd      	mov	sp, r7
 800e670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e674:	4770      	bx	lr
 800e676:	bf00      	nop
 800e678:	40021000 	.word	0x40021000
 800e67c:	00f42400 	.word	0x00f42400
 800e680:	007a1200 	.word	0x007a1200

0800e684 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e684:	b480      	push	{r7}
 800e686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e688:	4b03      	ldr	r3, [pc, #12]	@ (800e698 <HAL_RCC_GetHCLKFreq+0x14>)
 800e68a:	681b      	ldr	r3, [r3, #0]
}
 800e68c:	4618      	mov	r0, r3
 800e68e:	46bd      	mov	sp, r7
 800e690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e694:	4770      	bx	lr
 800e696:	bf00      	nop
 800e698:	20000004 	.word	0x20000004

0800e69c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e6a0:	f7ff fff0 	bl	800e684 <HAL_RCC_GetHCLKFreq>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	4b06      	ldr	r3, [pc, #24]	@ (800e6c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e6a8:	689b      	ldr	r3, [r3, #8]
 800e6aa:	0a1b      	lsrs	r3, r3, #8
 800e6ac:	f003 0307 	and.w	r3, r3, #7
 800e6b0:	4904      	ldr	r1, [pc, #16]	@ (800e6c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e6b2:	5ccb      	ldrb	r3, [r1, r3]
 800e6b4:	f003 031f 	and.w	r3, r3, #31
 800e6b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	bd80      	pop	{r7, pc}
 800e6c0:	40021000 	.word	0x40021000
 800e6c4:	0801cf18 	.word	0x0801cf18

0800e6c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e6cc:	f7ff ffda 	bl	800e684 <HAL_RCC_GetHCLKFreq>
 800e6d0:	4602      	mov	r2, r0
 800e6d2:	4b06      	ldr	r3, [pc, #24]	@ (800e6ec <HAL_RCC_GetPCLK2Freq+0x24>)
 800e6d4:	689b      	ldr	r3, [r3, #8]
 800e6d6:	0adb      	lsrs	r3, r3, #11
 800e6d8:	f003 0307 	and.w	r3, r3, #7
 800e6dc:	4904      	ldr	r1, [pc, #16]	@ (800e6f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e6de:	5ccb      	ldrb	r3, [r1, r3]
 800e6e0:	f003 031f 	and.w	r3, r3, #31
 800e6e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	bd80      	pop	{r7, pc}
 800e6ec:	40021000 	.word	0x40021000
 800e6f0:	0801cf18 	.word	0x0801cf18

0800e6f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e6f4:	b480      	push	{r7}
 800e6f6:	b087      	sub	sp, #28
 800e6f8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e6fa:	4b1e      	ldr	r3, [pc, #120]	@ (800e774 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	f003 0303 	and.w	r3, r3, #3
 800e702:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e704:	4b1b      	ldr	r3, [pc, #108]	@ (800e774 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e706:	68db      	ldr	r3, [r3, #12]
 800e708:	091b      	lsrs	r3, r3, #4
 800e70a:	f003 030f 	and.w	r3, r3, #15
 800e70e:	3301      	adds	r3, #1
 800e710:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	2b03      	cmp	r3, #3
 800e716:	d10c      	bne.n	800e732 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e718:	4a17      	ldr	r2, [pc, #92]	@ (800e778 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e720:	4a14      	ldr	r2, [pc, #80]	@ (800e774 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e722:	68d2      	ldr	r2, [r2, #12]
 800e724:	0a12      	lsrs	r2, r2, #8
 800e726:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e72a:	fb02 f303 	mul.w	r3, r2, r3
 800e72e:	617b      	str	r3, [r7, #20]
    break;
 800e730:	e00c      	b.n	800e74c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e732:	4a12      	ldr	r2, [pc, #72]	@ (800e77c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	fbb2 f3f3 	udiv	r3, r2, r3
 800e73a:	4a0e      	ldr	r2, [pc, #56]	@ (800e774 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e73c:	68d2      	ldr	r2, [r2, #12]
 800e73e:	0a12      	lsrs	r2, r2, #8
 800e740:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e744:	fb02 f303 	mul.w	r3, r2, r3
 800e748:	617b      	str	r3, [r7, #20]
    break;
 800e74a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e74c:	4b09      	ldr	r3, [pc, #36]	@ (800e774 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e74e:	68db      	ldr	r3, [r3, #12]
 800e750:	0e5b      	lsrs	r3, r3, #25
 800e752:	f003 0303 	and.w	r3, r3, #3
 800e756:	3301      	adds	r3, #1
 800e758:	005b      	lsls	r3, r3, #1
 800e75a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e75c:	697a      	ldr	r2, [r7, #20]
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	fbb2 f3f3 	udiv	r3, r2, r3
 800e764:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e766:	687b      	ldr	r3, [r7, #4]
}
 800e768:	4618      	mov	r0, r3
 800e76a:	371c      	adds	r7, #28
 800e76c:	46bd      	mov	sp, r7
 800e76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e772:	4770      	bx	lr
 800e774:	40021000 	.word	0x40021000
 800e778:	007a1200 	.word	0x007a1200
 800e77c:	00f42400 	.word	0x00f42400

0800e780 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e788:	2300      	movs	r3, #0
 800e78a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e78c:	2300      	movs	r3, #0
 800e78e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e798:	2b00      	cmp	r3, #0
 800e79a:	f000 8098 	beq.w	800e8ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e79e:	2300      	movs	r3, #0
 800e7a0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e7a2:	4b43      	ldr	r3, [pc, #268]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d10d      	bne.n	800e7ca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e7ae:	4b40      	ldr	r3, [pc, #256]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e7b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7b2:	4a3f      	ldr	r2, [pc, #252]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e7b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e7b8:	6593      	str	r3, [r2, #88]	@ 0x58
 800e7ba:	4b3d      	ldr	r3, [pc, #244]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e7bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e7c2:	60bb      	str	r3, [r7, #8]
 800e7c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e7c6:	2301      	movs	r3, #1
 800e7c8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e7ca:	4b3a      	ldr	r3, [pc, #232]	@ (800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	4a39      	ldr	r2, [pc, #228]	@ (800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e7d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e7d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e7d6:	f7fa f8d9 	bl	800898c <HAL_GetTick>
 800e7da:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e7dc:	e009      	b.n	800e7f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e7de:	f7fa f8d5 	bl	800898c <HAL_GetTick>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	2b02      	cmp	r3, #2
 800e7ea:	d902      	bls.n	800e7f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e7ec:	2303      	movs	r3, #3
 800e7ee:	74fb      	strb	r3, [r7, #19]
        break;
 800e7f0:	e005      	b.n	800e7fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e7f2:	4b30      	ldr	r3, [pc, #192]	@ (800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d0ef      	beq.n	800e7de <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e7fe:	7cfb      	ldrb	r3, [r7, #19]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d159      	bne.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e804:	4b2a      	ldr	r3, [pc, #168]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e80a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e80e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d01e      	beq.n	800e854 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e81a:	697a      	ldr	r2, [r7, #20]
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d019      	beq.n	800e854 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e820:	4b23      	ldr	r3, [pc, #140]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e826:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e82a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e82c:	4b20      	ldr	r3, [pc, #128]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e82e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e832:	4a1f      	ldr	r2, [pc, #124]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e83c:	4b1c      	ldr	r3, [pc, #112]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e842:	4a1b      	ldr	r2, [pc, #108]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e84c:	4a18      	ldr	r2, [pc, #96]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	f003 0301 	and.w	r3, r3, #1
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d016      	beq.n	800e88c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e85e:	f7fa f895 	bl	800898c <HAL_GetTick>
 800e862:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e864:	e00b      	b.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e866:	f7fa f891 	bl	800898c <HAL_GetTick>
 800e86a:	4602      	mov	r2, r0
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	1ad3      	subs	r3, r2, r3
 800e870:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e874:	4293      	cmp	r3, r2
 800e876:	d902      	bls.n	800e87e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e878:	2303      	movs	r3, #3
 800e87a:	74fb      	strb	r3, [r7, #19]
            break;
 800e87c:	e006      	b.n	800e88c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e87e:	4b0c      	ldr	r3, [pc, #48]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e884:	f003 0302 	and.w	r3, r3, #2
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d0ec      	beq.n	800e866 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e88c:	7cfb      	ldrb	r3, [r7, #19]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d10b      	bne.n	800e8aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e892:	4b07      	ldr	r3, [pc, #28]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e8a0:	4903      	ldr	r1, [pc, #12]	@ (800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e8a2:	4313      	orrs	r3, r2
 800e8a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e8a8:	e008      	b.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e8aa:	7cfb      	ldrb	r3, [r7, #19]
 800e8ac:	74bb      	strb	r3, [r7, #18]
 800e8ae:	e005      	b.n	800e8bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e8b0:	40021000 	.word	0x40021000
 800e8b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8b8:	7cfb      	ldrb	r3, [r7, #19]
 800e8ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e8bc:	7c7b      	ldrb	r3, [r7, #17]
 800e8be:	2b01      	cmp	r3, #1
 800e8c0:	d105      	bne.n	800e8ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e8c2:	4ba6      	ldr	r3, [pc, #664]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8c6:	4aa5      	ldr	r2, [pc, #660]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e8cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f003 0301 	and.w	r3, r3, #1
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d00a      	beq.n	800e8f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e8da:	4ba0      	ldr	r3, [pc, #640]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8e0:	f023 0203 	bic.w	r2, r3, #3
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	499c      	ldr	r1, [pc, #624]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8ea:	4313      	orrs	r3, r2
 800e8ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f003 0302 	and.w	r3, r3, #2
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d00a      	beq.n	800e912 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e8fc:	4b97      	ldr	r3, [pc, #604]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e902:	f023 020c 	bic.w	r2, r3, #12
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	689b      	ldr	r3, [r3, #8]
 800e90a:	4994      	ldr	r1, [pc, #592]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e90c:	4313      	orrs	r3, r2
 800e90e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	f003 0304 	and.w	r3, r3, #4
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d00a      	beq.n	800e934 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e91e:	4b8f      	ldr	r3, [pc, #572]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e924:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	68db      	ldr	r3, [r3, #12]
 800e92c:	498b      	ldr	r1, [pc, #556]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e92e:	4313      	orrs	r3, r2
 800e930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	f003 0308 	and.w	r3, r3, #8
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d00a      	beq.n	800e956 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e940:	4b86      	ldr	r3, [pc, #536]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e946:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	691b      	ldr	r3, [r3, #16]
 800e94e:	4983      	ldr	r1, [pc, #524]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e950:	4313      	orrs	r3, r2
 800e952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f003 0320 	and.w	r3, r3, #32
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d00a      	beq.n	800e978 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e962:	4b7e      	ldr	r3, [pc, #504]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e968:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	695b      	ldr	r3, [r3, #20]
 800e970:	497a      	ldr	r1, [pc, #488]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e972:	4313      	orrs	r3, r2
 800e974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e980:	2b00      	cmp	r3, #0
 800e982:	d00a      	beq.n	800e99a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e984:	4b75      	ldr	r3, [pc, #468]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e98a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	699b      	ldr	r3, [r3, #24]
 800e992:	4972      	ldr	r1, [pc, #456]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e994:	4313      	orrs	r3, r2
 800e996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d00a      	beq.n	800e9bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e9a6:	4b6d      	ldr	r3, [pc, #436]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	69db      	ldr	r3, [r3, #28]
 800e9b4:	4969      	ldr	r1, [pc, #420]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9b6:	4313      	orrs	r3, r2
 800e9b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d00a      	beq.n	800e9de <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e9c8:	4b64      	ldr	r3, [pc, #400]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	6a1b      	ldr	r3, [r3, #32]
 800e9d6:	4961      	ldr	r1, [pc, #388]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9d8:	4313      	orrs	r3, r2
 800e9da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d00a      	beq.n	800ea00 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e9ea:	4b5c      	ldr	r3, [pc, #368]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9f8:	4958      	ldr	r1, [pc, #352]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9fa:	4313      	orrs	r3, r2
 800e9fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d015      	beq.n	800ea38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ea0c:	4b53      	ldr	r3, [pc, #332]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea1a:	4950      	ldr	r1, [pc, #320]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea1c:	4313      	orrs	r3, r2
 800ea1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ea2a:	d105      	bne.n	800ea38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ea2c:	4b4b      	ldr	r3, [pc, #300]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea2e:	68db      	ldr	r3, [r3, #12]
 800ea30:	4a4a      	ldr	r2, [pc, #296]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea36:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d015      	beq.n	800ea70 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ea44:	4b45      	ldr	r3, [pc, #276]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea52:	4942      	ldr	r1, [pc, #264]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea54:	4313      	orrs	r3, r2
 800ea56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ea62:	d105      	bne.n	800ea70 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ea64:	4b3d      	ldr	r3, [pc, #244]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea66:	68db      	ldr	r3, [r3, #12]
 800ea68:	4a3c      	ldr	r2, [pc, #240]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea6e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d015      	beq.n	800eaa8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ea7c:	4b37      	ldr	r3, [pc, #220]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea82:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea8a:	4934      	ldr	r1, [pc, #208]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea8c:	4313      	orrs	r3, r2
 800ea8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ea9a:	d105      	bne.n	800eaa8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ea9c:	4b2f      	ldr	r3, [pc, #188]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ea9e:	68db      	ldr	r3, [r3, #12]
 800eaa0:	4a2e      	ldr	r2, [pc, #184]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eaa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eaa6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d015      	beq.n	800eae0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800eab4:	4b29      	ldr	r3, [pc, #164]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eaba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eac2:	4926      	ldr	r1, [pc, #152]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eac4:	4313      	orrs	r3, r2
 800eac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ead2:	d105      	bne.n	800eae0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ead4:	4b21      	ldr	r3, [pc, #132]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ead6:	68db      	ldr	r3, [r3, #12]
 800ead8:	4a20      	ldr	r2, [pc, #128]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eade:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d015      	beq.n	800eb18 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800eaec:	4b1b      	ldr	r3, [pc, #108]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eaee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eaf2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eafa:	4918      	ldr	r1, [pc, #96]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eafc:	4313      	orrs	r3, r2
 800eafe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eb0a:	d105      	bne.n	800eb18 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800eb0c:	4b13      	ldr	r3, [pc, #76]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb0e:	68db      	ldr	r3, [r3, #12]
 800eb10:	4a12      	ldr	r2, [pc, #72]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb16:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d015      	beq.n	800eb50 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800eb24:	4b0d      	ldr	r3, [pc, #52]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb2a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb32:	490a      	ldr	r1, [pc, #40]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb34:	4313      	orrs	r3, r2
 800eb36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb42:	d105      	bne.n	800eb50 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800eb44:	4b05      	ldr	r3, [pc, #20]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb46:	68db      	ldr	r3, [r3, #12]
 800eb48:	4a04      	ldr	r2, [pc, #16]	@ (800eb5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800eb4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eb4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800eb50:	7cbb      	ldrb	r3, [r7, #18]
}
 800eb52:	4618      	mov	r0, r3
 800eb54:	3718      	adds	r7, #24
 800eb56:	46bd      	mov	sp, r7
 800eb58:	bd80      	pop	{r7, pc}
 800eb5a:	bf00      	nop
 800eb5c:	40021000 	.word	0x40021000

0800eb60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b084      	sub	sp, #16
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d101      	bne.n	800eb72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800eb6e:	2301      	movs	r3, #1
 800eb70:	e09d      	b.n	800ecae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d108      	bne.n	800eb8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	685b      	ldr	r3, [r3, #4]
 800eb7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb82:	d009      	beq.n	800eb98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2200      	movs	r2, #0
 800eb88:	61da      	str	r2, [r3, #28]
 800eb8a:	e005      	b.n	800eb98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	2200      	movs	r2, #0
 800eb90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2200      	movs	r2, #0
 800eb96:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eba4:	b2db      	uxtb	r3, r3
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d106      	bne.n	800ebb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2200      	movs	r2, #0
 800ebae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f7f6 fa0a 	bl	8004fcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2202      	movs	r2, #2
 800ebbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	681a      	ldr	r2, [r3, #0]
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ebce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	68db      	ldr	r3, [r3, #12]
 800ebd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ebd8:	d902      	bls.n	800ebe0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ebda:	2300      	movs	r3, #0
 800ebdc:	60fb      	str	r3, [r7, #12]
 800ebde:	e002      	b.n	800ebe6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ebe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ebe4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	68db      	ldr	r3, [r3, #12]
 800ebea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ebee:	d007      	beq.n	800ec00 <HAL_SPI_Init+0xa0>
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	68db      	ldr	r3, [r3, #12]
 800ebf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ebf8:	d002      	beq.n	800ec00 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	685b      	ldr	r3, [r3, #4]
 800ec04:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	689b      	ldr	r3, [r3, #8]
 800ec0c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ec10:	431a      	orrs	r2, r3
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	691b      	ldr	r3, [r3, #16]
 800ec16:	f003 0302 	and.w	r3, r3, #2
 800ec1a:	431a      	orrs	r2, r3
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	695b      	ldr	r3, [r3, #20]
 800ec20:	f003 0301 	and.w	r3, r3, #1
 800ec24:	431a      	orrs	r2, r3
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	699b      	ldr	r3, [r3, #24]
 800ec2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ec2e:	431a      	orrs	r2, r3
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	69db      	ldr	r3, [r3, #28]
 800ec34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ec38:	431a      	orrs	r2, r3
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6a1b      	ldr	r3, [r3, #32]
 800ec3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec42:	ea42 0103 	orr.w	r1, r2, r3
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec4a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	430a      	orrs	r2, r1
 800ec54:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	699b      	ldr	r3, [r3, #24]
 800ec5a:	0c1b      	lsrs	r3, r3, #16
 800ec5c:	f003 0204 	and.w	r2, r3, #4
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec64:	f003 0310 	and.w	r3, r3, #16
 800ec68:	431a      	orrs	r2, r3
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec6e:	f003 0308 	and.w	r3, r3, #8
 800ec72:	431a      	orrs	r2, r3
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	68db      	ldr	r3, [r3, #12]
 800ec78:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ec7c:	ea42 0103 	orr.w	r1, r2, r3
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	430a      	orrs	r2, r1
 800ec8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	69da      	ldr	r2, [r3, #28]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ec9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2201      	movs	r2, #1
 800eca8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ecac:	2300      	movs	r3, #0
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	3710      	adds	r7, #16
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}

0800ecb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ecb6:	b580      	push	{r7, lr}
 800ecb8:	b088      	sub	sp, #32
 800ecba:	af00      	add	r7, sp, #0
 800ecbc:	60f8      	str	r0, [r7, #12]
 800ecbe:	60b9      	str	r1, [r7, #8]
 800ecc0:	603b      	str	r3, [r7, #0]
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ecc6:	f7f9 fe61 	bl	800898c <HAL_GetTick>
 800ecca:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800eccc:	88fb      	ldrh	r3, [r7, #6]
 800ecce:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	2b01      	cmp	r3, #1
 800ecda:	d001      	beq.n	800ece0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ecdc:	2302      	movs	r3, #2
 800ecde:	e15c      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d002      	beq.n	800ecec <HAL_SPI_Transmit+0x36>
 800ece6:	88fb      	ldrh	r3, [r7, #6]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d101      	bne.n	800ecf0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ecec:	2301      	movs	r3, #1
 800ecee:	e154      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ecf6:	2b01      	cmp	r3, #1
 800ecf8:	d101      	bne.n	800ecfe <HAL_SPI_Transmit+0x48>
 800ecfa:	2302      	movs	r3, #2
 800ecfc:	e14d      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	2201      	movs	r2, #1
 800ed02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	2203      	movs	r2, #3
 800ed0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	2200      	movs	r2, #0
 800ed12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	68ba      	ldr	r2, [r7, #8]
 800ed18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	88fa      	ldrh	r2, [r7, #6]
 800ed1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	88fa      	ldrh	r2, [r7, #6]
 800ed24:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	2200      	movs	r2, #0
 800ed2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	2200      	movs	r2, #0
 800ed30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	2200      	movs	r2, #0
 800ed38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	2200      	movs	r2, #0
 800ed40:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	2200      	movs	r2, #0
 800ed46:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	689b      	ldr	r3, [r3, #8]
 800ed4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed50:	d10f      	bne.n	800ed72 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681a      	ldr	r2, [r3, #0]
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ed60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	681a      	ldr	r2, [r3, #0]
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ed70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed7c:	2b40      	cmp	r3, #64	@ 0x40
 800ed7e:	d007      	beq.n	800ed90 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	681a      	ldr	r2, [r3, #0]
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ed8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	68db      	ldr	r3, [r3, #12]
 800ed94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ed98:	d952      	bls.n	800ee40 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d002      	beq.n	800eda8 <HAL_SPI_Transmit+0xf2>
 800eda2:	8b7b      	ldrh	r3, [r7, #26]
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d145      	bne.n	800ee34 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edac:	881a      	ldrh	r2, [r3, #0]
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edb8:	1c9a      	adds	r2, r3, #2
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edc2:	b29b      	uxth	r3, r3
 800edc4:	3b01      	subs	r3, #1
 800edc6:	b29a      	uxth	r2, r3
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800edcc:	e032      	b.n	800ee34 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	689b      	ldr	r3, [r3, #8]
 800edd4:	f003 0302 	and.w	r3, r3, #2
 800edd8:	2b02      	cmp	r3, #2
 800edda:	d112      	bne.n	800ee02 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ede0:	881a      	ldrh	r2, [r3, #0]
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edec:	1c9a      	adds	r2, r3, #2
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edf6:	b29b      	uxth	r3, r3
 800edf8:	3b01      	subs	r3, #1
 800edfa:	b29a      	uxth	r2, r3
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ee00:	e018      	b.n	800ee34 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee02:	f7f9 fdc3 	bl	800898c <HAL_GetTick>
 800ee06:	4602      	mov	r2, r0
 800ee08:	69fb      	ldr	r3, [r7, #28]
 800ee0a:	1ad3      	subs	r3, r2, r3
 800ee0c:	683a      	ldr	r2, [r7, #0]
 800ee0e:	429a      	cmp	r2, r3
 800ee10:	d803      	bhi.n	800ee1a <HAL_SPI_Transmit+0x164>
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee18:	d102      	bne.n	800ee20 <HAL_SPI_Transmit+0x16a>
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d109      	bne.n	800ee34 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2201      	movs	r2, #1
 800ee24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ee30:	2303      	movs	r3, #3
 800ee32:	e0b2      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee38:	b29b      	uxth	r3, r3
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d1c7      	bne.n	800edce <HAL_SPI_Transmit+0x118>
 800ee3e:	e083      	b.n	800ef48 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	685b      	ldr	r3, [r3, #4]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d002      	beq.n	800ee4e <HAL_SPI_Transmit+0x198>
 800ee48:	8b7b      	ldrh	r3, [r7, #26]
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	d177      	bne.n	800ef3e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee52:	b29b      	uxth	r3, r3
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d912      	bls.n	800ee7e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee5c:	881a      	ldrh	r2, [r3, #0]
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee68:	1c9a      	adds	r2, r3, #2
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee72:	b29b      	uxth	r3, r3
 800ee74:	3b02      	subs	r3, #2
 800ee76:	b29a      	uxth	r2, r3
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ee7c:	e05f      	b.n	800ef3e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	330c      	adds	r3, #12
 800ee88:	7812      	ldrb	r2, [r2, #0]
 800ee8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ee90:	1c5a      	adds	r2, r3, #1
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ee9a:	b29b      	uxth	r3, r3
 800ee9c:	3b01      	subs	r3, #1
 800ee9e:	b29a      	uxth	r2, r3
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800eea4:	e04b      	b.n	800ef3e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	689b      	ldr	r3, [r3, #8]
 800eeac:	f003 0302 	and.w	r3, r3, #2
 800eeb0:	2b02      	cmp	r3, #2
 800eeb2:	d12b      	bne.n	800ef0c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eeb8:	b29b      	uxth	r3, r3
 800eeba:	2b01      	cmp	r3, #1
 800eebc:	d912      	bls.n	800eee4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eec2:	881a      	ldrh	r2, [r3, #0]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eece:	1c9a      	adds	r2, r3, #2
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eed8:	b29b      	uxth	r3, r3
 800eeda:	3b02      	subs	r3, #2
 800eedc:	b29a      	uxth	r2, r3
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800eee2:	e02c      	b.n	800ef3e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	330c      	adds	r3, #12
 800eeee:	7812      	ldrb	r2, [r2, #0]
 800eef0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eef6:	1c5a      	adds	r2, r3, #1
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef00:	b29b      	uxth	r3, r3
 800ef02:	3b01      	subs	r3, #1
 800ef04:	b29a      	uxth	r2, r3
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ef0a:	e018      	b.n	800ef3e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ef0c:	f7f9 fd3e 	bl	800898c <HAL_GetTick>
 800ef10:	4602      	mov	r2, r0
 800ef12:	69fb      	ldr	r3, [r7, #28]
 800ef14:	1ad3      	subs	r3, r2, r3
 800ef16:	683a      	ldr	r2, [r7, #0]
 800ef18:	429a      	cmp	r2, r3
 800ef1a:	d803      	bhi.n	800ef24 <HAL_SPI_Transmit+0x26e>
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef22:	d102      	bne.n	800ef2a <HAL_SPI_Transmit+0x274>
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d109      	bne.n	800ef3e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	2201      	movs	r2, #1
 800ef2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	2200      	movs	r2, #0
 800ef36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ef3a:	2303      	movs	r3, #3
 800ef3c:	e02d      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d1ae      	bne.n	800eea6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ef48:	69fa      	ldr	r2, [r7, #28]
 800ef4a:	6839      	ldr	r1, [r7, #0]
 800ef4c:	68f8      	ldr	r0, [r7, #12]
 800ef4e:	f000 fb65 	bl	800f61c <SPI_EndRxTxTransaction>
 800ef52:	4603      	mov	r3, r0
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d002      	beq.n	800ef5e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	2220      	movs	r2, #32
 800ef5c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d10a      	bne.n	800ef7c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef66:	2300      	movs	r3, #0
 800ef68:	617b      	str	r3, [r7, #20]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	68db      	ldr	r3, [r3, #12]
 800ef70:	617b      	str	r3, [r7, #20]
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	689b      	ldr	r3, [r3, #8]
 800ef78:	617b      	str	r3, [r7, #20]
 800ef7a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	2201      	movs	r2, #1
 800ef80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	2200      	movs	r2, #0
 800ef88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d001      	beq.n	800ef98 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800ef94:	2301      	movs	r3, #1
 800ef96:	e000      	b.n	800ef9a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800ef98:	2300      	movs	r3, #0
  }
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3720      	adds	r7, #32
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	bd80      	pop	{r7, pc}

0800efa2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800efa2:	b580      	push	{r7, lr}
 800efa4:	b08a      	sub	sp, #40	@ 0x28
 800efa6:	af00      	add	r7, sp, #0
 800efa8:	60f8      	str	r0, [r7, #12]
 800efaa:	60b9      	str	r1, [r7, #8]
 800efac:	607a      	str	r2, [r7, #4]
 800efae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800efb0:	2301      	movs	r3, #1
 800efb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800efb4:	f7f9 fcea 	bl	800898c <HAL_GetTick>
 800efb8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800efc0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	685b      	ldr	r3, [r3, #4]
 800efc6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800efc8:	887b      	ldrh	r3, [r7, #2]
 800efca:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800efcc:	887b      	ldrh	r3, [r7, #2]
 800efce:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800efd0:	7ffb      	ldrb	r3, [r7, #31]
 800efd2:	2b01      	cmp	r3, #1
 800efd4:	d00c      	beq.n	800eff0 <HAL_SPI_TransmitReceive+0x4e>
 800efd6:	69bb      	ldr	r3, [r7, #24]
 800efd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800efdc:	d106      	bne.n	800efec <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	689b      	ldr	r3, [r3, #8]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d102      	bne.n	800efec <HAL_SPI_TransmitReceive+0x4a>
 800efe6:	7ffb      	ldrb	r3, [r7, #31]
 800efe8:	2b04      	cmp	r3, #4
 800efea:	d001      	beq.n	800eff0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800efec:	2302      	movs	r3, #2
 800efee:	e1f3      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d005      	beq.n	800f002 <HAL_SPI_TransmitReceive+0x60>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d002      	beq.n	800f002 <HAL_SPI_TransmitReceive+0x60>
 800effc:	887b      	ldrh	r3, [r7, #2]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d101      	bne.n	800f006 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800f002:	2301      	movs	r3, #1
 800f004:	e1e8      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800f00c:	2b01      	cmp	r3, #1
 800f00e:	d101      	bne.n	800f014 <HAL_SPI_TransmitReceive+0x72>
 800f010:	2302      	movs	r3, #2
 800f012:	e1e1      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	2201      	movs	r2, #1
 800f018:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800f022:	b2db      	uxtb	r3, r3
 800f024:	2b04      	cmp	r3, #4
 800f026:	d003      	beq.n	800f030 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	2205      	movs	r2, #5
 800f02c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	2200      	movs	r2, #0
 800f034:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	887a      	ldrh	r2, [r7, #2]
 800f040:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	887a      	ldrh	r2, [r7, #2]
 800f048:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	68ba      	ldr	r2, [r7, #8]
 800f050:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	887a      	ldrh	r2, [r7, #2]
 800f056:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	887a      	ldrh	r2, [r7, #2]
 800f05c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	2200      	movs	r2, #0
 800f062:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	2200      	movs	r2, #0
 800f068:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	68db      	ldr	r3, [r3, #12]
 800f06e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f072:	d802      	bhi.n	800f07a <HAL_SPI_TransmitReceive+0xd8>
 800f074:	8abb      	ldrh	r3, [r7, #20]
 800f076:	2b01      	cmp	r3, #1
 800f078:	d908      	bls.n	800f08c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	685a      	ldr	r2, [r3, #4]
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f088:	605a      	str	r2, [r3, #4]
 800f08a:	e007      	b.n	800f09c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	685a      	ldr	r2, [r3, #4]
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f09a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0a6:	2b40      	cmp	r3, #64	@ 0x40
 800f0a8:	d007      	beq.n	800f0ba <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	681a      	ldr	r2, [r3, #0]
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f0b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	68db      	ldr	r3, [r3, #12]
 800f0be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f0c2:	f240 8083 	bls.w	800f1cc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	685b      	ldr	r3, [r3, #4]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d002      	beq.n	800f0d4 <HAL_SPI_TransmitReceive+0x132>
 800f0ce:	8afb      	ldrh	r3, [r7, #22]
 800f0d0:	2b01      	cmp	r3, #1
 800f0d2:	d16f      	bne.n	800f1b4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0d8:	881a      	ldrh	r2, [r3, #0]
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0e4:	1c9a      	adds	r2, r3, #2
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0ee:	b29b      	uxth	r3, r3
 800f0f0:	3b01      	subs	r3, #1
 800f0f2:	b29a      	uxth	r2, r3
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f0f8:	e05c      	b.n	800f1b4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	f003 0302 	and.w	r3, r3, #2
 800f104:	2b02      	cmp	r3, #2
 800f106:	d11b      	bne.n	800f140 <HAL_SPI_TransmitReceive+0x19e>
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f10c:	b29b      	uxth	r3, r3
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d016      	beq.n	800f140 <HAL_SPI_TransmitReceive+0x19e>
 800f112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f114:	2b01      	cmp	r3, #1
 800f116:	d113      	bne.n	800f140 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f11c:	881a      	ldrh	r2, [r3, #0]
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f128:	1c9a      	adds	r2, r3, #2
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f132:	b29b      	uxth	r3, r3
 800f134:	3b01      	subs	r3, #1
 800f136:	b29a      	uxth	r2, r3
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f13c:	2300      	movs	r3, #0
 800f13e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	689b      	ldr	r3, [r3, #8]
 800f146:	f003 0301 	and.w	r3, r3, #1
 800f14a:	2b01      	cmp	r3, #1
 800f14c:	d11c      	bne.n	800f188 <HAL_SPI_TransmitReceive+0x1e6>
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f154:	b29b      	uxth	r3, r3
 800f156:	2b00      	cmp	r3, #0
 800f158:	d016      	beq.n	800f188 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	68da      	ldr	r2, [r3, #12]
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f164:	b292      	uxth	r2, r2
 800f166:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f16c:	1c9a      	adds	r2, r3, #2
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f178:	b29b      	uxth	r3, r3
 800f17a:	3b01      	subs	r3, #1
 800f17c:	b29a      	uxth	r2, r3
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f184:	2301      	movs	r3, #1
 800f186:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f188:	f7f9 fc00 	bl	800898c <HAL_GetTick>
 800f18c:	4602      	mov	r2, r0
 800f18e:	6a3b      	ldr	r3, [r7, #32]
 800f190:	1ad3      	subs	r3, r2, r3
 800f192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f194:	429a      	cmp	r2, r3
 800f196:	d80d      	bhi.n	800f1b4 <HAL_SPI_TransmitReceive+0x212>
 800f198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f19a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f19e:	d009      	beq.n	800f1b4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f1b0:	2303      	movs	r3, #3
 800f1b2:	e111      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1b8:	b29b      	uxth	r3, r3
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d19d      	bne.n	800f0fa <HAL_SPI_TransmitReceive+0x158>
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f1c4:	b29b      	uxth	r3, r3
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d197      	bne.n	800f0fa <HAL_SPI_TransmitReceive+0x158>
 800f1ca:	e0e5      	b.n	800f398 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	685b      	ldr	r3, [r3, #4]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d003      	beq.n	800f1dc <HAL_SPI_TransmitReceive+0x23a>
 800f1d4:	8afb      	ldrh	r3, [r7, #22]
 800f1d6:	2b01      	cmp	r3, #1
 800f1d8:	f040 80d1 	bne.w	800f37e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1e0:	b29b      	uxth	r3, r3
 800f1e2:	2b01      	cmp	r3, #1
 800f1e4:	d912      	bls.n	800f20c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ea:	881a      	ldrh	r2, [r3, #0]
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1f6:	1c9a      	adds	r2, r3, #2
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f200:	b29b      	uxth	r3, r3
 800f202:	3b02      	subs	r3, #2
 800f204:	b29a      	uxth	r2, r3
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f20a:	e0b8      	b.n	800f37e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	330c      	adds	r3, #12
 800f216:	7812      	ldrb	r2, [r2, #0]
 800f218:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f21e:	1c5a      	adds	r2, r3, #1
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f228:	b29b      	uxth	r3, r3
 800f22a:	3b01      	subs	r3, #1
 800f22c:	b29a      	uxth	r2, r3
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f232:	e0a4      	b.n	800f37e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	689b      	ldr	r3, [r3, #8]
 800f23a:	f003 0302 	and.w	r3, r3, #2
 800f23e:	2b02      	cmp	r3, #2
 800f240:	d134      	bne.n	800f2ac <HAL_SPI_TransmitReceive+0x30a>
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f246:	b29b      	uxth	r3, r3
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d02f      	beq.n	800f2ac <HAL_SPI_TransmitReceive+0x30a>
 800f24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d12c      	bne.n	800f2ac <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f256:	b29b      	uxth	r3, r3
 800f258:	2b01      	cmp	r3, #1
 800f25a:	d912      	bls.n	800f282 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f260:	881a      	ldrh	r2, [r3, #0]
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f26c:	1c9a      	adds	r2, r3, #2
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f276:	b29b      	uxth	r3, r3
 800f278:	3b02      	subs	r3, #2
 800f27a:	b29a      	uxth	r2, r3
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f280:	e012      	b.n	800f2a8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	330c      	adds	r3, #12
 800f28c:	7812      	ldrb	r2, [r2, #0]
 800f28e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f294:	1c5a      	adds	r2, r3, #1
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f29e:	b29b      	uxth	r3, r3
 800f2a0:	3b01      	subs	r3, #1
 800f2a2:	b29a      	uxth	r2, r3
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	689b      	ldr	r3, [r3, #8]
 800f2b2:	f003 0301 	and.w	r3, r3, #1
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d148      	bne.n	800f34c <HAL_SPI_TransmitReceive+0x3aa>
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2c0:	b29b      	uxth	r3, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d042      	beq.n	800f34c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2cc:	b29b      	uxth	r3, r3
 800f2ce:	2b01      	cmp	r3, #1
 800f2d0:	d923      	bls.n	800f31a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	68da      	ldr	r2, [r3, #12]
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2dc:	b292      	uxth	r2, r2
 800f2de:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2e4:	1c9a      	adds	r2, r3, #2
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2f0:	b29b      	uxth	r3, r3
 800f2f2:	3b02      	subs	r3, #2
 800f2f4:	b29a      	uxth	r2, r3
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f302:	b29b      	uxth	r3, r3
 800f304:	2b01      	cmp	r3, #1
 800f306:	d81f      	bhi.n	800f348 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	685a      	ldr	r2, [r3, #4]
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f316:	605a      	str	r2, [r3, #4]
 800f318:	e016      	b.n	800f348 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	f103 020c 	add.w	r2, r3, #12
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f326:	7812      	ldrb	r2, [r2, #0]
 800f328:	b2d2      	uxtb	r2, r2
 800f32a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f330:	1c5a      	adds	r2, r3, #1
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f33c:	b29b      	uxth	r3, r3
 800f33e:	3b01      	subs	r3, #1
 800f340:	b29a      	uxth	r2, r3
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f348:	2301      	movs	r3, #1
 800f34a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f34c:	f7f9 fb1e 	bl	800898c <HAL_GetTick>
 800f350:	4602      	mov	r2, r0
 800f352:	6a3b      	ldr	r3, [r7, #32]
 800f354:	1ad3      	subs	r3, r2, r3
 800f356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f358:	429a      	cmp	r2, r3
 800f35a:	d803      	bhi.n	800f364 <HAL_SPI_TransmitReceive+0x3c2>
 800f35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f362:	d102      	bne.n	800f36a <HAL_SPI_TransmitReceive+0x3c8>
 800f364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f366:	2b00      	cmp	r3, #0
 800f368:	d109      	bne.n	800f37e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	2201      	movs	r2, #1
 800f36e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	2200      	movs	r2, #0
 800f376:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f37a:	2303      	movs	r3, #3
 800f37c:	e02c      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f382:	b29b      	uxth	r3, r3
 800f384:	2b00      	cmp	r3, #0
 800f386:	f47f af55 	bne.w	800f234 <HAL_SPI_TransmitReceive+0x292>
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f390:	b29b      	uxth	r3, r3
 800f392:	2b00      	cmp	r3, #0
 800f394:	f47f af4e 	bne.w	800f234 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f398:	6a3a      	ldr	r2, [r7, #32]
 800f39a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f39c:	68f8      	ldr	r0, [r7, #12]
 800f39e:	f000 f93d 	bl	800f61c <SPI_EndRxTxTransaction>
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d008      	beq.n	800f3ba <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2220      	movs	r2, #32
 800f3ac:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	e00e      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	2201      	movs	r2, #1
 800f3be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d001      	beq.n	800f3d6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f3d2:	2301      	movs	r3, #1
 800f3d4:	e000      	b.n	800f3d8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f3d6:	2300      	movs	r3, #0
  }
}
 800f3d8:	4618      	mov	r0, r3
 800f3da:	3728      	adds	r7, #40	@ 0x28
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	bd80      	pop	{r7, pc}

0800f3e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b088      	sub	sp, #32
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	60f8      	str	r0, [r7, #12]
 800f3e8:	60b9      	str	r1, [r7, #8]
 800f3ea:	603b      	str	r3, [r7, #0]
 800f3ec:	4613      	mov	r3, r2
 800f3ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f3f0:	f7f9 facc 	bl	800898c <HAL_GetTick>
 800f3f4:	4602      	mov	r2, r0
 800f3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3f8:	1a9b      	subs	r3, r3, r2
 800f3fa:	683a      	ldr	r2, [r7, #0]
 800f3fc:	4413      	add	r3, r2
 800f3fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f400:	f7f9 fac4 	bl	800898c <HAL_GetTick>
 800f404:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f406:	4b39      	ldr	r3, [pc, #228]	@ (800f4ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	015b      	lsls	r3, r3, #5
 800f40c:	0d1b      	lsrs	r3, r3, #20
 800f40e:	69fa      	ldr	r2, [r7, #28]
 800f410:	fb02 f303 	mul.w	r3, r2, r3
 800f414:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f416:	e054      	b.n	800f4c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f41e:	d050      	beq.n	800f4c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f420:	f7f9 fab4 	bl	800898c <HAL_GetTick>
 800f424:	4602      	mov	r2, r0
 800f426:	69bb      	ldr	r3, [r7, #24]
 800f428:	1ad3      	subs	r3, r2, r3
 800f42a:	69fa      	ldr	r2, [r7, #28]
 800f42c:	429a      	cmp	r2, r3
 800f42e:	d902      	bls.n	800f436 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f430:	69fb      	ldr	r3, [r7, #28]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d13d      	bne.n	800f4b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	685a      	ldr	r2, [r3, #4]
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f444:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	685b      	ldr	r3, [r3, #4]
 800f44a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f44e:	d111      	bne.n	800f474 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	689b      	ldr	r3, [r3, #8]
 800f454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f458:	d004      	beq.n	800f464 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	689b      	ldr	r3, [r3, #8]
 800f45e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f462:	d107      	bne.n	800f474 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	681a      	ldr	r2, [r3, #0]
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f47c:	d10f      	bne.n	800f49e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	681a      	ldr	r2, [r3, #0]
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f48c:	601a      	str	r2, [r3, #0]
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	681a      	ldr	r2, [r3, #0]
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f49c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	2201      	movs	r2, #1
 800f4a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f4ae:	2303      	movs	r3, #3
 800f4b0:	e017      	b.n	800f4e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f4b2:	697b      	ldr	r3, [r7, #20]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d101      	bne.n	800f4bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f4bc:	697b      	ldr	r3, [r7, #20]
 800f4be:	3b01      	subs	r3, #1
 800f4c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	689a      	ldr	r2, [r3, #8]
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	4013      	ands	r3, r2
 800f4cc:	68ba      	ldr	r2, [r7, #8]
 800f4ce:	429a      	cmp	r2, r3
 800f4d0:	bf0c      	ite	eq
 800f4d2:	2301      	moveq	r3, #1
 800f4d4:	2300      	movne	r3, #0
 800f4d6:	b2db      	uxtb	r3, r3
 800f4d8:	461a      	mov	r2, r3
 800f4da:	79fb      	ldrb	r3, [r7, #7]
 800f4dc:	429a      	cmp	r2, r3
 800f4de:	d19b      	bne.n	800f418 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f4e0:	2300      	movs	r3, #0
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	3720      	adds	r7, #32
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	20000004 	.word	0x20000004

0800f4f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b08a      	sub	sp, #40	@ 0x28
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	60f8      	str	r0, [r7, #12]
 800f4f8:	60b9      	str	r1, [r7, #8]
 800f4fa:	607a      	str	r2, [r7, #4]
 800f4fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f4fe:	2300      	movs	r3, #0
 800f500:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f502:	f7f9 fa43 	bl	800898c <HAL_GetTick>
 800f506:	4602      	mov	r2, r0
 800f508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f50a:	1a9b      	subs	r3, r3, r2
 800f50c:	683a      	ldr	r2, [r7, #0]
 800f50e:	4413      	add	r3, r2
 800f510:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f512:	f7f9 fa3b 	bl	800898c <HAL_GetTick>
 800f516:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	330c      	adds	r3, #12
 800f51e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f520:	4b3d      	ldr	r3, [pc, #244]	@ (800f618 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f522:	681a      	ldr	r2, [r3, #0]
 800f524:	4613      	mov	r3, r2
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	4413      	add	r3, r2
 800f52a:	00da      	lsls	r2, r3, #3
 800f52c:	1ad3      	subs	r3, r2, r3
 800f52e:	0d1b      	lsrs	r3, r3, #20
 800f530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f532:	fb02 f303 	mul.w	r3, r2, r3
 800f536:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f538:	e060      	b.n	800f5fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f53a:	68bb      	ldr	r3, [r7, #8]
 800f53c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f540:	d107      	bne.n	800f552 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d104      	bne.n	800f552 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f548:	69fb      	ldr	r3, [r7, #28]
 800f54a:	781b      	ldrb	r3, [r3, #0]
 800f54c:	b2db      	uxtb	r3, r3
 800f54e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f550:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f558:	d050      	beq.n	800f5fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f55a:	f7f9 fa17 	bl	800898c <HAL_GetTick>
 800f55e:	4602      	mov	r2, r0
 800f560:	6a3b      	ldr	r3, [r7, #32]
 800f562:	1ad3      	subs	r3, r2, r3
 800f564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f566:	429a      	cmp	r2, r3
 800f568:	d902      	bls.n	800f570 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d13d      	bne.n	800f5ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	685a      	ldr	r2, [r3, #4]
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f57e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f588:	d111      	bne.n	800f5ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	689b      	ldr	r3, [r3, #8]
 800f58e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f592:	d004      	beq.n	800f59e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	689b      	ldr	r3, [r3, #8]
 800f598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f59c:	d107      	bne.n	800f5ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	681a      	ldr	r2, [r3, #0]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f5ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f5b6:	d10f      	bne.n	800f5d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	681a      	ldr	r2, [r3, #0]
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f5c6:	601a      	str	r2, [r3, #0]
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f5d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	2201      	movs	r2, #1
 800f5dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f5e8:	2303      	movs	r3, #3
 800f5ea:	e010      	b.n	800f60e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f5ec:	69bb      	ldr	r3, [r7, #24]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d101      	bne.n	800f5f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f5f6:	69bb      	ldr	r3, [r7, #24]
 800f5f8:	3b01      	subs	r3, #1
 800f5fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	689a      	ldr	r2, [r3, #8]
 800f602:	68bb      	ldr	r3, [r7, #8]
 800f604:	4013      	ands	r3, r2
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	429a      	cmp	r2, r3
 800f60a:	d196      	bne.n	800f53a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f60c:	2300      	movs	r3, #0
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3728      	adds	r7, #40	@ 0x28
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}
 800f616:	bf00      	nop
 800f618:	20000004 	.word	0x20000004

0800f61c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b086      	sub	sp, #24
 800f620:	af02      	add	r7, sp, #8
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	2200      	movs	r2, #0
 800f630:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f634:	68f8      	ldr	r0, [r7, #12]
 800f636:	f7ff ff5b 	bl	800f4f0 <SPI_WaitFifoStateUntilTimeout>
 800f63a:	4603      	mov	r3, r0
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d007      	beq.n	800f650 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f644:	f043 0220 	orr.w	r2, r3, #32
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f64c:	2303      	movs	r3, #3
 800f64e:	e027      	b.n	800f6a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	9300      	str	r3, [sp, #0]
 800f654:	68bb      	ldr	r3, [r7, #8]
 800f656:	2200      	movs	r2, #0
 800f658:	2180      	movs	r1, #128	@ 0x80
 800f65a:	68f8      	ldr	r0, [r7, #12]
 800f65c:	f7ff fec0 	bl	800f3e0 <SPI_WaitFlagStateUntilTimeout>
 800f660:	4603      	mov	r3, r0
 800f662:	2b00      	cmp	r3, #0
 800f664:	d007      	beq.n	800f676 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f66a:	f043 0220 	orr.w	r2, r3, #32
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f672:	2303      	movs	r3, #3
 800f674:	e014      	b.n	800f6a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	9300      	str	r3, [sp, #0]
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	2200      	movs	r2, #0
 800f67e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f682:	68f8      	ldr	r0, [r7, #12]
 800f684:	f7ff ff34 	bl	800f4f0 <SPI_WaitFifoStateUntilTimeout>
 800f688:	4603      	mov	r3, r0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d007      	beq.n	800f69e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f692:	f043 0220 	orr.w	r2, r3, #32
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f69a:	2303      	movs	r3, #3
 800f69c:	e000      	b.n	800f6a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f69e:	2300      	movs	r3, #0
}
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	3710      	adds	r7, #16
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	bd80      	pop	{r7, pc}

0800f6a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b082      	sub	sp, #8
 800f6ac:	af00      	add	r7, sp, #0
 800f6ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d101      	bne.n	800f6ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f6b6:	2301      	movs	r3, #1
 800f6b8:	e042      	b.n	800f740 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d106      	bne.n	800f6d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f6cc:	6878      	ldr	r0, [r7, #4]
 800f6ce:	f7f5 fcdd 	bl	800508c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2224      	movs	r2, #36	@ 0x24
 800f6d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	681a      	ldr	r2, [r3, #0]
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	f022 0201 	bic.w	r2, r2, #1
 800f6e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d002      	beq.n	800f6f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f6f2:	6878      	ldr	r0, [r7, #4]
 800f6f4:	f000 fede 	bl	80104b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f000 fc0f 	bl	800ff1c <UART_SetConfig>
 800f6fe:	4603      	mov	r3, r0
 800f700:	2b01      	cmp	r3, #1
 800f702:	d101      	bne.n	800f708 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f704:	2301      	movs	r3, #1
 800f706:	e01b      	b.n	800f740 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	685a      	ldr	r2, [r3, #4]
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	689a      	ldr	r2, [r3, #8]
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f726:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	681a      	ldr	r2, [r3, #0]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f042 0201 	orr.w	r2, r2, #1
 800f736:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f738:	6878      	ldr	r0, [r7, #4]
 800f73a:	f000 ff5d 	bl	80105f8 <UART_CheckIdleState>
 800f73e:	4603      	mov	r3, r0
}
 800f740:	4618      	mov	r0, r3
 800f742:	3708      	adds	r7, #8
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}

0800f748 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	b08a      	sub	sp, #40	@ 0x28
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	60f8      	str	r0, [r7, #12]
 800f750:	60b9      	str	r1, [r7, #8]
 800f752:	4613      	mov	r3, r2
 800f754:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f75c:	2b20      	cmp	r3, #32
 800f75e:	d167      	bne.n	800f830 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d002      	beq.n	800f76c <HAL_UART_Transmit_DMA+0x24>
 800f766:	88fb      	ldrh	r3, [r7, #6]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d101      	bne.n	800f770 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f76c:	2301      	movs	r3, #1
 800f76e:	e060      	b.n	800f832 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	68ba      	ldr	r2, [r7, #8]
 800f774:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	88fa      	ldrh	r2, [r7, #6]
 800f77a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	88fa      	ldrh	r2, [r7, #6]
 800f782:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	2200      	movs	r2, #0
 800f78a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	2221      	movs	r2, #33	@ 0x21
 800f792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d028      	beq.n	800f7f0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7a2:	4a26      	ldr	r2, [pc, #152]	@ (800f83c <HAL_UART_Transmit_DMA+0xf4>)
 800f7a4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7aa:	4a25      	ldr	r2, [pc, #148]	@ (800f840 <HAL_UART_Transmit_DMA+0xf8>)
 800f7ac:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7b2:	4a24      	ldr	r2, [pc, #144]	@ (800f844 <HAL_UART_Transmit_DMA+0xfc>)
 800f7b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7c6:	4619      	mov	r1, r3
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	3328      	adds	r3, #40	@ 0x28
 800f7ce:	461a      	mov	r2, r3
 800f7d0:	88fb      	ldrh	r3, [r7, #6]
 800f7d2:	f7fb f967 	bl	800aaa4 <HAL_DMA_Start_IT>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d009      	beq.n	800f7f0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	2210      	movs	r2, #16
 800f7e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	2220      	movs	r2, #32
 800f7e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f7ec:	2301      	movs	r3, #1
 800f7ee:	e020      	b.n	800f832 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	2240      	movs	r2, #64	@ 0x40
 800f7f6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	3308      	adds	r3, #8
 800f7fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f800:	697b      	ldr	r3, [r7, #20]
 800f802:	e853 3f00 	ldrex	r3, [r3]
 800f806:	613b      	str	r3, [r7, #16]
   return(result);
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f80e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	3308      	adds	r3, #8
 800f816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f818:	623a      	str	r2, [r7, #32]
 800f81a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f81c:	69f9      	ldr	r1, [r7, #28]
 800f81e:	6a3a      	ldr	r2, [r7, #32]
 800f820:	e841 2300 	strex	r3, r2, [r1]
 800f824:	61bb      	str	r3, [r7, #24]
   return(result);
 800f826:	69bb      	ldr	r3, [r7, #24]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d1e5      	bne.n	800f7f8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f82c:	2300      	movs	r3, #0
 800f82e:	e000      	b.n	800f832 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f830:	2302      	movs	r3, #2
  }
}
 800f832:	4618      	mov	r0, r3
 800f834:	3728      	adds	r7, #40	@ 0x28
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop
 800f83c:	08010ac3 	.word	0x08010ac3
 800f840:	08010b5d 	.word	0x08010b5d
 800f844:	08010ce3 	.word	0x08010ce3

0800f848 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b0ba      	sub	sp, #232	@ 0xe8
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	69db      	ldr	r3, [r3, #28]
 800f856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	689b      	ldr	r3, [r3, #8]
 800f86a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f86e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f872:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f876:	4013      	ands	r3, r2
 800f878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f87c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f880:	2b00      	cmp	r3, #0
 800f882:	d11b      	bne.n	800f8bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f888:	f003 0320 	and.w	r3, r3, #32
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d015      	beq.n	800f8bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f894:	f003 0320 	and.w	r3, r3, #32
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d105      	bne.n	800f8a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f89c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d009      	beq.n	800f8bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	f000 8300 	beq.w	800feb2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f8b6:	6878      	ldr	r0, [r7, #4]
 800f8b8:	4798      	blx	r3
      }
      return;
 800f8ba:	e2fa      	b.n	800feb2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f8bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	f000 8123 	beq.w	800fb0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f8c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f8ca:	4b8d      	ldr	r3, [pc, #564]	@ (800fb00 <HAL_UART_IRQHandler+0x2b8>)
 800f8cc:	4013      	ands	r3, r2
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d106      	bne.n	800f8e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f8d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f8d6:	4b8b      	ldr	r3, [pc, #556]	@ (800fb04 <HAL_UART_IRQHandler+0x2bc>)
 800f8d8:	4013      	ands	r3, r2
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	f000 8116 	beq.w	800fb0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f8e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8e4:	f003 0301 	and.w	r3, r3, #1
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d011      	beq.n	800f910 <HAL_UART_IRQHandler+0xc8>
 800f8ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d00b      	beq.n	800f910 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	2201      	movs	r2, #1
 800f8fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f906:	f043 0201 	orr.w	r2, r3, #1
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f914:	f003 0302 	and.w	r3, r3, #2
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d011      	beq.n	800f940 <HAL_UART_IRQHandler+0xf8>
 800f91c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f920:	f003 0301 	and.w	r3, r3, #1
 800f924:	2b00      	cmp	r3, #0
 800f926:	d00b      	beq.n	800f940 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	2202      	movs	r2, #2
 800f92e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f936:	f043 0204 	orr.w	r2, r3, #4
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f944:	f003 0304 	and.w	r3, r3, #4
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d011      	beq.n	800f970 <HAL_UART_IRQHandler+0x128>
 800f94c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f950:	f003 0301 	and.w	r3, r3, #1
 800f954:	2b00      	cmp	r3, #0
 800f956:	d00b      	beq.n	800f970 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	2204      	movs	r2, #4
 800f95e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f966:	f043 0202 	orr.w	r2, r3, #2
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f974:	f003 0308 	and.w	r3, r3, #8
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d017      	beq.n	800f9ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f97c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f980:	f003 0320 	and.w	r3, r3, #32
 800f984:	2b00      	cmp	r3, #0
 800f986:	d105      	bne.n	800f994 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f988:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f98c:	4b5c      	ldr	r3, [pc, #368]	@ (800fb00 <HAL_UART_IRQHandler+0x2b8>)
 800f98e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f990:	2b00      	cmp	r3, #0
 800f992:	d00b      	beq.n	800f9ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	2208      	movs	r2, #8
 800f99a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9a2:	f043 0208 	orr.w	r2, r3, #8
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f9ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d012      	beq.n	800f9de <HAL_UART_IRQHandler+0x196>
 800f9b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d00c      	beq.n	800f9de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f9cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9d4:	f043 0220 	orr.w	r2, r3, #32
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	f000 8266 	beq.w	800feb6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f9ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ee:	f003 0320 	and.w	r3, r3, #32
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d013      	beq.n	800fa1e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f9f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9fa:	f003 0320 	and.w	r3, r3, #32
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d105      	bne.n	800fa0e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fa02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fa06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d007      	beq.n	800fa1e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d003      	beq.n	800fa1e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa1a:	6878      	ldr	r0, [r7, #4]
 800fa1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fa24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	689b      	ldr	r3, [r3, #8]
 800fa2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa32:	2b40      	cmp	r3, #64	@ 0x40
 800fa34:	d005      	beq.n	800fa42 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fa36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fa3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d054      	beq.n	800faec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fa42:	6878      	ldr	r0, [r7, #4]
 800fa44:	f000 ffd7 	bl	80109f6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	689b      	ldr	r3, [r3, #8]
 800fa4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa52:	2b40      	cmp	r3, #64	@ 0x40
 800fa54:	d146      	bne.n	800fae4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	3308      	adds	r3, #8
 800fa5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fa64:	e853 3f00 	ldrex	r3, [r3]
 800fa68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fa6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	3308      	adds	r3, #8
 800fa7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fa82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fa86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fa8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fa92:	e841 2300 	strex	r3, r2, [r1]
 800fa96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fa9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d1d9      	bne.n	800fa56 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d017      	beq.n	800fadc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fab2:	4a15      	ldr	r2, [pc, #84]	@ (800fb08 <HAL_UART_IRQHandler+0x2c0>)
 800fab4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7fb f8c5 	bl	800ac4c <HAL_DMA_Abort_IT>
 800fac2:	4603      	mov	r3, r0
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d019      	beq.n	800fafc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800face:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fad0:	687a      	ldr	r2, [r7, #4]
 800fad2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fad6:	4610      	mov	r0, r2
 800fad8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fada:	e00f      	b.n	800fafc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f7f7 fff1 	bl	8007ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fae2:	e00b      	b.n	800fafc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fae4:	6878      	ldr	r0, [r7, #4]
 800fae6:	f7f7 ffed 	bl	8007ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800faea:	e007      	b.n	800fafc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f7f7 ffe9 	bl	8007ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2200      	movs	r2, #0
 800faf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fafa:	e1dc      	b.n	800feb6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fafc:	bf00      	nop
    return;
 800fafe:	e1da      	b.n	800feb6 <HAL_UART_IRQHandler+0x66e>
 800fb00:	10000001 	.word	0x10000001
 800fb04:	04000120 	.word	0x04000120
 800fb08:	08010d63 	.word	0x08010d63

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	f040 8170 	bne.w	800fdf6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fb16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb1a:	f003 0310 	and.w	r3, r3, #16
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	f000 8169 	beq.w	800fdf6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fb24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb28:	f003 0310 	and.w	r3, r3, #16
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	f000 8162 	beq.w	800fdf6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	2210      	movs	r2, #16
 800fb38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	689b      	ldr	r3, [r3, #8]
 800fb40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb44:	2b40      	cmp	r3, #64	@ 0x40
 800fb46:	f040 80d8 	bne.w	800fcfa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	685b      	ldr	r3, [r3, #4]
 800fb54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fb58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f000 80af 	beq.w	800fcc0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	f080 80a7 	bcs.w	800fcc0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	f003 0320 	and.w	r3, r3, #32
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	f040 8087 	bne.w	800fc9e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fb9c:	e853 3f00 	ldrex	r3, [r3]
 800fba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fbac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fbba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fbbe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fbc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fbca:	e841 2300 	strex	r3, r2, [r1]
 800fbce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fbd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d1da      	bne.n	800fb90 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	3308      	adds	r3, #8
 800fbe0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbe2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fbe4:	e853 3f00 	ldrex	r3, [r3]
 800fbe8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fbea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fbec:	f023 0301 	bic.w	r3, r3, #1
 800fbf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	3308      	adds	r3, #8
 800fbfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fbfe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fc02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fc06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fc0a:	e841 2300 	strex	r3, r2, [r1]
 800fc0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fc10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d1e1      	bne.n	800fbda <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	3308      	adds	r3, #8
 800fc1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fc20:	e853 3f00 	ldrex	r3, [r3]
 800fc24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fc26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	3308      	adds	r3, #8
 800fc36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fc3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fc3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fc40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fc42:	e841 2300 	strex	r3, r2, [r1]
 800fc46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fc48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d1e3      	bne.n	800fc16 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2220      	movs	r2, #32
 800fc52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc64:	e853 3f00 	ldrex	r3, [r3]
 800fc68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fc6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc6c:	f023 0310 	bic.w	r3, r3, #16
 800fc70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	461a      	mov	r2, r3
 800fc7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fc80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fc84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc86:	e841 2300 	strex	r3, r2, [r1]
 800fc8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fc8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1e4      	bne.n	800fc5c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc98:	4618      	mov	r0, r3
 800fc9a:	f7fa ff7e 	bl	800ab9a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2202      	movs	r2, #2
 800fca2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fcb0:	b29b      	uxth	r3, r3
 800fcb2:	1ad3      	subs	r3, r2, r3
 800fcb4:	b29b      	uxth	r3, r3
 800fcb6:	4619      	mov	r1, r3
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f7f7 fdaf 	bl	800781c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fcbe:	e0fc      	b.n	800feba <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fcc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fcca:	429a      	cmp	r2, r3
 800fccc:	f040 80f5 	bne.w	800feba <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	f003 0320 	and.w	r3, r3, #32
 800fcde:	2b20      	cmp	r3, #32
 800fce0:	f040 80eb 	bne.w	800feba <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	2202      	movs	r2, #2
 800fce8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fcf0:	4619      	mov	r1, r3
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f7f7 fd92 	bl	800781c <HAL_UARTEx_RxEventCallback>
      return;
 800fcf8:	e0df      	b.n	800feba <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd06:	b29b      	uxth	r3, r3
 800fd08:	1ad3      	subs	r3, r2, r3
 800fd0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	f000 80d1 	beq.w	800febe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800fd1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f000 80cc 	beq.w	800febe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd2e:	e853 3f00 	ldrex	r3, [r3]
 800fd32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fd48:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fd4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fd50:	e841 2300 	strex	r3, r2, [r1]
 800fd54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fd56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d1e4      	bne.n	800fd26 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	3308      	adds	r3, #8
 800fd62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd66:	e853 3f00 	ldrex	r3, [r3]
 800fd6a:	623b      	str	r3, [r7, #32]
   return(result);
 800fd6c:	6a3b      	ldr	r3, [r7, #32]
 800fd6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fd72:	f023 0301 	bic.w	r3, r3, #1
 800fd76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	3308      	adds	r3, #8
 800fd80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fd84:	633a      	str	r2, [r7, #48]	@ 0x30
 800fd86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fd8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd8c:	e841 2300 	strex	r3, r2, [r1]
 800fd90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d1e1      	bne.n	800fd5c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2220      	movs	r2, #32
 800fd9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2200      	movs	r2, #0
 800fda4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	2200      	movs	r2, #0
 800fdaa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdb2:	693b      	ldr	r3, [r7, #16]
 800fdb4:	e853 3f00 	ldrex	r3, [r3]
 800fdb8:	60fb      	str	r3, [r7, #12]
   return(result);
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	f023 0310 	bic.w	r3, r3, #16
 800fdc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	461a      	mov	r2, r3
 800fdca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fdce:	61fb      	str	r3, [r7, #28]
 800fdd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdd2:	69b9      	ldr	r1, [r7, #24]
 800fdd4:	69fa      	ldr	r2, [r7, #28]
 800fdd6:	e841 2300 	strex	r3, r2, [r1]
 800fdda:	617b      	str	r3, [r7, #20]
   return(result);
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d1e4      	bne.n	800fdac <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	2202      	movs	r2, #2
 800fde6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fde8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fdec:	4619      	mov	r1, r3
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f7f7 fd14 	bl	800781c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fdf4:	e063      	b.n	800febe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fdf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d00e      	beq.n	800fe20 <HAL_UART_IRQHandler+0x5d8>
 800fe02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fe06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d008      	beq.n	800fe20 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fe16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 ffdf 	bl	8010ddc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fe1e:	e051      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fe20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d014      	beq.n	800fe56 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fe2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d105      	bne.n	800fe44 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fe38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fe3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d008      	beq.n	800fe56 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d03a      	beq.n	800fec2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe50:	6878      	ldr	r0, [r7, #4]
 800fe52:	4798      	blx	r3
    }
    return;
 800fe54:	e035      	b.n	800fec2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fe56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d009      	beq.n	800fe76 <HAL_UART_IRQHandler+0x62e>
 800fe62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d003      	beq.n	800fe76 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f000 ff89 	bl	8010d86 <UART_EndTransmit_IT>
    return;
 800fe74:	e026      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fe76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d009      	beq.n	800fe96 <HAL_UART_IRQHandler+0x64e>
 800fe82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fe86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d003      	beq.n	800fe96 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fe8e:	6878      	ldr	r0, [r7, #4]
 800fe90:	f000 ffb8 	bl	8010e04 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fe94:	e016      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fe96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fe9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d010      	beq.n	800fec4 <HAL_UART_IRQHandler+0x67c>
 800fea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	da0c      	bge.n	800fec4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800feaa:	6878      	ldr	r0, [r7, #4]
 800feac:	f000 ffa0 	bl	8010df0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800feb0:	e008      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
      return;
 800feb2:	bf00      	nop
 800feb4:	e006      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
    return;
 800feb6:	bf00      	nop
 800feb8:	e004      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
      return;
 800feba:	bf00      	nop
 800febc:	e002      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
      return;
 800febe:	bf00      	nop
 800fec0:	e000      	b.n	800fec4 <HAL_UART_IRQHandler+0x67c>
    return;
 800fec2:	bf00      	nop
  }
}
 800fec4:	37e8      	adds	r7, #232	@ 0xe8
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bd80      	pop	{r7, pc}
 800feca:	bf00      	nop

0800fecc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fecc:	b480      	push	{r7}
 800fece:	b083      	sub	sp, #12
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fed4:	bf00      	nop
 800fed6:	370c      	adds	r7, #12
 800fed8:	46bd      	mov	sp, r7
 800feda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fede:	4770      	bx	lr

0800fee0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fee0:	b480      	push	{r7}
 800fee2:	b083      	sub	sp, #12
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800fee8:	bf00      	nop
 800feea:	370c      	adds	r7, #12
 800feec:	46bd      	mov	sp, r7
 800feee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef2:	4770      	bx	lr

0800fef4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fef4:	b480      	push	{r7}
 800fef6:	b083      	sub	sp, #12
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800fefc:	bf00      	nop
 800fefe:	370c      	adds	r7, #12
 800ff00:	46bd      	mov	sp, r7
 800ff02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff06:	4770      	bx	lr

0800ff08 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ff08:	b480      	push	{r7}
 800ff0a:	b083      	sub	sp, #12
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ff10:	bf00      	nop
 800ff12:	370c      	adds	r7, #12
 800ff14:	46bd      	mov	sp, r7
 800ff16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1a:	4770      	bx	lr

0800ff1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ff1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ff20:	b08c      	sub	sp, #48	@ 0x30
 800ff22:	af00      	add	r7, sp, #0
 800ff24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ff26:	2300      	movs	r3, #0
 800ff28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	689a      	ldr	r2, [r3, #8]
 800ff30:	697b      	ldr	r3, [r7, #20]
 800ff32:	691b      	ldr	r3, [r3, #16]
 800ff34:	431a      	orrs	r2, r3
 800ff36:	697b      	ldr	r3, [r7, #20]
 800ff38:	695b      	ldr	r3, [r3, #20]
 800ff3a:	431a      	orrs	r2, r3
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	69db      	ldr	r3, [r3, #28]
 800ff40:	4313      	orrs	r3, r2
 800ff42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	681a      	ldr	r2, [r3, #0]
 800ff4a:	4bab      	ldr	r3, [pc, #684]	@ (80101f8 <UART_SetConfig+0x2dc>)
 800ff4c:	4013      	ands	r3, r2
 800ff4e:	697a      	ldr	r2, [r7, #20]
 800ff50:	6812      	ldr	r2, [r2, #0]
 800ff52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ff54:	430b      	orrs	r3, r1
 800ff56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ff58:	697b      	ldr	r3, [r7, #20]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ff62:	697b      	ldr	r3, [r7, #20]
 800ff64:	68da      	ldr	r2, [r3, #12]
 800ff66:	697b      	ldr	r3, [r7, #20]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	430a      	orrs	r2, r1
 800ff6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ff6e:	697b      	ldr	r3, [r7, #20]
 800ff70:	699b      	ldr	r3, [r3, #24]
 800ff72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	4aa0      	ldr	r2, [pc, #640]	@ (80101fc <UART_SetConfig+0x2e0>)
 800ff7a:	4293      	cmp	r3, r2
 800ff7c:	d004      	beq.n	800ff88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	6a1b      	ldr	r3, [r3, #32]
 800ff82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ff84:	4313      	orrs	r3, r2
 800ff86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	689b      	ldr	r3, [r3, #8]
 800ff8e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ff92:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ff96:	697a      	ldr	r2, [r7, #20]
 800ff98:	6812      	ldr	r2, [r2, #0]
 800ff9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ff9c:	430b      	orrs	r3, r1
 800ff9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffa6:	f023 010f 	bic.w	r1, r3, #15
 800ffaa:	697b      	ldr	r3, [r7, #20]
 800ffac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	430a      	orrs	r2, r1
 800ffb4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ffb6:	697b      	ldr	r3, [r7, #20]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	4a91      	ldr	r2, [pc, #580]	@ (8010200 <UART_SetConfig+0x2e4>)
 800ffbc:	4293      	cmp	r3, r2
 800ffbe:	d125      	bne.n	801000c <UART_SetConfig+0xf0>
 800ffc0:	4b90      	ldr	r3, [pc, #576]	@ (8010204 <UART_SetConfig+0x2e8>)
 800ffc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ffc6:	f003 0303 	and.w	r3, r3, #3
 800ffca:	2b03      	cmp	r3, #3
 800ffcc:	d81a      	bhi.n	8010004 <UART_SetConfig+0xe8>
 800ffce:	a201      	add	r2, pc, #4	@ (adr r2, 800ffd4 <UART_SetConfig+0xb8>)
 800ffd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffd4:	0800ffe5 	.word	0x0800ffe5
 800ffd8:	0800fff5 	.word	0x0800fff5
 800ffdc:	0800ffed 	.word	0x0800ffed
 800ffe0:	0800fffd 	.word	0x0800fffd
 800ffe4:	2301      	movs	r3, #1
 800ffe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffea:	e0d6      	b.n	801019a <UART_SetConfig+0x27e>
 800ffec:	2302      	movs	r3, #2
 800ffee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fff2:	e0d2      	b.n	801019a <UART_SetConfig+0x27e>
 800fff4:	2304      	movs	r3, #4
 800fff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fffa:	e0ce      	b.n	801019a <UART_SetConfig+0x27e>
 800fffc:	2308      	movs	r3, #8
 800fffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010002:	e0ca      	b.n	801019a <UART_SetConfig+0x27e>
 8010004:	2310      	movs	r3, #16
 8010006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801000a:	e0c6      	b.n	801019a <UART_SetConfig+0x27e>
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	4a7d      	ldr	r2, [pc, #500]	@ (8010208 <UART_SetConfig+0x2ec>)
 8010012:	4293      	cmp	r3, r2
 8010014:	d138      	bne.n	8010088 <UART_SetConfig+0x16c>
 8010016:	4b7b      	ldr	r3, [pc, #492]	@ (8010204 <UART_SetConfig+0x2e8>)
 8010018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801001c:	f003 030c 	and.w	r3, r3, #12
 8010020:	2b0c      	cmp	r3, #12
 8010022:	d82d      	bhi.n	8010080 <UART_SetConfig+0x164>
 8010024:	a201      	add	r2, pc, #4	@ (adr r2, 801002c <UART_SetConfig+0x110>)
 8010026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801002a:	bf00      	nop
 801002c:	08010061 	.word	0x08010061
 8010030:	08010081 	.word	0x08010081
 8010034:	08010081 	.word	0x08010081
 8010038:	08010081 	.word	0x08010081
 801003c:	08010071 	.word	0x08010071
 8010040:	08010081 	.word	0x08010081
 8010044:	08010081 	.word	0x08010081
 8010048:	08010081 	.word	0x08010081
 801004c:	08010069 	.word	0x08010069
 8010050:	08010081 	.word	0x08010081
 8010054:	08010081 	.word	0x08010081
 8010058:	08010081 	.word	0x08010081
 801005c:	08010079 	.word	0x08010079
 8010060:	2300      	movs	r3, #0
 8010062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010066:	e098      	b.n	801019a <UART_SetConfig+0x27e>
 8010068:	2302      	movs	r3, #2
 801006a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801006e:	e094      	b.n	801019a <UART_SetConfig+0x27e>
 8010070:	2304      	movs	r3, #4
 8010072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010076:	e090      	b.n	801019a <UART_SetConfig+0x27e>
 8010078:	2308      	movs	r3, #8
 801007a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801007e:	e08c      	b.n	801019a <UART_SetConfig+0x27e>
 8010080:	2310      	movs	r3, #16
 8010082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010086:	e088      	b.n	801019a <UART_SetConfig+0x27e>
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4a5f      	ldr	r2, [pc, #380]	@ (801020c <UART_SetConfig+0x2f0>)
 801008e:	4293      	cmp	r3, r2
 8010090:	d125      	bne.n	80100de <UART_SetConfig+0x1c2>
 8010092:	4b5c      	ldr	r3, [pc, #368]	@ (8010204 <UART_SetConfig+0x2e8>)
 8010094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010098:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801009c:	2b30      	cmp	r3, #48	@ 0x30
 801009e:	d016      	beq.n	80100ce <UART_SetConfig+0x1b2>
 80100a0:	2b30      	cmp	r3, #48	@ 0x30
 80100a2:	d818      	bhi.n	80100d6 <UART_SetConfig+0x1ba>
 80100a4:	2b20      	cmp	r3, #32
 80100a6:	d00a      	beq.n	80100be <UART_SetConfig+0x1a2>
 80100a8:	2b20      	cmp	r3, #32
 80100aa:	d814      	bhi.n	80100d6 <UART_SetConfig+0x1ba>
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d002      	beq.n	80100b6 <UART_SetConfig+0x19a>
 80100b0:	2b10      	cmp	r3, #16
 80100b2:	d008      	beq.n	80100c6 <UART_SetConfig+0x1aa>
 80100b4:	e00f      	b.n	80100d6 <UART_SetConfig+0x1ba>
 80100b6:	2300      	movs	r3, #0
 80100b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100bc:	e06d      	b.n	801019a <UART_SetConfig+0x27e>
 80100be:	2302      	movs	r3, #2
 80100c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100c4:	e069      	b.n	801019a <UART_SetConfig+0x27e>
 80100c6:	2304      	movs	r3, #4
 80100c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100cc:	e065      	b.n	801019a <UART_SetConfig+0x27e>
 80100ce:	2308      	movs	r3, #8
 80100d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100d4:	e061      	b.n	801019a <UART_SetConfig+0x27e>
 80100d6:	2310      	movs	r3, #16
 80100d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80100dc:	e05d      	b.n	801019a <UART_SetConfig+0x27e>
 80100de:	697b      	ldr	r3, [r7, #20]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	4a4b      	ldr	r2, [pc, #300]	@ (8010210 <UART_SetConfig+0x2f4>)
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d125      	bne.n	8010134 <UART_SetConfig+0x218>
 80100e8:	4b46      	ldr	r3, [pc, #280]	@ (8010204 <UART_SetConfig+0x2e8>)
 80100ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80100ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80100f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80100f4:	d016      	beq.n	8010124 <UART_SetConfig+0x208>
 80100f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80100f8:	d818      	bhi.n	801012c <UART_SetConfig+0x210>
 80100fa:	2b80      	cmp	r3, #128	@ 0x80
 80100fc:	d00a      	beq.n	8010114 <UART_SetConfig+0x1f8>
 80100fe:	2b80      	cmp	r3, #128	@ 0x80
 8010100:	d814      	bhi.n	801012c <UART_SetConfig+0x210>
 8010102:	2b00      	cmp	r3, #0
 8010104:	d002      	beq.n	801010c <UART_SetConfig+0x1f0>
 8010106:	2b40      	cmp	r3, #64	@ 0x40
 8010108:	d008      	beq.n	801011c <UART_SetConfig+0x200>
 801010a:	e00f      	b.n	801012c <UART_SetConfig+0x210>
 801010c:	2300      	movs	r3, #0
 801010e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010112:	e042      	b.n	801019a <UART_SetConfig+0x27e>
 8010114:	2302      	movs	r3, #2
 8010116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801011a:	e03e      	b.n	801019a <UART_SetConfig+0x27e>
 801011c:	2304      	movs	r3, #4
 801011e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010122:	e03a      	b.n	801019a <UART_SetConfig+0x27e>
 8010124:	2308      	movs	r3, #8
 8010126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801012a:	e036      	b.n	801019a <UART_SetConfig+0x27e>
 801012c:	2310      	movs	r3, #16
 801012e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010132:	e032      	b.n	801019a <UART_SetConfig+0x27e>
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4a30      	ldr	r2, [pc, #192]	@ (80101fc <UART_SetConfig+0x2e0>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d12a      	bne.n	8010194 <UART_SetConfig+0x278>
 801013e:	4b31      	ldr	r3, [pc, #196]	@ (8010204 <UART_SetConfig+0x2e8>)
 8010140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010144:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010148:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801014c:	d01a      	beq.n	8010184 <UART_SetConfig+0x268>
 801014e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010152:	d81b      	bhi.n	801018c <UART_SetConfig+0x270>
 8010154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010158:	d00c      	beq.n	8010174 <UART_SetConfig+0x258>
 801015a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801015e:	d815      	bhi.n	801018c <UART_SetConfig+0x270>
 8010160:	2b00      	cmp	r3, #0
 8010162:	d003      	beq.n	801016c <UART_SetConfig+0x250>
 8010164:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010168:	d008      	beq.n	801017c <UART_SetConfig+0x260>
 801016a:	e00f      	b.n	801018c <UART_SetConfig+0x270>
 801016c:	2300      	movs	r3, #0
 801016e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010172:	e012      	b.n	801019a <UART_SetConfig+0x27e>
 8010174:	2302      	movs	r3, #2
 8010176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801017a:	e00e      	b.n	801019a <UART_SetConfig+0x27e>
 801017c:	2304      	movs	r3, #4
 801017e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010182:	e00a      	b.n	801019a <UART_SetConfig+0x27e>
 8010184:	2308      	movs	r3, #8
 8010186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801018a:	e006      	b.n	801019a <UART_SetConfig+0x27e>
 801018c:	2310      	movs	r3, #16
 801018e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010192:	e002      	b.n	801019a <UART_SetConfig+0x27e>
 8010194:	2310      	movs	r3, #16
 8010196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	4a17      	ldr	r2, [pc, #92]	@ (80101fc <UART_SetConfig+0x2e0>)
 80101a0:	4293      	cmp	r3, r2
 80101a2:	f040 80a8 	bne.w	80102f6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80101a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80101aa:	2b08      	cmp	r3, #8
 80101ac:	d834      	bhi.n	8010218 <UART_SetConfig+0x2fc>
 80101ae:	a201      	add	r2, pc, #4	@ (adr r2, 80101b4 <UART_SetConfig+0x298>)
 80101b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101b4:	080101d9 	.word	0x080101d9
 80101b8:	08010219 	.word	0x08010219
 80101bc:	080101e1 	.word	0x080101e1
 80101c0:	08010219 	.word	0x08010219
 80101c4:	080101e7 	.word	0x080101e7
 80101c8:	08010219 	.word	0x08010219
 80101cc:	08010219 	.word	0x08010219
 80101d0:	08010219 	.word	0x08010219
 80101d4:	080101ef 	.word	0x080101ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80101d8:	f7fe fa60 	bl	800e69c <HAL_RCC_GetPCLK1Freq>
 80101dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101de:	e021      	b.n	8010224 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80101e0:	4b0c      	ldr	r3, [pc, #48]	@ (8010214 <UART_SetConfig+0x2f8>)
 80101e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80101e4:	e01e      	b.n	8010224 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80101e6:	f7fe f9eb 	bl	800e5c0 <HAL_RCC_GetSysClockFreq>
 80101ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101ec:	e01a      	b.n	8010224 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80101ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80101f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80101f4:	e016      	b.n	8010224 <UART_SetConfig+0x308>
 80101f6:	bf00      	nop
 80101f8:	cfff69f3 	.word	0xcfff69f3
 80101fc:	40008000 	.word	0x40008000
 8010200:	40013800 	.word	0x40013800
 8010204:	40021000 	.word	0x40021000
 8010208:	40004400 	.word	0x40004400
 801020c:	40004800 	.word	0x40004800
 8010210:	40004c00 	.word	0x40004c00
 8010214:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8010218:	2300      	movs	r3, #0
 801021a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801021c:	2301      	movs	r3, #1
 801021e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010222:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010226:	2b00      	cmp	r3, #0
 8010228:	f000 812a 	beq.w	8010480 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010230:	4a9e      	ldr	r2, [pc, #632]	@ (80104ac <UART_SetConfig+0x590>)
 8010232:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010236:	461a      	mov	r2, r3
 8010238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801023a:	fbb3 f3f2 	udiv	r3, r3, r2
 801023e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010240:	697b      	ldr	r3, [r7, #20]
 8010242:	685a      	ldr	r2, [r3, #4]
 8010244:	4613      	mov	r3, r2
 8010246:	005b      	lsls	r3, r3, #1
 8010248:	4413      	add	r3, r2
 801024a:	69ba      	ldr	r2, [r7, #24]
 801024c:	429a      	cmp	r2, r3
 801024e:	d305      	bcc.n	801025c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	685b      	ldr	r3, [r3, #4]
 8010254:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010256:	69ba      	ldr	r2, [r7, #24]
 8010258:	429a      	cmp	r2, r3
 801025a:	d903      	bls.n	8010264 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 801025c:	2301      	movs	r3, #1
 801025e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010262:	e10d      	b.n	8010480 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010266:	2200      	movs	r2, #0
 8010268:	60bb      	str	r3, [r7, #8]
 801026a:	60fa      	str	r2, [r7, #12]
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010270:	4a8e      	ldr	r2, [pc, #568]	@ (80104ac <UART_SetConfig+0x590>)
 8010272:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010276:	b29b      	uxth	r3, r3
 8010278:	2200      	movs	r2, #0
 801027a:	603b      	str	r3, [r7, #0]
 801027c:	607a      	str	r2, [r7, #4]
 801027e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010282:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010286:	f7f0 fcb7 	bl	8000bf8 <__aeabi_uldivmod>
 801028a:	4602      	mov	r2, r0
 801028c:	460b      	mov	r3, r1
 801028e:	4610      	mov	r0, r2
 8010290:	4619      	mov	r1, r3
 8010292:	f04f 0200 	mov.w	r2, #0
 8010296:	f04f 0300 	mov.w	r3, #0
 801029a:	020b      	lsls	r3, r1, #8
 801029c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80102a0:	0202      	lsls	r2, r0, #8
 80102a2:	6979      	ldr	r1, [r7, #20]
 80102a4:	6849      	ldr	r1, [r1, #4]
 80102a6:	0849      	lsrs	r1, r1, #1
 80102a8:	2000      	movs	r0, #0
 80102aa:	460c      	mov	r4, r1
 80102ac:	4605      	mov	r5, r0
 80102ae:	eb12 0804 	adds.w	r8, r2, r4
 80102b2:	eb43 0905 	adc.w	r9, r3, r5
 80102b6:	697b      	ldr	r3, [r7, #20]
 80102b8:	685b      	ldr	r3, [r3, #4]
 80102ba:	2200      	movs	r2, #0
 80102bc:	469a      	mov	sl, r3
 80102be:	4693      	mov	fp, r2
 80102c0:	4652      	mov	r2, sl
 80102c2:	465b      	mov	r3, fp
 80102c4:	4640      	mov	r0, r8
 80102c6:	4649      	mov	r1, r9
 80102c8:	f7f0 fc96 	bl	8000bf8 <__aeabi_uldivmod>
 80102cc:	4602      	mov	r2, r0
 80102ce:	460b      	mov	r3, r1
 80102d0:	4613      	mov	r3, r2
 80102d2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80102d4:	6a3b      	ldr	r3, [r7, #32]
 80102d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80102da:	d308      	bcc.n	80102ee <UART_SetConfig+0x3d2>
 80102dc:	6a3b      	ldr	r3, [r7, #32]
 80102de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80102e2:	d204      	bcs.n	80102ee <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	6a3a      	ldr	r2, [r7, #32]
 80102ea:	60da      	str	r2, [r3, #12]
 80102ec:	e0c8      	b.n	8010480 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80102ee:	2301      	movs	r3, #1
 80102f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80102f4:	e0c4      	b.n	8010480 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80102f6:	697b      	ldr	r3, [r7, #20]
 80102f8:	69db      	ldr	r3, [r3, #28]
 80102fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80102fe:	d167      	bne.n	80103d0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8010300:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010304:	2b08      	cmp	r3, #8
 8010306:	d828      	bhi.n	801035a <UART_SetConfig+0x43e>
 8010308:	a201      	add	r2, pc, #4	@ (adr r2, 8010310 <UART_SetConfig+0x3f4>)
 801030a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801030e:	bf00      	nop
 8010310:	08010335 	.word	0x08010335
 8010314:	0801033d 	.word	0x0801033d
 8010318:	08010345 	.word	0x08010345
 801031c:	0801035b 	.word	0x0801035b
 8010320:	0801034b 	.word	0x0801034b
 8010324:	0801035b 	.word	0x0801035b
 8010328:	0801035b 	.word	0x0801035b
 801032c:	0801035b 	.word	0x0801035b
 8010330:	08010353 	.word	0x08010353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010334:	f7fe f9b2 	bl	800e69c <HAL_RCC_GetPCLK1Freq>
 8010338:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801033a:	e014      	b.n	8010366 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801033c:	f7fe f9c4 	bl	800e6c8 <HAL_RCC_GetPCLK2Freq>
 8010340:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010342:	e010      	b.n	8010366 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010344:	4b5a      	ldr	r3, [pc, #360]	@ (80104b0 <UART_SetConfig+0x594>)
 8010346:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010348:	e00d      	b.n	8010366 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801034a:	f7fe f939 	bl	800e5c0 <HAL_RCC_GetSysClockFreq>
 801034e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010350:	e009      	b.n	8010366 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010352:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010358:	e005      	b.n	8010366 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 801035a:	2300      	movs	r3, #0
 801035c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801035e:	2301      	movs	r3, #1
 8010360:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010364:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010368:	2b00      	cmp	r3, #0
 801036a:	f000 8089 	beq.w	8010480 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801036e:	697b      	ldr	r3, [r7, #20]
 8010370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010372:	4a4e      	ldr	r2, [pc, #312]	@ (80104ac <UART_SetConfig+0x590>)
 8010374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010378:	461a      	mov	r2, r3
 801037a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801037c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010380:	005a      	lsls	r2, r3, #1
 8010382:	697b      	ldr	r3, [r7, #20]
 8010384:	685b      	ldr	r3, [r3, #4]
 8010386:	085b      	lsrs	r3, r3, #1
 8010388:	441a      	add	r2, r3
 801038a:	697b      	ldr	r3, [r7, #20]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010392:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010394:	6a3b      	ldr	r3, [r7, #32]
 8010396:	2b0f      	cmp	r3, #15
 8010398:	d916      	bls.n	80103c8 <UART_SetConfig+0x4ac>
 801039a:	6a3b      	ldr	r3, [r7, #32]
 801039c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80103a0:	d212      	bcs.n	80103c8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80103a2:	6a3b      	ldr	r3, [r7, #32]
 80103a4:	b29b      	uxth	r3, r3
 80103a6:	f023 030f 	bic.w	r3, r3, #15
 80103aa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80103ac:	6a3b      	ldr	r3, [r7, #32]
 80103ae:	085b      	lsrs	r3, r3, #1
 80103b0:	b29b      	uxth	r3, r3
 80103b2:	f003 0307 	and.w	r3, r3, #7
 80103b6:	b29a      	uxth	r2, r3
 80103b8:	8bfb      	ldrh	r3, [r7, #30]
 80103ba:	4313      	orrs	r3, r2
 80103bc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	8bfa      	ldrh	r2, [r7, #30]
 80103c4:	60da      	str	r2, [r3, #12]
 80103c6:	e05b      	b.n	8010480 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80103c8:	2301      	movs	r3, #1
 80103ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80103ce:	e057      	b.n	8010480 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80103d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80103d4:	2b08      	cmp	r3, #8
 80103d6:	d828      	bhi.n	801042a <UART_SetConfig+0x50e>
 80103d8:	a201      	add	r2, pc, #4	@ (adr r2, 80103e0 <UART_SetConfig+0x4c4>)
 80103da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103de:	bf00      	nop
 80103e0:	08010405 	.word	0x08010405
 80103e4:	0801040d 	.word	0x0801040d
 80103e8:	08010415 	.word	0x08010415
 80103ec:	0801042b 	.word	0x0801042b
 80103f0:	0801041b 	.word	0x0801041b
 80103f4:	0801042b 	.word	0x0801042b
 80103f8:	0801042b 	.word	0x0801042b
 80103fc:	0801042b 	.word	0x0801042b
 8010400:	08010423 	.word	0x08010423
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010404:	f7fe f94a 	bl	800e69c <HAL_RCC_GetPCLK1Freq>
 8010408:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801040a:	e014      	b.n	8010436 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801040c:	f7fe f95c 	bl	800e6c8 <HAL_RCC_GetPCLK2Freq>
 8010410:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010412:	e010      	b.n	8010436 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010414:	4b26      	ldr	r3, [pc, #152]	@ (80104b0 <UART_SetConfig+0x594>)
 8010416:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010418:	e00d      	b.n	8010436 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801041a:	f7fe f8d1 	bl	800e5c0 <HAL_RCC_GetSysClockFreq>
 801041e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010420:	e009      	b.n	8010436 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010422:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010426:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010428:	e005      	b.n	8010436 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 801042a:	2300      	movs	r3, #0
 801042c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801042e:	2301      	movs	r3, #1
 8010430:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010434:	bf00      	nop
    }

    if (pclk != 0U)
 8010436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010438:	2b00      	cmp	r3, #0
 801043a:	d021      	beq.n	8010480 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010440:	4a1a      	ldr	r2, [pc, #104]	@ (80104ac <UART_SetConfig+0x590>)
 8010442:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010446:	461a      	mov	r2, r3
 8010448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801044a:	fbb3 f2f2 	udiv	r2, r3, r2
 801044e:	697b      	ldr	r3, [r7, #20]
 8010450:	685b      	ldr	r3, [r3, #4]
 8010452:	085b      	lsrs	r3, r3, #1
 8010454:	441a      	add	r2, r3
 8010456:	697b      	ldr	r3, [r7, #20]
 8010458:	685b      	ldr	r3, [r3, #4]
 801045a:	fbb2 f3f3 	udiv	r3, r2, r3
 801045e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010460:	6a3b      	ldr	r3, [r7, #32]
 8010462:	2b0f      	cmp	r3, #15
 8010464:	d909      	bls.n	801047a <UART_SetConfig+0x55e>
 8010466:	6a3b      	ldr	r3, [r7, #32]
 8010468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801046c:	d205      	bcs.n	801047a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801046e:	6a3b      	ldr	r3, [r7, #32]
 8010470:	b29a      	uxth	r2, r3
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	60da      	str	r2, [r3, #12]
 8010478:	e002      	b.n	8010480 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 801047a:	2301      	movs	r3, #1
 801047c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010480:	697b      	ldr	r3, [r7, #20]
 8010482:	2201      	movs	r2, #1
 8010484:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010488:	697b      	ldr	r3, [r7, #20]
 801048a:	2201      	movs	r2, #1
 801048c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010490:	697b      	ldr	r3, [r7, #20]
 8010492:	2200      	movs	r2, #0
 8010494:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010496:	697b      	ldr	r3, [r7, #20]
 8010498:	2200      	movs	r2, #0
 801049a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801049c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3730      	adds	r7, #48	@ 0x30
 80104a4:	46bd      	mov	sp, r7
 80104a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80104aa:	bf00      	nop
 80104ac:	0801cf20 	.word	0x0801cf20
 80104b0:	00f42400 	.word	0x00f42400

080104b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104c0:	f003 0308 	and.w	r3, r3, #8
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d00a      	beq.n	80104de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	685b      	ldr	r3, [r3, #4]
 80104ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	430a      	orrs	r2, r1
 80104dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104e2:	f003 0301 	and.w	r3, r3, #1
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d00a      	beq.n	8010500 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	685b      	ldr	r3, [r3, #4]
 80104f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	430a      	orrs	r2, r1
 80104fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010504:	f003 0302 	and.w	r3, r3, #2
 8010508:	2b00      	cmp	r3, #0
 801050a:	d00a      	beq.n	8010522 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	685b      	ldr	r3, [r3, #4]
 8010512:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	681b      	ldr	r3, [r3, #0]
 801051e:	430a      	orrs	r2, r1
 8010520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010526:	f003 0304 	and.w	r3, r3, #4
 801052a:	2b00      	cmp	r3, #0
 801052c:	d00a      	beq.n	8010544 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	685b      	ldr	r3, [r3, #4]
 8010534:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	430a      	orrs	r2, r1
 8010542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010548:	f003 0310 	and.w	r3, r3, #16
 801054c:	2b00      	cmp	r3, #0
 801054e:	d00a      	beq.n	8010566 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	689b      	ldr	r3, [r3, #8]
 8010556:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	430a      	orrs	r2, r1
 8010564:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801056a:	f003 0320 	and.w	r3, r3, #32
 801056e:	2b00      	cmp	r3, #0
 8010570:	d00a      	beq.n	8010588 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	689b      	ldr	r3, [r3, #8]
 8010578:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	430a      	orrs	r2, r1
 8010586:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801058c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010590:	2b00      	cmp	r3, #0
 8010592:	d01a      	beq.n	80105ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	685b      	ldr	r3, [r3, #4]
 801059a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	430a      	orrs	r2, r1
 80105a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105b2:	d10a      	bne.n	80105ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	685b      	ldr	r3, [r3, #4]
 80105ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	430a      	orrs	r2, r1
 80105c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d00a      	beq.n	80105ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	685b      	ldr	r3, [r3, #4]
 80105dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	430a      	orrs	r2, r1
 80105ea:	605a      	str	r2, [r3, #4]
  }
}
 80105ec:	bf00      	nop
 80105ee:	370c      	adds	r7, #12
 80105f0:	46bd      	mov	sp, r7
 80105f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f6:	4770      	bx	lr

080105f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b098      	sub	sp, #96	@ 0x60
 80105fc:	af02      	add	r7, sp, #8
 80105fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	2200      	movs	r2, #0
 8010604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010608:	f7f8 f9c0 	bl	800898c <HAL_GetTick>
 801060c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	f003 0308 	and.w	r3, r3, #8
 8010618:	2b08      	cmp	r3, #8
 801061a:	d12f      	bne.n	801067c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801061c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010620:	9300      	str	r3, [sp, #0]
 8010622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010624:	2200      	movs	r2, #0
 8010626:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801062a:	6878      	ldr	r0, [r7, #4]
 801062c:	f000 f88e 	bl	801074c <UART_WaitOnFlagUntilTimeout>
 8010630:	4603      	mov	r3, r0
 8010632:	2b00      	cmp	r3, #0
 8010634:	d022      	beq.n	801067c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801063c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801063e:	e853 3f00 	ldrex	r3, [r3]
 8010642:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801064a:	653b      	str	r3, [r7, #80]	@ 0x50
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	461a      	mov	r2, r3
 8010652:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010654:	647b      	str	r3, [r7, #68]	@ 0x44
 8010656:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010658:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801065a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801065c:	e841 2300 	strex	r3, r2, [r1]
 8010660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010664:	2b00      	cmp	r3, #0
 8010666:	d1e6      	bne.n	8010636 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2220      	movs	r2, #32
 801066c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	2200      	movs	r2, #0
 8010674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010678:	2303      	movs	r3, #3
 801067a:	e063      	b.n	8010744 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f003 0304 	and.w	r3, r3, #4
 8010686:	2b04      	cmp	r3, #4
 8010688:	d149      	bne.n	801071e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801068a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801068e:	9300      	str	r3, [sp, #0]
 8010690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010692:	2200      	movs	r2, #0
 8010694:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010698:	6878      	ldr	r0, [r7, #4]
 801069a:	f000 f857 	bl	801074c <UART_WaitOnFlagUntilTimeout>
 801069e:	4603      	mov	r3, r0
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d03c      	beq.n	801071e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106ac:	e853 3f00 	ldrex	r3, [r3]
 80106b0:	623b      	str	r3, [r7, #32]
   return(result);
 80106b2:	6a3b      	ldr	r3, [r7, #32]
 80106b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80106b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	461a      	mov	r2, r3
 80106c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80106c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80106c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106ca:	e841 2300 	strex	r3, r2, [r1]
 80106ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80106d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d1e6      	bne.n	80106a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	3308      	adds	r3, #8
 80106dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106de:	693b      	ldr	r3, [r7, #16]
 80106e0:	e853 3f00 	ldrex	r3, [r3]
 80106e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	f023 0301 	bic.w	r3, r3, #1
 80106ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	3308      	adds	r3, #8
 80106f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106f6:	61fa      	str	r2, [r7, #28]
 80106f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106fa:	69b9      	ldr	r1, [r7, #24]
 80106fc:	69fa      	ldr	r2, [r7, #28]
 80106fe:	e841 2300 	strex	r3, r2, [r1]
 8010702:	617b      	str	r3, [r7, #20]
   return(result);
 8010704:	697b      	ldr	r3, [r7, #20]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1e5      	bne.n	80106d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	2220      	movs	r2, #32
 801070e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	2200      	movs	r2, #0
 8010716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801071a:	2303      	movs	r3, #3
 801071c:	e012      	b.n	8010744 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	2220      	movs	r2, #32
 8010722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2220      	movs	r2, #32
 801072a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	2200      	movs	r2, #0
 8010732:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	2200      	movs	r2, #0
 8010738:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2200      	movs	r2, #0
 801073e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010742:	2300      	movs	r3, #0
}
 8010744:	4618      	mov	r0, r3
 8010746:	3758      	adds	r7, #88	@ 0x58
 8010748:	46bd      	mov	sp, r7
 801074a:	bd80      	pop	{r7, pc}

0801074c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b084      	sub	sp, #16
 8010750:	af00      	add	r7, sp, #0
 8010752:	60f8      	str	r0, [r7, #12]
 8010754:	60b9      	str	r1, [r7, #8]
 8010756:	603b      	str	r3, [r7, #0]
 8010758:	4613      	mov	r3, r2
 801075a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801075c:	e04f      	b.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801075e:	69bb      	ldr	r3, [r7, #24]
 8010760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010764:	d04b      	beq.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010766:	f7f8 f911 	bl	800898c <HAL_GetTick>
 801076a:	4602      	mov	r2, r0
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	1ad3      	subs	r3, r2, r3
 8010770:	69ba      	ldr	r2, [r7, #24]
 8010772:	429a      	cmp	r2, r3
 8010774:	d302      	bcc.n	801077c <UART_WaitOnFlagUntilTimeout+0x30>
 8010776:	69bb      	ldr	r3, [r7, #24]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d101      	bne.n	8010780 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801077c:	2303      	movs	r3, #3
 801077e:	e04e      	b.n	801081e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	f003 0304 	and.w	r3, r3, #4
 801078a:	2b00      	cmp	r3, #0
 801078c:	d037      	beq.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
 801078e:	68bb      	ldr	r3, [r7, #8]
 8010790:	2b80      	cmp	r3, #128	@ 0x80
 8010792:	d034      	beq.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	2b40      	cmp	r3, #64	@ 0x40
 8010798:	d031      	beq.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	69db      	ldr	r3, [r3, #28]
 80107a0:	f003 0308 	and.w	r3, r3, #8
 80107a4:	2b08      	cmp	r3, #8
 80107a6:	d110      	bne.n	80107ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	2208      	movs	r2, #8
 80107ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80107b0:	68f8      	ldr	r0, [r7, #12]
 80107b2:	f000 f920 	bl	80109f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	2208      	movs	r2, #8
 80107ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	2200      	movs	r2, #0
 80107c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80107c6:	2301      	movs	r3, #1
 80107c8:	e029      	b.n	801081e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	69db      	ldr	r3, [r3, #28]
 80107d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80107d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80107d8:	d111      	bne.n	80107fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80107e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80107e4:	68f8      	ldr	r0, [r7, #12]
 80107e6:	f000 f906 	bl	80109f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	2220      	movs	r2, #32
 80107ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	2200      	movs	r2, #0
 80107f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80107fa:	2303      	movs	r3, #3
 80107fc:	e00f      	b.n	801081e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	69da      	ldr	r2, [r3, #28]
 8010804:	68bb      	ldr	r3, [r7, #8]
 8010806:	4013      	ands	r3, r2
 8010808:	68ba      	ldr	r2, [r7, #8]
 801080a:	429a      	cmp	r2, r3
 801080c:	bf0c      	ite	eq
 801080e:	2301      	moveq	r3, #1
 8010810:	2300      	movne	r3, #0
 8010812:	b2db      	uxtb	r3, r3
 8010814:	461a      	mov	r2, r3
 8010816:	79fb      	ldrb	r3, [r7, #7]
 8010818:	429a      	cmp	r2, r3
 801081a:	d0a0      	beq.n	801075e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801081c:	2300      	movs	r3, #0
}
 801081e:	4618      	mov	r0, r3
 8010820:	3710      	adds	r7, #16
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
	...

08010828 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b096      	sub	sp, #88	@ 0x58
 801082c:	af00      	add	r7, sp, #0
 801082e:	60f8      	str	r0, [r7, #12]
 8010830:	60b9      	str	r1, [r7, #8]
 8010832:	4613      	mov	r3, r2
 8010834:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	68ba      	ldr	r2, [r7, #8]
 801083a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	88fa      	ldrh	r2, [r7, #6]
 8010840:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	2200      	movs	r2, #0
 8010848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2222      	movs	r2, #34	@ 0x22
 8010850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801085a:	2b00      	cmp	r3, #0
 801085c:	d02d      	beq.n	80108ba <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010864:	4a40      	ldr	r2, [pc, #256]	@ (8010968 <UART_Start_Receive_DMA+0x140>)
 8010866:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801086e:	4a3f      	ldr	r2, [pc, #252]	@ (801096c <UART_Start_Receive_DMA+0x144>)
 8010870:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010878:	4a3d      	ldr	r2, [pc, #244]	@ (8010970 <UART_Start_Receive_DMA+0x148>)
 801087a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010882:	2200      	movs	r2, #0
 8010884:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	3324      	adds	r3, #36	@ 0x24
 8010892:	4619      	mov	r1, r3
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010898:	461a      	mov	r2, r3
 801089a:	88fb      	ldrh	r3, [r7, #6]
 801089c:	f7fa f902 	bl	800aaa4 <HAL_DMA_Start_IT>
 80108a0:	4603      	mov	r3, r0
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d009      	beq.n	80108ba <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	2210      	movs	r2, #16
 80108aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	2220      	movs	r2, #32
 80108b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80108b6:	2301      	movs	r3, #1
 80108b8:	e051      	b.n	801095e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	691b      	ldr	r3, [r3, #16]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d018      	beq.n	80108f4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108ca:	e853 3f00 	ldrex	r3, [r3]
 80108ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80108d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80108d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	461a      	mov	r2, r3
 80108de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80108e2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80108e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80108e8:	e841 2300 	strex	r3, r2, [r1]
 80108ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80108ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d1e6      	bne.n	80108c2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	3308      	adds	r3, #8
 80108fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108fe:	e853 3f00 	ldrex	r3, [r3]
 8010902:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010906:	f043 0301 	orr.w	r3, r3, #1
 801090a:	653b      	str	r3, [r7, #80]	@ 0x50
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	3308      	adds	r3, #8
 8010912:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010914:	637a      	str	r2, [r7, #52]	@ 0x34
 8010916:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010918:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801091a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801091c:	e841 2300 	strex	r3, r2, [r1]
 8010920:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010924:	2b00      	cmp	r3, #0
 8010926:	d1e5      	bne.n	80108f4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	3308      	adds	r3, #8
 801092e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	e853 3f00 	ldrex	r3, [r3]
 8010936:	613b      	str	r3, [r7, #16]
   return(result);
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801093e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	3308      	adds	r3, #8
 8010946:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010948:	623a      	str	r2, [r7, #32]
 801094a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801094c:	69f9      	ldr	r1, [r7, #28]
 801094e:	6a3a      	ldr	r2, [r7, #32]
 8010950:	e841 2300 	strex	r3, r2, [r1]
 8010954:	61bb      	str	r3, [r7, #24]
   return(result);
 8010956:	69bb      	ldr	r3, [r7, #24]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d1e5      	bne.n	8010928 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 801095c:	2300      	movs	r3, #0
}
 801095e:	4618      	mov	r0, r3
 8010960:	3758      	adds	r7, #88	@ 0x58
 8010962:	46bd      	mov	sp, r7
 8010964:	bd80      	pop	{r7, pc}
 8010966:	bf00      	nop
 8010968:	08010b79 	.word	0x08010b79
 801096c:	08010ca5 	.word	0x08010ca5
 8010970:	08010ce3 	.word	0x08010ce3

08010974 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010974:	b480      	push	{r7}
 8010976:	b08f      	sub	sp, #60	@ 0x3c
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010982:	6a3b      	ldr	r3, [r7, #32]
 8010984:	e853 3f00 	ldrex	r3, [r3]
 8010988:	61fb      	str	r3, [r7, #28]
   return(result);
 801098a:	69fb      	ldr	r3, [r7, #28]
 801098c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010990:	637b      	str	r3, [r7, #52]	@ 0x34
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	461a      	mov	r2, r3
 8010998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801099a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801099c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801099e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80109a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80109a2:	e841 2300 	strex	r3, r2, [r1]
 80109a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80109a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d1e6      	bne.n	801097c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	3308      	adds	r3, #8
 80109b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	e853 3f00 	ldrex	r3, [r3]
 80109bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80109c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	3308      	adds	r3, #8
 80109cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109ce:	61ba      	str	r2, [r7, #24]
 80109d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109d2:	6979      	ldr	r1, [r7, #20]
 80109d4:	69ba      	ldr	r2, [r7, #24]
 80109d6:	e841 2300 	strex	r3, r2, [r1]
 80109da:	613b      	str	r3, [r7, #16]
   return(result);
 80109dc:	693b      	ldr	r3, [r7, #16]
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d1e5      	bne.n	80109ae <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	2220      	movs	r2, #32
 80109e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80109ea:	bf00      	nop
 80109ec:	373c      	adds	r7, #60	@ 0x3c
 80109ee:	46bd      	mov	sp, r7
 80109f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f4:	4770      	bx	lr

080109f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80109f6:	b480      	push	{r7}
 80109f8:	b095      	sub	sp, #84	@ 0x54
 80109fa:	af00      	add	r7, sp, #0
 80109fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a06:	e853 3f00 	ldrex	r3, [r3]
 8010a0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	461a      	mov	r2, r3
 8010a1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8010a1e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010a22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010a24:	e841 2300 	strex	r3, r2, [r1]
 8010a28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d1e6      	bne.n	80109fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	3308      	adds	r3, #8
 8010a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a38:	6a3b      	ldr	r3, [r7, #32]
 8010a3a:	e853 3f00 	ldrex	r3, [r3]
 8010a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8010a40:	69fb      	ldr	r3, [r7, #28]
 8010a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010a46:	f023 0301 	bic.w	r3, r3, #1
 8010a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	3308      	adds	r3, #8
 8010a52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010a5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a5c:	e841 2300 	strex	r3, r2, [r1]
 8010a60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d1e3      	bne.n	8010a30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010a6c:	2b01      	cmp	r3, #1
 8010a6e:	d118      	bne.n	8010aa2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	e853 3f00 	ldrex	r3, [r3]
 8010a7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8010a7e:	68bb      	ldr	r3, [r7, #8]
 8010a80:	f023 0310 	bic.w	r3, r3, #16
 8010a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	461a      	mov	r2, r3
 8010a8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010a8e:	61bb      	str	r3, [r7, #24]
 8010a90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a92:	6979      	ldr	r1, [r7, #20]
 8010a94:	69ba      	ldr	r2, [r7, #24]
 8010a96:	e841 2300 	strex	r3, r2, [r1]
 8010a9a:	613b      	str	r3, [r7, #16]
   return(result);
 8010a9c:	693b      	ldr	r3, [r7, #16]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d1e6      	bne.n	8010a70 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	2220      	movs	r2, #32
 8010aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2200      	movs	r2, #0
 8010aae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010ab6:	bf00      	nop
 8010ab8:	3754      	adds	r7, #84	@ 0x54
 8010aba:	46bd      	mov	sp, r7
 8010abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac0:	4770      	bx	lr

08010ac2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010ac2:	b580      	push	{r7, lr}
 8010ac4:	b090      	sub	sp, #64	@ 0x40
 8010ac6:	af00      	add	r7, sp, #0
 8010ac8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ace:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	f003 0320 	and.w	r3, r3, #32
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d137      	bne.n	8010b4e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8010ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	3308      	adds	r3, #8
 8010aec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010af0:	e853 3f00 	ldrex	r3, [r3]
 8010af4:	623b      	str	r3, [r7, #32]
   return(result);
 8010af6:	6a3b      	ldr	r3, [r7, #32]
 8010af8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010afc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	3308      	adds	r3, #8
 8010b04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b06:	633a      	str	r2, [r7, #48]	@ 0x30
 8010b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b0e:	e841 2300 	strex	r3, r2, [r1]
 8010b12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d1e5      	bne.n	8010ae6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b20:	693b      	ldr	r3, [r7, #16]
 8010b22:	e853 3f00 	ldrex	r3, [r3]
 8010b26:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	461a      	mov	r2, r3
 8010b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b38:	61fb      	str	r3, [r7, #28]
 8010b3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b3c:	69b9      	ldr	r1, [r7, #24]
 8010b3e:	69fa      	ldr	r2, [r7, #28]
 8010b40:	e841 2300 	strex	r3, r2, [r1]
 8010b44:	617b      	str	r3, [r7, #20]
   return(result);
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d1e6      	bne.n	8010b1a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b4c:	e002      	b.n	8010b54 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010b4e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010b50:	f7ff f9bc 	bl	800fecc <HAL_UART_TxCpltCallback>
}
 8010b54:	bf00      	nop
 8010b56:	3740      	adds	r7, #64	@ 0x40
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	bd80      	pop	{r7, pc}

08010b5c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b084      	sub	sp, #16
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b68:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010b6a:	68f8      	ldr	r0, [r7, #12]
 8010b6c:	f7ff f9b8 	bl	800fee0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010b70:	bf00      	nop
 8010b72:	3710      	adds	r7, #16
 8010b74:	46bd      	mov	sp, r7
 8010b76:	bd80      	pop	{r7, pc}

08010b78 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b09c      	sub	sp, #112	@ 0x70
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b84:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	f003 0320 	and.w	r3, r3, #32
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d171      	bne.n	8010c78 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b96:	2200      	movs	r2, #0
 8010b98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ba4:	e853 3f00 	ldrex	r3, [r3]
 8010ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010bac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010bb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	461a      	mov	r2, r3
 8010bb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010bba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010bbc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bbe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010bc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010bc2:	e841 2300 	strex	r3, r2, [r1]
 8010bc6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d1e6      	bne.n	8010b9c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010bce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	3308      	adds	r3, #8
 8010bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bd8:	e853 3f00 	ldrex	r3, [r3]
 8010bdc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010be0:	f023 0301 	bic.w	r3, r3, #1
 8010be4:	667b      	str	r3, [r7, #100]	@ 0x64
 8010be6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	3308      	adds	r3, #8
 8010bec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010bee:	647a      	str	r2, [r7, #68]	@ 0x44
 8010bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010bf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010bf6:	e841 2300 	strex	r3, r2, [r1]
 8010bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d1e5      	bne.n	8010bce <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	3308      	adds	r3, #8
 8010c08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c0c:	e853 3f00 	ldrex	r3, [r3]
 8010c10:	623b      	str	r3, [r7, #32]
   return(result);
 8010c12:	6a3b      	ldr	r3, [r7, #32]
 8010c14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c18:	663b      	str	r3, [r7, #96]	@ 0x60
 8010c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	3308      	adds	r3, #8
 8010c20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010c22:	633a      	str	r2, [r7, #48]	@ 0x30
 8010c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c2a:	e841 2300 	strex	r3, r2, [r1]
 8010c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d1e5      	bne.n	8010c02 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010c36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c38:	2220      	movs	r2, #32
 8010c3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010c3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010c42:	2b01      	cmp	r3, #1
 8010c44:	d118      	bne.n	8010c78 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010c46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c4c:	693b      	ldr	r3, [r7, #16]
 8010c4e:	e853 3f00 	ldrex	r3, [r3]
 8010c52:	60fb      	str	r3, [r7, #12]
   return(result);
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	f023 0310 	bic.w	r3, r3, #16
 8010c5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010c5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	461a      	mov	r2, r3
 8010c62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010c64:	61fb      	str	r3, [r7, #28]
 8010c66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c68:	69b9      	ldr	r1, [r7, #24]
 8010c6a:	69fa      	ldr	r2, [r7, #28]
 8010c6c:	e841 2300 	strex	r3, r2, [r1]
 8010c70:	617b      	str	r3, [r7, #20]
   return(result);
 8010c72:	697b      	ldr	r3, [r7, #20]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1e6      	bne.n	8010c46 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010c7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010c82:	2b01      	cmp	r3, #1
 8010c84:	d107      	bne.n	8010c96 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010c88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010c8c:	4619      	mov	r1, r3
 8010c8e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010c90:	f7f6 fdc4 	bl	800781c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010c94:	e002      	b.n	8010c9c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010c96:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010c98:	f7ff f92c 	bl	800fef4 <HAL_UART_RxCpltCallback>
}
 8010c9c:	bf00      	nop
 8010c9e:	3770      	adds	r7, #112	@ 0x70
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}

08010ca4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b084      	sub	sp, #16
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cb0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	2201      	movs	r2, #1
 8010cb6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010cbc:	2b01      	cmp	r3, #1
 8010cbe:	d109      	bne.n	8010cd4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010cc6:	085b      	lsrs	r3, r3, #1
 8010cc8:	b29b      	uxth	r3, r3
 8010cca:	4619      	mov	r1, r3
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f7f6 fda5 	bl	800781c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010cd2:	e002      	b.n	8010cda <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010cd4:	68f8      	ldr	r0, [r7, #12]
 8010cd6:	f7ff f917 	bl	800ff08 <HAL_UART_RxHalfCpltCallback>
}
 8010cda:	bf00      	nop
 8010cdc:	3710      	adds	r7, #16
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}

08010ce2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010ce2:	b580      	push	{r7, lr}
 8010ce4:	b086      	sub	sp, #24
 8010ce6:	af00      	add	r7, sp, #0
 8010ce8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010cf0:	697b      	ldr	r3, [r7, #20]
 8010cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010cf6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010cf8:	697b      	ldr	r3, [r7, #20]
 8010cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010cfe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	689b      	ldr	r3, [r3, #8]
 8010d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d0a:	2b80      	cmp	r3, #128	@ 0x80
 8010d0c:	d109      	bne.n	8010d22 <UART_DMAError+0x40>
 8010d0e:	693b      	ldr	r3, [r7, #16]
 8010d10:	2b21      	cmp	r3, #33	@ 0x21
 8010d12:	d106      	bne.n	8010d22 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010d14:	697b      	ldr	r3, [r7, #20]
 8010d16:	2200      	movs	r2, #0
 8010d18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010d1c:	6978      	ldr	r0, [r7, #20]
 8010d1e:	f7ff fe29 	bl	8010974 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d2c:	2b40      	cmp	r3, #64	@ 0x40
 8010d2e:	d109      	bne.n	8010d44 <UART_DMAError+0x62>
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	2b22      	cmp	r3, #34	@ 0x22
 8010d34:	d106      	bne.n	8010d44 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	2200      	movs	r2, #0
 8010d3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010d3e:	6978      	ldr	r0, [r7, #20]
 8010d40:	f7ff fe59 	bl	80109f6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010d44:	697b      	ldr	r3, [r7, #20]
 8010d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010d4a:	f043 0210 	orr.w	r2, r3, #16
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010d54:	6978      	ldr	r0, [r7, #20]
 8010d56:	f7f6 feb5 	bl	8007ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010d5a:	bf00      	nop
 8010d5c:	3718      	adds	r7, #24
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}

08010d62 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010d62:	b580      	push	{r7, lr}
 8010d64:	b084      	sub	sp, #16
 8010d66:	af00      	add	r7, sp, #0
 8010d68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	2200      	movs	r2, #0
 8010d74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010d78:	68f8      	ldr	r0, [r7, #12]
 8010d7a:	f7f6 fea3 	bl	8007ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010d7e:	bf00      	nop
 8010d80:	3710      	adds	r7, #16
 8010d82:	46bd      	mov	sp, r7
 8010d84:	bd80      	pop	{r7, pc}

08010d86 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010d86:	b580      	push	{r7, lr}
 8010d88:	b088      	sub	sp, #32
 8010d8a:	af00      	add	r7, sp, #0
 8010d8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	e853 3f00 	ldrex	r3, [r3]
 8010d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d9c:	68bb      	ldr	r3, [r7, #8]
 8010d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010da2:	61fb      	str	r3, [r7, #28]
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	461a      	mov	r2, r3
 8010daa:	69fb      	ldr	r3, [r7, #28]
 8010dac:	61bb      	str	r3, [r7, #24]
 8010dae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010db0:	6979      	ldr	r1, [r7, #20]
 8010db2:	69ba      	ldr	r2, [r7, #24]
 8010db4:	e841 2300 	strex	r3, r2, [r1]
 8010db8:	613b      	str	r3, [r7, #16]
   return(result);
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d1e6      	bne.n	8010d8e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	2220      	movs	r2, #32
 8010dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	2200      	movs	r2, #0
 8010dcc:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010dce:	6878      	ldr	r0, [r7, #4]
 8010dd0:	f7ff f87c 	bl	800fecc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010dd4:	bf00      	nop
 8010dd6:	3720      	adds	r7, #32
 8010dd8:	46bd      	mov	sp, r7
 8010dda:	bd80      	pop	{r7, pc}

08010ddc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010ddc:	b480      	push	{r7}
 8010dde:	b083      	sub	sp, #12
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010de4:	bf00      	nop
 8010de6:	370c      	adds	r7, #12
 8010de8:	46bd      	mov	sp, r7
 8010dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dee:	4770      	bx	lr

08010df0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010df0:	b480      	push	{r7}
 8010df2:	b083      	sub	sp, #12
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010df8:	bf00      	nop
 8010dfa:	370c      	adds	r7, #12
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e02:	4770      	bx	lr

08010e04 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010e04:	b480      	push	{r7}
 8010e06:	b083      	sub	sp, #12
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010e0c:	bf00      	nop
 8010e0e:	370c      	adds	r7, #12
 8010e10:	46bd      	mov	sp, r7
 8010e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e16:	4770      	bx	lr

08010e18 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010e18:	b480      	push	{r7}
 8010e1a:	b085      	sub	sp, #20
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010e26:	2b01      	cmp	r3, #1
 8010e28:	d101      	bne.n	8010e2e <HAL_UARTEx_DisableFifoMode+0x16>
 8010e2a:	2302      	movs	r3, #2
 8010e2c:	e027      	b.n	8010e7e <HAL_UARTEx_DisableFifoMode+0x66>
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2201      	movs	r2, #1
 8010e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2224      	movs	r2, #36	@ 0x24
 8010e3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	681a      	ldr	r2, [r3, #0]
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	f022 0201 	bic.w	r2, r2, #1
 8010e54:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010e5c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	2200      	movs	r2, #0
 8010e62:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	68fa      	ldr	r2, [r7, #12]
 8010e6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2220      	movs	r2, #32
 8010e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2200      	movs	r2, #0
 8010e78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010e7c:	2300      	movs	r3, #0
}
 8010e7e:	4618      	mov	r0, r3
 8010e80:	3714      	adds	r7, #20
 8010e82:	46bd      	mov	sp, r7
 8010e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e88:	4770      	bx	lr

08010e8a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010e8a:	b580      	push	{r7, lr}
 8010e8c:	b084      	sub	sp, #16
 8010e8e:	af00      	add	r7, sp, #0
 8010e90:	6078      	str	r0, [r7, #4]
 8010e92:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010e9a:	2b01      	cmp	r3, #1
 8010e9c:	d101      	bne.n	8010ea2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010e9e:	2302      	movs	r3, #2
 8010ea0:	e02d      	b.n	8010efe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	2201      	movs	r2, #1
 8010ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	2224      	movs	r2, #36	@ 0x24
 8010eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	681a      	ldr	r2, [r3, #0]
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	f022 0201 	bic.w	r2, r2, #1
 8010ec8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	689b      	ldr	r3, [r3, #8]
 8010ed0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	683a      	ldr	r2, [r7, #0]
 8010eda:	430a      	orrs	r2, r1
 8010edc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f000 f8a4 	bl	801102c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	68fa      	ldr	r2, [r7, #12]
 8010eea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2220      	movs	r2, #32
 8010ef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010efc:	2300      	movs	r3, #0
}
 8010efe:	4618      	mov	r0, r3
 8010f00:	3710      	adds	r7, #16
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}

08010f06 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010f06:	b580      	push	{r7, lr}
 8010f08:	b084      	sub	sp, #16
 8010f0a:	af00      	add	r7, sp, #0
 8010f0c:	6078      	str	r0, [r7, #4]
 8010f0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010f16:	2b01      	cmp	r3, #1
 8010f18:	d101      	bne.n	8010f1e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010f1a:	2302      	movs	r3, #2
 8010f1c:	e02d      	b.n	8010f7a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2201      	movs	r2, #1
 8010f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	2224      	movs	r2, #36	@ 0x24
 8010f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	681a      	ldr	r2, [r3, #0]
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f022 0201 	bic.w	r2, r2, #1
 8010f44:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	689b      	ldr	r3, [r3, #8]
 8010f4c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	683a      	ldr	r2, [r7, #0]
 8010f56:	430a      	orrs	r2, r1
 8010f58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010f5a:	6878      	ldr	r0, [r7, #4]
 8010f5c:	f000 f866 	bl	801102c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	68fa      	ldr	r2, [r7, #12]
 8010f66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2220      	movs	r2, #32
 8010f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	2200      	movs	r2, #0
 8010f74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010f78:	2300      	movs	r3, #0
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3710      	adds	r7, #16
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}

08010f82 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010f82:	b580      	push	{r7, lr}
 8010f84:	b08c      	sub	sp, #48	@ 0x30
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	60f8      	str	r0, [r7, #12]
 8010f8a:	60b9      	str	r1, [r7, #8]
 8010f8c:	4613      	mov	r3, r2
 8010f8e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010f96:	2b20      	cmp	r3, #32
 8010f98:	d142      	bne.n	8011020 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8010f9a:	68bb      	ldr	r3, [r7, #8]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d002      	beq.n	8010fa6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010fa0:	88fb      	ldrh	r3, [r7, #6]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d101      	bne.n	8010faa <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8010fa6:	2301      	movs	r3, #1
 8010fa8:	e03b      	b.n	8011022 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	2201      	movs	r2, #1
 8010fae:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8010fb6:	88fb      	ldrh	r3, [r7, #6]
 8010fb8:	461a      	mov	r2, r3
 8010fba:	68b9      	ldr	r1, [r7, #8]
 8010fbc:	68f8      	ldr	r0, [r7, #12]
 8010fbe:	f7ff fc33 	bl	8010828 <UART_Start_Receive_DMA>
 8010fc2:	4603      	mov	r3, r0
 8010fc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8010fc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d124      	bne.n	801101a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010fd4:	2b01      	cmp	r3, #1
 8010fd6:	d11d      	bne.n	8011014 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	2210      	movs	r2, #16
 8010fde:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fe6:	69bb      	ldr	r3, [r7, #24]
 8010fe8:	e853 3f00 	ldrex	r3, [r3]
 8010fec:	617b      	str	r3, [r7, #20]
   return(result);
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	f043 0310 	orr.w	r3, r3, #16
 8010ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	461a      	mov	r2, r3
 8010ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ffe:	627b      	str	r3, [r7, #36]	@ 0x24
 8011000:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011002:	6a39      	ldr	r1, [r7, #32]
 8011004:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011006:	e841 2300 	strex	r3, r2, [r1]
 801100a:	61fb      	str	r3, [r7, #28]
   return(result);
 801100c:	69fb      	ldr	r3, [r7, #28]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d1e6      	bne.n	8010fe0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011012:	e002      	b.n	801101a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011014:	2301      	movs	r3, #1
 8011016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 801101a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801101e:	e000      	b.n	8011022 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8011020:	2302      	movs	r3, #2
  }
}
 8011022:	4618      	mov	r0, r3
 8011024:	3730      	adds	r7, #48	@ 0x30
 8011026:	46bd      	mov	sp, r7
 8011028:	bd80      	pop	{r7, pc}
	...

0801102c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801102c:	b480      	push	{r7}
 801102e:	b085      	sub	sp, #20
 8011030:	af00      	add	r7, sp, #0
 8011032:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011038:	2b00      	cmp	r3, #0
 801103a:	d108      	bne.n	801104e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2201      	movs	r2, #1
 8011040:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	2201      	movs	r2, #1
 8011048:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801104c:	e031      	b.n	80110b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801104e:	2308      	movs	r3, #8
 8011050:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011052:	2308      	movs	r3, #8
 8011054:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	689b      	ldr	r3, [r3, #8]
 801105c:	0e5b      	lsrs	r3, r3, #25
 801105e:	b2db      	uxtb	r3, r3
 8011060:	f003 0307 	and.w	r3, r3, #7
 8011064:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	689b      	ldr	r3, [r3, #8]
 801106c:	0f5b      	lsrs	r3, r3, #29
 801106e:	b2db      	uxtb	r3, r3
 8011070:	f003 0307 	and.w	r3, r3, #7
 8011074:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011076:	7bbb      	ldrb	r3, [r7, #14]
 8011078:	7b3a      	ldrb	r2, [r7, #12]
 801107a:	4911      	ldr	r1, [pc, #68]	@ (80110c0 <UARTEx_SetNbDataToProcess+0x94>)
 801107c:	5c8a      	ldrb	r2, [r1, r2]
 801107e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011082:	7b3a      	ldrb	r2, [r7, #12]
 8011084:	490f      	ldr	r1, [pc, #60]	@ (80110c4 <UARTEx_SetNbDataToProcess+0x98>)
 8011086:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011088:	fb93 f3f2 	sdiv	r3, r3, r2
 801108c:	b29a      	uxth	r2, r3
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011094:	7bfb      	ldrb	r3, [r7, #15]
 8011096:	7b7a      	ldrb	r2, [r7, #13]
 8011098:	4909      	ldr	r1, [pc, #36]	@ (80110c0 <UARTEx_SetNbDataToProcess+0x94>)
 801109a:	5c8a      	ldrb	r2, [r1, r2]
 801109c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80110a0:	7b7a      	ldrb	r2, [r7, #13]
 80110a2:	4908      	ldr	r1, [pc, #32]	@ (80110c4 <UARTEx_SetNbDataToProcess+0x98>)
 80110a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80110a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80110aa:	b29a      	uxth	r2, r3
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80110b2:	bf00      	nop
 80110b4:	3714      	adds	r7, #20
 80110b6:	46bd      	mov	sp, r7
 80110b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110bc:	4770      	bx	lr
 80110be:	bf00      	nop
 80110c0:	0801cf38 	.word	0x0801cf38
 80110c4:	0801cf40 	.word	0x0801cf40

080110c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80110c8:	b480      	push	{r7}
 80110ca:	b085      	sub	sp, #20
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2200      	movs	r2, #0
 80110d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80110d8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80110dc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	b29a      	uxth	r2, r3
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80110e8:	2300      	movs	r3, #0
}
 80110ea:	4618      	mov	r0, r3
 80110ec:	3714      	adds	r7, #20
 80110ee:	46bd      	mov	sp, r7
 80110f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f4:	4770      	bx	lr

080110f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80110f6:	b480      	push	{r7}
 80110f8:	b085      	sub	sp, #20
 80110fa:	af00      	add	r7, sp, #0
 80110fc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80110fe:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8011102:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801110a:	b29a      	uxth	r2, r3
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	b29b      	uxth	r3, r3
 8011110:	43db      	mvns	r3, r3
 8011112:	b29b      	uxth	r3, r3
 8011114:	4013      	ands	r3, r2
 8011116:	b29a      	uxth	r2, r3
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801111e:	2300      	movs	r3, #0
}
 8011120:	4618      	mov	r0, r3
 8011122:	3714      	adds	r7, #20
 8011124:	46bd      	mov	sp, r7
 8011126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112a:	4770      	bx	lr

0801112c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 801112c:	b480      	push	{r7}
 801112e:	b085      	sub	sp, #20
 8011130:	af00      	add	r7, sp, #0
 8011132:	60f8      	str	r0, [r7, #12]
 8011134:	1d3b      	adds	r3, r7, #4
 8011136:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	2201      	movs	r2, #1
 801113e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	2200      	movs	r2, #0
 8011146:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	2200      	movs	r2, #0
 801114e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	2200      	movs	r2, #0
 8011156:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801115a:	2300      	movs	r3, #0
}
 801115c:	4618      	mov	r0, r3
 801115e:	3714      	adds	r7, #20
 8011160:	46bd      	mov	sp, r7
 8011162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011166:	4770      	bx	lr

08011168 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011168:	b480      	push	{r7}
 801116a:	b0a7      	sub	sp, #156	@ 0x9c
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
 8011170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8011172:	2300      	movs	r3, #0
 8011174:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8011178:	687a      	ldr	r2, [r7, #4]
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	781b      	ldrb	r3, [r3, #0]
 801117e:	009b      	lsls	r3, r3, #2
 8011180:	4413      	add	r3, r2
 8011182:	881b      	ldrh	r3, [r3, #0]
 8011184:	b29b      	uxth	r3, r3
 8011186:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801118a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801118e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8011192:	683b      	ldr	r3, [r7, #0]
 8011194:	78db      	ldrb	r3, [r3, #3]
 8011196:	2b03      	cmp	r3, #3
 8011198:	d81f      	bhi.n	80111da <USB_ActivateEndpoint+0x72>
 801119a:	a201      	add	r2, pc, #4	@ (adr r2, 80111a0 <USB_ActivateEndpoint+0x38>)
 801119c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111a0:	080111b1 	.word	0x080111b1
 80111a4:	080111cd 	.word	0x080111cd
 80111a8:	080111e3 	.word	0x080111e3
 80111ac:	080111bf 	.word	0x080111bf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80111b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80111b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80111b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80111bc:	e012      	b.n	80111e4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80111be:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80111c2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80111c6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80111ca:	e00b      	b.n	80111e4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80111cc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80111d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80111d4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80111d8:	e004      	b.n	80111e4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80111da:	2301      	movs	r3, #1
 80111dc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80111e0:	e000      	b.n	80111e4 <USB_ActivateEndpoint+0x7c>
      break;
 80111e2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80111e4:	687a      	ldr	r2, [r7, #4]
 80111e6:	683b      	ldr	r3, [r7, #0]
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	009b      	lsls	r3, r3, #2
 80111ec:	441a      	add	r2, r3
 80111ee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80111f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011202:	b29b      	uxth	r3, r3
 8011204:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8011206:	687a      	ldr	r2, [r7, #4]
 8011208:	683b      	ldr	r3, [r7, #0]
 801120a:	781b      	ldrb	r3, [r3, #0]
 801120c:	009b      	lsls	r3, r3, #2
 801120e:	4413      	add	r3, r2
 8011210:	881b      	ldrh	r3, [r3, #0]
 8011212:	b29b      	uxth	r3, r3
 8011214:	b21b      	sxth	r3, r3
 8011216:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801121a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801121e:	b21a      	sxth	r2, r3
 8011220:	683b      	ldr	r3, [r7, #0]
 8011222:	781b      	ldrb	r3, [r3, #0]
 8011224:	b21b      	sxth	r3, r3
 8011226:	4313      	orrs	r3, r2
 8011228:	b21b      	sxth	r3, r3
 801122a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 801122e:	687a      	ldr	r2, [r7, #4]
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	781b      	ldrb	r3, [r3, #0]
 8011234:	009b      	lsls	r3, r3, #2
 8011236:	441a      	add	r2, r3
 8011238:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 801123c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011240:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011244:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801124c:	b29b      	uxth	r3, r3
 801124e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	7b1b      	ldrb	r3, [r3, #12]
 8011254:	2b00      	cmp	r3, #0
 8011256:	f040 8180 	bne.w	801155a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801125a:	683b      	ldr	r3, [r7, #0]
 801125c:	785b      	ldrb	r3, [r3, #1]
 801125e:	2b00      	cmp	r3, #0
 8011260:	f000 8084 	beq.w	801136c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	61bb      	str	r3, [r7, #24]
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801126e:	b29b      	uxth	r3, r3
 8011270:	461a      	mov	r2, r3
 8011272:	69bb      	ldr	r3, [r7, #24]
 8011274:	4413      	add	r3, r2
 8011276:	61bb      	str	r3, [r7, #24]
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	781b      	ldrb	r3, [r3, #0]
 801127c:	00da      	lsls	r2, r3, #3
 801127e:	69bb      	ldr	r3, [r7, #24]
 8011280:	4413      	add	r3, r2
 8011282:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011286:	617b      	str	r3, [r7, #20]
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	88db      	ldrh	r3, [r3, #6]
 801128c:	085b      	lsrs	r3, r3, #1
 801128e:	b29b      	uxth	r3, r3
 8011290:	005b      	lsls	r3, r3, #1
 8011292:	b29a      	uxth	r2, r3
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011298:	687a      	ldr	r2, [r7, #4]
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	781b      	ldrb	r3, [r3, #0]
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	4413      	add	r3, r2
 80112a2:	881b      	ldrh	r3, [r3, #0]
 80112a4:	827b      	strh	r3, [r7, #18]
 80112a6:	8a7b      	ldrh	r3, [r7, #18]
 80112a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d01b      	beq.n	80112e8 <USB_ActivateEndpoint+0x180>
 80112b0:	687a      	ldr	r2, [r7, #4]
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	781b      	ldrb	r3, [r3, #0]
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	4413      	add	r3, r2
 80112ba:	881b      	ldrh	r3, [r3, #0]
 80112bc:	b29b      	uxth	r3, r3
 80112be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112c6:	823b      	strh	r3, [r7, #16]
 80112c8:	687a      	ldr	r2, [r7, #4]
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	781b      	ldrb	r3, [r3, #0]
 80112ce:	009b      	lsls	r3, r3, #2
 80112d0:	441a      	add	r2, r3
 80112d2:	8a3b      	ldrh	r3, [r7, #16]
 80112d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80112e4:	b29b      	uxth	r3, r3
 80112e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	78db      	ldrb	r3, [r3, #3]
 80112ec:	2b01      	cmp	r3, #1
 80112ee:	d020      	beq.n	8011332 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80112f0:	687a      	ldr	r2, [r7, #4]
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	781b      	ldrb	r3, [r3, #0]
 80112f6:	009b      	lsls	r3, r3, #2
 80112f8:	4413      	add	r3, r2
 80112fa:	881b      	ldrh	r3, [r3, #0]
 80112fc:	b29b      	uxth	r3, r3
 80112fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011302:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011306:	81bb      	strh	r3, [r7, #12]
 8011308:	89bb      	ldrh	r3, [r7, #12]
 801130a:	f083 0320 	eor.w	r3, r3, #32
 801130e:	81bb      	strh	r3, [r7, #12]
 8011310:	687a      	ldr	r2, [r7, #4]
 8011312:	683b      	ldr	r3, [r7, #0]
 8011314:	781b      	ldrb	r3, [r3, #0]
 8011316:	009b      	lsls	r3, r3, #2
 8011318:	441a      	add	r2, r3
 801131a:	89bb      	ldrh	r3, [r7, #12]
 801131c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011320:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011324:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011328:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801132c:	b29b      	uxth	r3, r3
 801132e:	8013      	strh	r3, [r2, #0]
 8011330:	e3f9      	b.n	8011b26 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011332:	687a      	ldr	r2, [r7, #4]
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	781b      	ldrb	r3, [r3, #0]
 8011338:	009b      	lsls	r3, r3, #2
 801133a:	4413      	add	r3, r2
 801133c:	881b      	ldrh	r3, [r3, #0]
 801133e:	b29b      	uxth	r3, r3
 8011340:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011344:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011348:	81fb      	strh	r3, [r7, #14]
 801134a:	687a      	ldr	r2, [r7, #4]
 801134c:	683b      	ldr	r3, [r7, #0]
 801134e:	781b      	ldrb	r3, [r3, #0]
 8011350:	009b      	lsls	r3, r3, #2
 8011352:	441a      	add	r2, r3
 8011354:	89fb      	ldrh	r3, [r7, #14]
 8011356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801135a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801135e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011366:	b29b      	uxth	r3, r3
 8011368:	8013      	strh	r3, [r2, #0]
 801136a:	e3dc      	b.n	8011b26 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011376:	b29b      	uxth	r3, r3
 8011378:	461a      	mov	r2, r3
 801137a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801137c:	4413      	add	r3, r2
 801137e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	00da      	lsls	r2, r3, #3
 8011386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011388:	4413      	add	r3, r2
 801138a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801138e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	88db      	ldrh	r3, [r3, #6]
 8011394:	085b      	lsrs	r3, r3, #1
 8011396:	b29b      	uxth	r3, r3
 8011398:	005b      	lsls	r3, r3, #1
 801139a:	b29a      	uxth	r2, r3
 801139c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801139e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80113aa:	b29b      	uxth	r3, r3
 80113ac:	461a      	mov	r2, r3
 80113ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113b0:	4413      	add	r3, r2
 80113b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80113b4:	683b      	ldr	r3, [r7, #0]
 80113b6:	781b      	ldrb	r3, [r3, #0]
 80113b8:	00da      	lsls	r2, r3, #3
 80113ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113bc:	4413      	add	r3, r2
 80113be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80113c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80113c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113c6:	881b      	ldrh	r3, [r3, #0]
 80113c8:	b29b      	uxth	r3, r3
 80113ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80113ce:	b29a      	uxth	r2, r3
 80113d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113d2:	801a      	strh	r2, [r3, #0]
 80113d4:	683b      	ldr	r3, [r7, #0]
 80113d6:	691b      	ldr	r3, [r3, #16]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d10a      	bne.n	80113f2 <USB_ActivateEndpoint+0x28a>
 80113dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113de:	881b      	ldrh	r3, [r3, #0]
 80113e0:	b29b      	uxth	r3, r3
 80113e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113ea:	b29a      	uxth	r2, r3
 80113ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ee:	801a      	strh	r2, [r3, #0]
 80113f0:	e041      	b.n	8011476 <USB_ActivateEndpoint+0x30e>
 80113f2:	683b      	ldr	r3, [r7, #0]
 80113f4:	691b      	ldr	r3, [r3, #16]
 80113f6:	2b3e      	cmp	r3, #62	@ 0x3e
 80113f8:	d81c      	bhi.n	8011434 <USB_ActivateEndpoint+0x2cc>
 80113fa:	683b      	ldr	r3, [r7, #0]
 80113fc:	691b      	ldr	r3, [r3, #16]
 80113fe:	085b      	lsrs	r3, r3, #1
 8011400:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011404:	683b      	ldr	r3, [r7, #0]
 8011406:	691b      	ldr	r3, [r3, #16]
 8011408:	f003 0301 	and.w	r3, r3, #1
 801140c:	2b00      	cmp	r3, #0
 801140e:	d004      	beq.n	801141a <USB_ActivateEndpoint+0x2b2>
 8011410:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011414:	3301      	adds	r3, #1
 8011416:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801141a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141c:	881b      	ldrh	r3, [r3, #0]
 801141e:	b29a      	uxth	r2, r3
 8011420:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011424:	b29b      	uxth	r3, r3
 8011426:	029b      	lsls	r3, r3, #10
 8011428:	b29b      	uxth	r3, r3
 801142a:	4313      	orrs	r3, r2
 801142c:	b29a      	uxth	r2, r3
 801142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011430:	801a      	strh	r2, [r3, #0]
 8011432:	e020      	b.n	8011476 <USB_ActivateEndpoint+0x30e>
 8011434:	683b      	ldr	r3, [r7, #0]
 8011436:	691b      	ldr	r3, [r3, #16]
 8011438:	095b      	lsrs	r3, r3, #5
 801143a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801143e:	683b      	ldr	r3, [r7, #0]
 8011440:	691b      	ldr	r3, [r3, #16]
 8011442:	f003 031f 	and.w	r3, r3, #31
 8011446:	2b00      	cmp	r3, #0
 8011448:	d104      	bne.n	8011454 <USB_ActivateEndpoint+0x2ec>
 801144a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801144e:	3b01      	subs	r3, #1
 8011450:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011456:	881b      	ldrh	r3, [r3, #0]
 8011458:	b29a      	uxth	r2, r3
 801145a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801145e:	b29b      	uxth	r3, r3
 8011460:	029b      	lsls	r3, r3, #10
 8011462:	b29b      	uxth	r3, r3
 8011464:	4313      	orrs	r3, r2
 8011466:	b29b      	uxth	r3, r3
 8011468:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801146c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011470:	b29a      	uxth	r2, r3
 8011472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011474:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011476:	687a      	ldr	r2, [r7, #4]
 8011478:	683b      	ldr	r3, [r7, #0]
 801147a:	781b      	ldrb	r3, [r3, #0]
 801147c:	009b      	lsls	r3, r3, #2
 801147e:	4413      	add	r3, r2
 8011480:	881b      	ldrh	r3, [r3, #0]
 8011482:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011484:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801148a:	2b00      	cmp	r3, #0
 801148c:	d01b      	beq.n	80114c6 <USB_ActivateEndpoint+0x35e>
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	683b      	ldr	r3, [r7, #0]
 8011492:	781b      	ldrb	r3, [r3, #0]
 8011494:	009b      	lsls	r3, r3, #2
 8011496:	4413      	add	r3, r2
 8011498:	881b      	ldrh	r3, [r3, #0]
 801149a:	b29b      	uxth	r3, r3
 801149c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114a4:	843b      	strh	r3, [r7, #32]
 80114a6:	687a      	ldr	r2, [r7, #4]
 80114a8:	683b      	ldr	r3, [r7, #0]
 80114aa:	781b      	ldrb	r3, [r3, #0]
 80114ac:	009b      	lsls	r3, r3, #2
 80114ae:	441a      	add	r2, r3
 80114b0:	8c3b      	ldrh	r3, [r7, #32]
 80114b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80114be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114c2:	b29b      	uxth	r3, r3
 80114c4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	781b      	ldrb	r3, [r3, #0]
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d124      	bne.n	8011518 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80114ce:	687a      	ldr	r2, [r7, #4]
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	781b      	ldrb	r3, [r3, #0]
 80114d4:	009b      	lsls	r3, r3, #2
 80114d6:	4413      	add	r3, r2
 80114d8:	881b      	ldrh	r3, [r3, #0]
 80114da:	b29b      	uxth	r3, r3
 80114dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80114e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114e4:	83bb      	strh	r3, [r7, #28]
 80114e6:	8bbb      	ldrh	r3, [r7, #28]
 80114e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80114ec:	83bb      	strh	r3, [r7, #28]
 80114ee:	8bbb      	ldrh	r3, [r7, #28]
 80114f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80114f4:	83bb      	strh	r3, [r7, #28]
 80114f6:	687a      	ldr	r2, [r7, #4]
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	781b      	ldrb	r3, [r3, #0]
 80114fc:	009b      	lsls	r3, r3, #2
 80114fe:	441a      	add	r2, r3
 8011500:	8bbb      	ldrh	r3, [r7, #28]
 8011502:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011506:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801150a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801150e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011512:	b29b      	uxth	r3, r3
 8011514:	8013      	strh	r3, [r2, #0]
 8011516:	e306      	b.n	8011b26 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8011518:	687a      	ldr	r2, [r7, #4]
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	009b      	lsls	r3, r3, #2
 8011520:	4413      	add	r3, r2
 8011522:	881b      	ldrh	r3, [r3, #0]
 8011524:	b29b      	uxth	r3, r3
 8011526:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801152a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801152e:	83fb      	strh	r3, [r7, #30]
 8011530:	8bfb      	ldrh	r3, [r7, #30]
 8011532:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011536:	83fb      	strh	r3, [r7, #30]
 8011538:	687a      	ldr	r2, [r7, #4]
 801153a:	683b      	ldr	r3, [r7, #0]
 801153c:	781b      	ldrb	r3, [r3, #0]
 801153e:	009b      	lsls	r3, r3, #2
 8011540:	441a      	add	r2, r3
 8011542:	8bfb      	ldrh	r3, [r7, #30]
 8011544:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011548:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801154c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011554:	b29b      	uxth	r3, r3
 8011556:	8013      	strh	r3, [r2, #0]
 8011558:	e2e5      	b.n	8011b26 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801155a:	683b      	ldr	r3, [r7, #0]
 801155c:	78db      	ldrb	r3, [r3, #3]
 801155e:	2b02      	cmp	r3, #2
 8011560:	d11e      	bne.n	80115a0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011562:	687a      	ldr	r2, [r7, #4]
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	781b      	ldrb	r3, [r3, #0]
 8011568:	009b      	lsls	r3, r3, #2
 801156a:	4413      	add	r3, r2
 801156c:	881b      	ldrh	r3, [r3, #0]
 801156e:	b29b      	uxth	r3, r3
 8011570:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011578:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 801157c:	687a      	ldr	r2, [r7, #4]
 801157e:	683b      	ldr	r3, [r7, #0]
 8011580:	781b      	ldrb	r3, [r3, #0]
 8011582:	009b      	lsls	r3, r3, #2
 8011584:	441a      	add	r2, r3
 8011586:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801158a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801158e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011592:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801159a:	b29b      	uxth	r3, r3
 801159c:	8013      	strh	r3, [r2, #0]
 801159e:	e01d      	b.n	80115dc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80115a0:	687a      	ldr	r2, [r7, #4]
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	009b      	lsls	r3, r3, #2
 80115a8:	4413      	add	r3, r2
 80115aa:	881b      	ldrh	r3, [r3, #0]
 80115ac:	b29b      	uxth	r3, r3
 80115ae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80115b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115b6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 80115ba:	687a      	ldr	r2, [r7, #4]
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	781b      	ldrb	r3, [r3, #0]
 80115c0:	009b      	lsls	r3, r3, #2
 80115c2:	441a      	add	r2, r3
 80115c4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80115c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115d8:	b29b      	uxth	r3, r3
 80115da:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115e6:	b29b      	uxth	r3, r3
 80115e8:	461a      	mov	r2, r3
 80115ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80115ec:	4413      	add	r3, r2
 80115ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	781b      	ldrb	r3, [r3, #0]
 80115f4:	00da      	lsls	r2, r3, #3
 80115f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80115f8:	4413      	add	r3, r2
 80115fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80115fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011600:	683b      	ldr	r3, [r7, #0]
 8011602:	891b      	ldrh	r3, [r3, #8]
 8011604:	085b      	lsrs	r3, r3, #1
 8011606:	b29b      	uxth	r3, r3
 8011608:	005b      	lsls	r3, r3, #1
 801160a:	b29a      	uxth	r2, r3
 801160c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801160e:	801a      	strh	r2, [r3, #0]
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	677b      	str	r3, [r7, #116]	@ 0x74
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801161a:	b29b      	uxth	r3, r3
 801161c:	461a      	mov	r2, r3
 801161e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011620:	4413      	add	r3, r2
 8011622:	677b      	str	r3, [r7, #116]	@ 0x74
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	781b      	ldrb	r3, [r3, #0]
 8011628:	00da      	lsls	r2, r3, #3
 801162a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801162c:	4413      	add	r3, r2
 801162e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011632:	673b      	str	r3, [r7, #112]	@ 0x70
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	895b      	ldrh	r3, [r3, #10]
 8011638:	085b      	lsrs	r3, r3, #1
 801163a:	b29b      	uxth	r3, r3
 801163c:	005b      	lsls	r3, r3, #1
 801163e:	b29a      	uxth	r2, r3
 8011640:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011642:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011644:	683b      	ldr	r3, [r7, #0]
 8011646:	785b      	ldrb	r3, [r3, #1]
 8011648:	2b00      	cmp	r3, #0
 801164a:	f040 81af 	bne.w	80119ac <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801164e:	687a      	ldr	r2, [r7, #4]
 8011650:	683b      	ldr	r3, [r7, #0]
 8011652:	781b      	ldrb	r3, [r3, #0]
 8011654:	009b      	lsls	r3, r3, #2
 8011656:	4413      	add	r3, r2
 8011658:	881b      	ldrh	r3, [r3, #0]
 801165a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 801165e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8011662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011666:	2b00      	cmp	r3, #0
 8011668:	d01d      	beq.n	80116a6 <USB_ActivateEndpoint+0x53e>
 801166a:	687a      	ldr	r2, [r7, #4]
 801166c:	683b      	ldr	r3, [r7, #0]
 801166e:	781b      	ldrb	r3, [r3, #0]
 8011670:	009b      	lsls	r3, r3, #2
 8011672:	4413      	add	r3, r2
 8011674:	881b      	ldrh	r3, [r3, #0]
 8011676:	b29b      	uxth	r3, r3
 8011678:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801167c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011680:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	683b      	ldr	r3, [r7, #0]
 8011688:	781b      	ldrb	r3, [r3, #0]
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	441a      	add	r2, r3
 801168e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8011692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801169a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801169e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116a2:	b29b      	uxth	r3, r3
 80116a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80116a6:	687a      	ldr	r2, [r7, #4]
 80116a8:	683b      	ldr	r3, [r7, #0]
 80116aa:	781b      	ldrb	r3, [r3, #0]
 80116ac:	009b      	lsls	r3, r3, #2
 80116ae:	4413      	add	r3, r2
 80116b0:	881b      	ldrh	r3, [r3, #0]
 80116b2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80116b6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80116ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d01d      	beq.n	80116fe <USB_ActivateEndpoint+0x596>
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	683b      	ldr	r3, [r7, #0]
 80116c6:	781b      	ldrb	r3, [r3, #0]
 80116c8:	009b      	lsls	r3, r3, #2
 80116ca:	4413      	add	r3, r2
 80116cc:	881b      	ldrh	r3, [r3, #0]
 80116ce:	b29b      	uxth	r3, r3
 80116d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116d8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80116dc:	687a      	ldr	r2, [r7, #4]
 80116de:	683b      	ldr	r3, [r7, #0]
 80116e0:	781b      	ldrb	r3, [r3, #0]
 80116e2:	009b      	lsls	r3, r3, #2
 80116e4:	441a      	add	r2, r3
 80116e6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80116ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80116fa:	b29b      	uxth	r3, r3
 80116fc:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80116fe:	683b      	ldr	r3, [r7, #0]
 8011700:	785b      	ldrb	r3, [r3, #1]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d16b      	bne.n	80117de <USB_ActivateEndpoint+0x676>
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011710:	b29b      	uxth	r3, r3
 8011712:	461a      	mov	r2, r3
 8011714:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011716:	4413      	add	r3, r2
 8011718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801171a:	683b      	ldr	r3, [r7, #0]
 801171c:	781b      	ldrb	r3, [r3, #0]
 801171e:	00da      	lsls	r2, r3, #3
 8011720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011722:	4413      	add	r3, r2
 8011724:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011728:	64bb      	str	r3, [r7, #72]	@ 0x48
 801172a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801172c:	881b      	ldrh	r3, [r3, #0]
 801172e:	b29b      	uxth	r3, r3
 8011730:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011734:	b29a      	uxth	r2, r3
 8011736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011738:	801a      	strh	r2, [r3, #0]
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	691b      	ldr	r3, [r3, #16]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d10a      	bne.n	8011758 <USB_ActivateEndpoint+0x5f0>
 8011742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011744:	881b      	ldrh	r3, [r3, #0]
 8011746:	b29b      	uxth	r3, r3
 8011748:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801174c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011750:	b29a      	uxth	r2, r3
 8011752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011754:	801a      	strh	r2, [r3, #0]
 8011756:	e05d      	b.n	8011814 <USB_ActivateEndpoint+0x6ac>
 8011758:	683b      	ldr	r3, [r7, #0]
 801175a:	691b      	ldr	r3, [r3, #16]
 801175c:	2b3e      	cmp	r3, #62	@ 0x3e
 801175e:	d81c      	bhi.n	801179a <USB_ActivateEndpoint+0x632>
 8011760:	683b      	ldr	r3, [r7, #0]
 8011762:	691b      	ldr	r3, [r3, #16]
 8011764:	085b      	lsrs	r3, r3, #1
 8011766:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801176a:	683b      	ldr	r3, [r7, #0]
 801176c:	691b      	ldr	r3, [r3, #16]
 801176e:	f003 0301 	and.w	r3, r3, #1
 8011772:	2b00      	cmp	r3, #0
 8011774:	d004      	beq.n	8011780 <USB_ActivateEndpoint+0x618>
 8011776:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801177a:	3301      	adds	r3, #1
 801177c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011782:	881b      	ldrh	r3, [r3, #0]
 8011784:	b29a      	uxth	r2, r3
 8011786:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801178a:	b29b      	uxth	r3, r3
 801178c:	029b      	lsls	r3, r3, #10
 801178e:	b29b      	uxth	r3, r3
 8011790:	4313      	orrs	r3, r2
 8011792:	b29a      	uxth	r2, r3
 8011794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011796:	801a      	strh	r2, [r3, #0]
 8011798:	e03c      	b.n	8011814 <USB_ActivateEndpoint+0x6ac>
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	691b      	ldr	r3, [r3, #16]
 801179e:	095b      	lsrs	r3, r3, #5
 80117a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	691b      	ldr	r3, [r3, #16]
 80117a8:	f003 031f 	and.w	r3, r3, #31
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d104      	bne.n	80117ba <USB_ActivateEndpoint+0x652>
 80117b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80117b4:	3b01      	subs	r3, #1
 80117b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80117ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80117bc:	881b      	ldrh	r3, [r3, #0]
 80117be:	b29a      	uxth	r2, r3
 80117c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80117c4:	b29b      	uxth	r3, r3
 80117c6:	029b      	lsls	r3, r3, #10
 80117c8:	b29b      	uxth	r3, r3
 80117ca:	4313      	orrs	r3, r2
 80117cc:	b29b      	uxth	r3, r3
 80117ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117d6:	b29a      	uxth	r2, r3
 80117d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80117da:	801a      	strh	r2, [r3, #0]
 80117dc:	e01a      	b.n	8011814 <USB_ActivateEndpoint+0x6ac>
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	785b      	ldrb	r3, [r3, #1]
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d116      	bne.n	8011814 <USB_ActivateEndpoint+0x6ac>
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80117f0:	b29b      	uxth	r3, r3
 80117f2:	461a      	mov	r2, r3
 80117f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80117f6:	4413      	add	r3, r2
 80117f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	781b      	ldrb	r3, [r3, #0]
 80117fe:	00da      	lsls	r2, r3, #3
 8011800:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011802:	4413      	add	r3, r2
 8011804:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011808:	653b      	str	r3, [r7, #80]	@ 0x50
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	691b      	ldr	r3, [r3, #16]
 801180e:	b29a      	uxth	r2, r3
 8011810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011812:	801a      	strh	r2, [r3, #0]
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	647b      	str	r3, [r7, #68]	@ 0x44
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	785b      	ldrb	r3, [r3, #1]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d16b      	bne.n	80118f8 <USB_ActivateEndpoint+0x790>
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801182a:	b29b      	uxth	r3, r3
 801182c:	461a      	mov	r2, r3
 801182e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011830:	4413      	add	r3, r2
 8011832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	781b      	ldrb	r3, [r3, #0]
 8011838:	00da      	lsls	r2, r3, #3
 801183a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801183c:	4413      	add	r3, r2
 801183e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011842:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011846:	881b      	ldrh	r3, [r3, #0]
 8011848:	b29b      	uxth	r3, r3
 801184a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801184e:	b29a      	uxth	r2, r3
 8011850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011852:	801a      	strh	r2, [r3, #0]
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	691b      	ldr	r3, [r3, #16]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d10a      	bne.n	8011872 <USB_ActivateEndpoint+0x70a>
 801185c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801185e:	881b      	ldrh	r3, [r3, #0]
 8011860:	b29b      	uxth	r3, r3
 8011862:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011866:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801186a:	b29a      	uxth	r2, r3
 801186c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801186e:	801a      	strh	r2, [r3, #0]
 8011870:	e05b      	b.n	801192a <USB_ActivateEndpoint+0x7c2>
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	691b      	ldr	r3, [r3, #16]
 8011876:	2b3e      	cmp	r3, #62	@ 0x3e
 8011878:	d81c      	bhi.n	80118b4 <USB_ActivateEndpoint+0x74c>
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	691b      	ldr	r3, [r3, #16]
 801187e:	085b      	lsrs	r3, r3, #1
 8011880:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011884:	683b      	ldr	r3, [r7, #0]
 8011886:	691b      	ldr	r3, [r3, #16]
 8011888:	f003 0301 	and.w	r3, r3, #1
 801188c:	2b00      	cmp	r3, #0
 801188e:	d004      	beq.n	801189a <USB_ActivateEndpoint+0x732>
 8011890:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011894:	3301      	adds	r3, #1
 8011896:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801189a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801189c:	881b      	ldrh	r3, [r3, #0]
 801189e:	b29a      	uxth	r2, r3
 80118a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80118a4:	b29b      	uxth	r3, r3
 80118a6:	029b      	lsls	r3, r3, #10
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	4313      	orrs	r3, r2
 80118ac:	b29a      	uxth	r2, r3
 80118ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b0:	801a      	strh	r2, [r3, #0]
 80118b2:	e03a      	b.n	801192a <USB_ActivateEndpoint+0x7c2>
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	691b      	ldr	r3, [r3, #16]
 80118b8:	095b      	lsrs	r3, r3, #5
 80118ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	691b      	ldr	r3, [r3, #16]
 80118c2:	f003 031f 	and.w	r3, r3, #31
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d104      	bne.n	80118d4 <USB_ActivateEndpoint+0x76c>
 80118ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80118ce:	3b01      	subs	r3, #1
 80118d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80118d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118d6:	881b      	ldrh	r3, [r3, #0]
 80118d8:	b29a      	uxth	r2, r3
 80118da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80118de:	b29b      	uxth	r3, r3
 80118e0:	029b      	lsls	r3, r3, #10
 80118e2:	b29b      	uxth	r3, r3
 80118e4:	4313      	orrs	r3, r2
 80118e6:	b29b      	uxth	r3, r3
 80118e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80118ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80118f0:	b29a      	uxth	r2, r3
 80118f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f4:	801a      	strh	r2, [r3, #0]
 80118f6:	e018      	b.n	801192a <USB_ActivateEndpoint+0x7c2>
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	785b      	ldrb	r3, [r3, #1]
 80118fc:	2b01      	cmp	r3, #1
 80118fe:	d114      	bne.n	801192a <USB_ActivateEndpoint+0x7c2>
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011906:	b29b      	uxth	r3, r3
 8011908:	461a      	mov	r2, r3
 801190a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801190c:	4413      	add	r3, r2
 801190e:	647b      	str	r3, [r7, #68]	@ 0x44
 8011910:	683b      	ldr	r3, [r7, #0]
 8011912:	781b      	ldrb	r3, [r3, #0]
 8011914:	00da      	lsls	r2, r3, #3
 8011916:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011918:	4413      	add	r3, r2
 801191a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801191e:	643b      	str	r3, [r7, #64]	@ 0x40
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	691b      	ldr	r3, [r3, #16]
 8011924:	b29a      	uxth	r2, r3
 8011926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011928:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801192a:	687a      	ldr	r2, [r7, #4]
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	781b      	ldrb	r3, [r3, #0]
 8011930:	009b      	lsls	r3, r3, #2
 8011932:	4413      	add	r3, r2
 8011934:	881b      	ldrh	r3, [r3, #0]
 8011936:	b29b      	uxth	r3, r3
 8011938:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801193c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011940:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011942:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011944:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011948:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801194a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801194c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011950:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011952:	687a      	ldr	r2, [r7, #4]
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	781b      	ldrb	r3, [r3, #0]
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	441a      	add	r2, r3
 801195c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801195e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801196a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801196e:	b29b      	uxth	r3, r3
 8011970:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011972:	687a      	ldr	r2, [r7, #4]
 8011974:	683b      	ldr	r3, [r7, #0]
 8011976:	781b      	ldrb	r3, [r3, #0]
 8011978:	009b      	lsls	r3, r3, #2
 801197a:	4413      	add	r3, r2
 801197c:	881b      	ldrh	r3, [r3, #0]
 801197e:	b29b      	uxth	r3, r3
 8011980:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011984:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011988:	86bb      	strh	r3, [r7, #52]	@ 0x34
 801198a:	687a      	ldr	r2, [r7, #4]
 801198c:	683b      	ldr	r3, [r7, #0]
 801198e:	781b      	ldrb	r3, [r3, #0]
 8011990:	009b      	lsls	r3, r3, #2
 8011992:	441a      	add	r2, r3
 8011994:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801199a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801199e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119a6:	b29b      	uxth	r3, r3
 80119a8:	8013      	strh	r3, [r2, #0]
 80119aa:	e0bc      	b.n	8011b26 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80119ac:	687a      	ldr	r2, [r7, #4]
 80119ae:	683b      	ldr	r3, [r7, #0]
 80119b0:	781b      	ldrb	r3, [r3, #0]
 80119b2:	009b      	lsls	r3, r3, #2
 80119b4:	4413      	add	r3, r2
 80119b6:	881b      	ldrh	r3, [r3, #0]
 80119b8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80119bc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80119c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d01d      	beq.n	8011a04 <USB_ActivateEndpoint+0x89c>
 80119c8:	687a      	ldr	r2, [r7, #4]
 80119ca:	683b      	ldr	r3, [r7, #0]
 80119cc:	781b      	ldrb	r3, [r3, #0]
 80119ce:	009b      	lsls	r3, r3, #2
 80119d0:	4413      	add	r3, r2
 80119d2:	881b      	ldrh	r3, [r3, #0]
 80119d4:	b29b      	uxth	r3, r3
 80119d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80119da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80119e2:	687a      	ldr	r2, [r7, #4]
 80119e4:	683b      	ldr	r3, [r7, #0]
 80119e6:	781b      	ldrb	r3, [r3, #0]
 80119e8:	009b      	lsls	r3, r3, #2
 80119ea:	441a      	add	r2, r3
 80119ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80119f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80119fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a00:	b29b      	uxth	r3, r3
 8011a02:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011a04:	687a      	ldr	r2, [r7, #4]
 8011a06:	683b      	ldr	r3, [r7, #0]
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	4413      	add	r3, r2
 8011a0e:	881b      	ldrh	r3, [r3, #0]
 8011a10:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011a14:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d01d      	beq.n	8011a5c <USB_ActivateEndpoint+0x8f4>
 8011a20:	687a      	ldr	r2, [r7, #4]
 8011a22:	683b      	ldr	r3, [r7, #0]
 8011a24:	781b      	ldrb	r3, [r3, #0]
 8011a26:	009b      	lsls	r3, r3, #2
 8011a28:	4413      	add	r3, r2
 8011a2a:	881b      	ldrh	r3, [r3, #0]
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a36:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011a3a:	687a      	ldr	r2, [r7, #4]
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	781b      	ldrb	r3, [r3, #0]
 8011a40:	009b      	lsls	r3, r3, #2
 8011a42:	441a      	add	r2, r3
 8011a44:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8011a48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011a58:	b29b      	uxth	r3, r3
 8011a5a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	78db      	ldrb	r3, [r3, #3]
 8011a60:	2b01      	cmp	r3, #1
 8011a62:	d024      	beq.n	8011aae <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011a64:	687a      	ldr	r2, [r7, #4]
 8011a66:	683b      	ldr	r3, [r7, #0]
 8011a68:	781b      	ldrb	r3, [r3, #0]
 8011a6a:	009b      	lsls	r3, r3, #2
 8011a6c:	4413      	add	r3, r2
 8011a6e:	881b      	ldrh	r3, [r3, #0]
 8011a70:	b29b      	uxth	r3, r3
 8011a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011a7a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011a7e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011a82:	f083 0320 	eor.w	r3, r3, #32
 8011a86:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8011a8a:	687a      	ldr	r2, [r7, #4]
 8011a8c:	683b      	ldr	r3, [r7, #0]
 8011a8e:	781b      	ldrb	r3, [r3, #0]
 8011a90:	009b      	lsls	r3, r3, #2
 8011a92:	441a      	add	r2, r3
 8011a94:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011a98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011aa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aa8:	b29b      	uxth	r3, r3
 8011aaa:	8013      	strh	r3, [r2, #0]
 8011aac:	e01d      	b.n	8011aea <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011aae:	687a      	ldr	r2, [r7, #4]
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	009b      	lsls	r3, r3, #2
 8011ab6:	4413      	add	r3, r2
 8011ab8:	881b      	ldrh	r3, [r3, #0]
 8011aba:	b29b      	uxth	r3, r3
 8011abc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ac0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ac4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011ac8:	687a      	ldr	r2, [r7, #4]
 8011aca:	683b      	ldr	r3, [r7, #0]
 8011acc:	781b      	ldrb	r3, [r3, #0]
 8011ace:	009b      	lsls	r3, r3, #2
 8011ad0:	441a      	add	r2, r3
 8011ad2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011ad6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ada:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ade:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ae6:	b29b      	uxth	r3, r3
 8011ae8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011aea:	687a      	ldr	r2, [r7, #4]
 8011aec:	683b      	ldr	r3, [r7, #0]
 8011aee:	781b      	ldrb	r3, [r3, #0]
 8011af0:	009b      	lsls	r3, r3, #2
 8011af2:	4413      	add	r3, r2
 8011af4:	881b      	ldrh	r3, [r3, #0]
 8011af6:	b29b      	uxth	r3, r3
 8011af8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b00:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011b04:	687a      	ldr	r2, [r7, #4]
 8011b06:	683b      	ldr	r3, [r7, #0]
 8011b08:	781b      	ldrb	r3, [r3, #0]
 8011b0a:	009b      	lsls	r3, r3, #2
 8011b0c:	441a      	add	r2, r3
 8011b0e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011b12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b22:	b29b      	uxth	r3, r3
 8011b24:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011b26:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011b2a:	4618      	mov	r0, r3
 8011b2c:	379c      	adds	r7, #156	@ 0x9c
 8011b2e:	46bd      	mov	sp, r7
 8011b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b34:	4770      	bx	lr
 8011b36:	bf00      	nop

08011b38 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011b38:	b480      	push	{r7}
 8011b3a:	b08d      	sub	sp, #52	@ 0x34
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	7b1b      	ldrb	r3, [r3, #12]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	f040 808e 	bne.w	8011c68 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	785b      	ldrb	r3, [r3, #1]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d044      	beq.n	8011bde <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011b54:	687a      	ldr	r2, [r7, #4]
 8011b56:	683b      	ldr	r3, [r7, #0]
 8011b58:	781b      	ldrb	r3, [r3, #0]
 8011b5a:	009b      	lsls	r3, r3, #2
 8011b5c:	4413      	add	r3, r2
 8011b5e:	881b      	ldrh	r3, [r3, #0]
 8011b60:	81bb      	strh	r3, [r7, #12]
 8011b62:	89bb      	ldrh	r3, [r7, #12]
 8011b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d01b      	beq.n	8011ba4 <USB_DeactivateEndpoint+0x6c>
 8011b6c:	687a      	ldr	r2, [r7, #4]
 8011b6e:	683b      	ldr	r3, [r7, #0]
 8011b70:	781b      	ldrb	r3, [r3, #0]
 8011b72:	009b      	lsls	r3, r3, #2
 8011b74:	4413      	add	r3, r2
 8011b76:	881b      	ldrh	r3, [r3, #0]
 8011b78:	b29b      	uxth	r3, r3
 8011b7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b82:	817b      	strh	r3, [r7, #10]
 8011b84:	687a      	ldr	r2, [r7, #4]
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	781b      	ldrb	r3, [r3, #0]
 8011b8a:	009b      	lsls	r3, r3, #2
 8011b8c:	441a      	add	r2, r3
 8011b8e:	897b      	ldrh	r3, [r7, #10]
 8011b90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011ba0:	b29b      	uxth	r3, r3
 8011ba2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011ba4:	687a      	ldr	r2, [r7, #4]
 8011ba6:	683b      	ldr	r3, [r7, #0]
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	009b      	lsls	r3, r3, #2
 8011bac:	4413      	add	r3, r2
 8011bae:	881b      	ldrh	r3, [r3, #0]
 8011bb0:	b29b      	uxth	r3, r3
 8011bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011bba:	813b      	strh	r3, [r7, #8]
 8011bbc:	687a      	ldr	r2, [r7, #4]
 8011bbe:	683b      	ldr	r3, [r7, #0]
 8011bc0:	781b      	ldrb	r3, [r3, #0]
 8011bc2:	009b      	lsls	r3, r3, #2
 8011bc4:	441a      	add	r2, r3
 8011bc6:	893b      	ldrh	r3, [r7, #8]
 8011bc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bd8:	b29b      	uxth	r3, r3
 8011bda:	8013      	strh	r3, [r2, #0]
 8011bdc:	e192      	b.n	8011f04 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011bde:	687a      	ldr	r2, [r7, #4]
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	781b      	ldrb	r3, [r3, #0]
 8011be4:	009b      	lsls	r3, r3, #2
 8011be6:	4413      	add	r3, r2
 8011be8:	881b      	ldrh	r3, [r3, #0]
 8011bea:	827b      	strh	r3, [r7, #18]
 8011bec:	8a7b      	ldrh	r3, [r7, #18]
 8011bee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d01b      	beq.n	8011c2e <USB_DeactivateEndpoint+0xf6>
 8011bf6:	687a      	ldr	r2, [r7, #4]
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	781b      	ldrb	r3, [r3, #0]
 8011bfc:	009b      	lsls	r3, r3, #2
 8011bfe:	4413      	add	r3, r2
 8011c00:	881b      	ldrh	r3, [r3, #0]
 8011c02:	b29b      	uxth	r3, r3
 8011c04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c0c:	823b      	strh	r3, [r7, #16]
 8011c0e:	687a      	ldr	r2, [r7, #4]
 8011c10:	683b      	ldr	r3, [r7, #0]
 8011c12:	781b      	ldrb	r3, [r3, #0]
 8011c14:	009b      	lsls	r3, r3, #2
 8011c16:	441a      	add	r2, r3
 8011c18:	8a3b      	ldrh	r3, [r7, #16]
 8011c1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c2a:	b29b      	uxth	r3, r3
 8011c2c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011c2e:	687a      	ldr	r2, [r7, #4]
 8011c30:	683b      	ldr	r3, [r7, #0]
 8011c32:	781b      	ldrb	r3, [r3, #0]
 8011c34:	009b      	lsls	r3, r3, #2
 8011c36:	4413      	add	r3, r2
 8011c38:	881b      	ldrh	r3, [r3, #0]
 8011c3a:	b29b      	uxth	r3, r3
 8011c3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c44:	81fb      	strh	r3, [r7, #14]
 8011c46:	687a      	ldr	r2, [r7, #4]
 8011c48:	683b      	ldr	r3, [r7, #0]
 8011c4a:	781b      	ldrb	r3, [r3, #0]
 8011c4c:	009b      	lsls	r3, r3, #2
 8011c4e:	441a      	add	r2, r3
 8011c50:	89fb      	ldrh	r3, [r7, #14]
 8011c52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	8013      	strh	r3, [r2, #0]
 8011c66:	e14d      	b.n	8011f04 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011c68:	683b      	ldr	r3, [r7, #0]
 8011c6a:	785b      	ldrb	r3, [r3, #1]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	f040 80a5 	bne.w	8011dbc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011c72:	687a      	ldr	r2, [r7, #4]
 8011c74:	683b      	ldr	r3, [r7, #0]
 8011c76:	781b      	ldrb	r3, [r3, #0]
 8011c78:	009b      	lsls	r3, r3, #2
 8011c7a:	4413      	add	r3, r2
 8011c7c:	881b      	ldrh	r3, [r3, #0]
 8011c7e:	843b      	strh	r3, [r7, #32]
 8011c80:	8c3b      	ldrh	r3, [r7, #32]
 8011c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d01b      	beq.n	8011cc2 <USB_DeactivateEndpoint+0x18a>
 8011c8a:	687a      	ldr	r2, [r7, #4]
 8011c8c:	683b      	ldr	r3, [r7, #0]
 8011c8e:	781b      	ldrb	r3, [r3, #0]
 8011c90:	009b      	lsls	r3, r3, #2
 8011c92:	4413      	add	r3, r2
 8011c94:	881b      	ldrh	r3, [r3, #0]
 8011c96:	b29b      	uxth	r3, r3
 8011c98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ca0:	83fb      	strh	r3, [r7, #30]
 8011ca2:	687a      	ldr	r2, [r7, #4]
 8011ca4:	683b      	ldr	r3, [r7, #0]
 8011ca6:	781b      	ldrb	r3, [r3, #0]
 8011ca8:	009b      	lsls	r3, r3, #2
 8011caa:	441a      	add	r2, r3
 8011cac:	8bfb      	ldrh	r3, [r7, #30]
 8011cae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cbe:	b29b      	uxth	r3, r3
 8011cc0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011cc2:	687a      	ldr	r2, [r7, #4]
 8011cc4:	683b      	ldr	r3, [r7, #0]
 8011cc6:	781b      	ldrb	r3, [r3, #0]
 8011cc8:	009b      	lsls	r3, r3, #2
 8011cca:	4413      	add	r3, r2
 8011ccc:	881b      	ldrh	r3, [r3, #0]
 8011cce:	83bb      	strh	r3, [r7, #28]
 8011cd0:	8bbb      	ldrh	r3, [r7, #28]
 8011cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d01b      	beq.n	8011d12 <USB_DeactivateEndpoint+0x1da>
 8011cda:	687a      	ldr	r2, [r7, #4]
 8011cdc:	683b      	ldr	r3, [r7, #0]
 8011cde:	781b      	ldrb	r3, [r3, #0]
 8011ce0:	009b      	lsls	r3, r3, #2
 8011ce2:	4413      	add	r3, r2
 8011ce4:	881b      	ldrh	r3, [r3, #0]
 8011ce6:	b29b      	uxth	r3, r3
 8011ce8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cf0:	837b      	strh	r3, [r7, #26]
 8011cf2:	687a      	ldr	r2, [r7, #4]
 8011cf4:	683b      	ldr	r3, [r7, #0]
 8011cf6:	781b      	ldrb	r3, [r3, #0]
 8011cf8:	009b      	lsls	r3, r3, #2
 8011cfa:	441a      	add	r2, r3
 8011cfc:	8b7b      	ldrh	r3, [r7, #26]
 8011cfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d0a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d0e:	b29b      	uxth	r3, r3
 8011d10:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	781b      	ldrb	r3, [r3, #0]
 8011d18:	009b      	lsls	r3, r3, #2
 8011d1a:	4413      	add	r3, r2
 8011d1c:	881b      	ldrh	r3, [r3, #0]
 8011d1e:	b29b      	uxth	r3, r3
 8011d20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d28:	833b      	strh	r3, [r7, #24]
 8011d2a:	687a      	ldr	r2, [r7, #4]
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	781b      	ldrb	r3, [r3, #0]
 8011d30:	009b      	lsls	r3, r3, #2
 8011d32:	441a      	add	r2, r3
 8011d34:	8b3b      	ldrh	r3, [r7, #24]
 8011d36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d42:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d46:	b29b      	uxth	r3, r3
 8011d48:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011d4a:	687a      	ldr	r2, [r7, #4]
 8011d4c:	683b      	ldr	r3, [r7, #0]
 8011d4e:	781b      	ldrb	r3, [r3, #0]
 8011d50:	009b      	lsls	r3, r3, #2
 8011d52:	4413      	add	r3, r2
 8011d54:	881b      	ldrh	r3, [r3, #0]
 8011d56:	b29b      	uxth	r3, r3
 8011d58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d60:	82fb      	strh	r3, [r7, #22]
 8011d62:	687a      	ldr	r2, [r7, #4]
 8011d64:	683b      	ldr	r3, [r7, #0]
 8011d66:	781b      	ldrb	r3, [r3, #0]
 8011d68:	009b      	lsls	r3, r3, #2
 8011d6a:	441a      	add	r2, r3
 8011d6c:	8afb      	ldrh	r3, [r7, #22]
 8011d6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011d82:	687a      	ldr	r2, [r7, #4]
 8011d84:	683b      	ldr	r3, [r7, #0]
 8011d86:	781b      	ldrb	r3, [r3, #0]
 8011d88:	009b      	lsls	r3, r3, #2
 8011d8a:	4413      	add	r3, r2
 8011d8c:	881b      	ldrh	r3, [r3, #0]
 8011d8e:	b29b      	uxth	r3, r3
 8011d90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d98:	82bb      	strh	r3, [r7, #20]
 8011d9a:	687a      	ldr	r2, [r7, #4]
 8011d9c:	683b      	ldr	r3, [r7, #0]
 8011d9e:	781b      	ldrb	r3, [r3, #0]
 8011da0:	009b      	lsls	r3, r3, #2
 8011da2:	441a      	add	r2, r3
 8011da4:	8abb      	ldrh	r3, [r7, #20]
 8011da6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011daa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011db6:	b29b      	uxth	r3, r3
 8011db8:	8013      	strh	r3, [r2, #0]
 8011dba:	e0a3      	b.n	8011f04 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011dbc:	687a      	ldr	r2, [r7, #4]
 8011dbe:	683b      	ldr	r3, [r7, #0]
 8011dc0:	781b      	ldrb	r3, [r3, #0]
 8011dc2:	009b      	lsls	r3, r3, #2
 8011dc4:	4413      	add	r3, r2
 8011dc6:	881b      	ldrh	r3, [r3, #0]
 8011dc8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011dca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011dcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d01b      	beq.n	8011e0c <USB_DeactivateEndpoint+0x2d4>
 8011dd4:	687a      	ldr	r2, [r7, #4]
 8011dd6:	683b      	ldr	r3, [r7, #0]
 8011dd8:	781b      	ldrb	r3, [r3, #0]
 8011dda:	009b      	lsls	r3, r3, #2
 8011ddc:	4413      	add	r3, r2
 8011dde:	881b      	ldrh	r3, [r3, #0]
 8011de0:	b29b      	uxth	r3, r3
 8011de2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011dec:	687a      	ldr	r2, [r7, #4]
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	781b      	ldrb	r3, [r3, #0]
 8011df2:	009b      	lsls	r3, r3, #2
 8011df4:	441a      	add	r2, r3
 8011df6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011df8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e08:	b29b      	uxth	r3, r3
 8011e0a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011e0c:	687a      	ldr	r2, [r7, #4]
 8011e0e:	683b      	ldr	r3, [r7, #0]
 8011e10:	781b      	ldrb	r3, [r3, #0]
 8011e12:	009b      	lsls	r3, r3, #2
 8011e14:	4413      	add	r3, r2
 8011e16:	881b      	ldrh	r3, [r3, #0]
 8011e18:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011e1a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d01b      	beq.n	8011e5c <USB_DeactivateEndpoint+0x324>
 8011e24:	687a      	ldr	r2, [r7, #4]
 8011e26:	683b      	ldr	r3, [r7, #0]
 8011e28:	781b      	ldrb	r3, [r3, #0]
 8011e2a:	009b      	lsls	r3, r3, #2
 8011e2c:	4413      	add	r3, r2
 8011e2e:	881b      	ldrh	r3, [r3, #0]
 8011e30:	b29b      	uxth	r3, r3
 8011e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e3a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011e3c:	687a      	ldr	r2, [r7, #4]
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	781b      	ldrb	r3, [r3, #0]
 8011e42:	009b      	lsls	r3, r3, #2
 8011e44:	441a      	add	r2, r3
 8011e46:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011e48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e58:	b29b      	uxth	r3, r3
 8011e5a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011e5c:	687a      	ldr	r2, [r7, #4]
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	781b      	ldrb	r3, [r3, #0]
 8011e62:	009b      	lsls	r3, r3, #2
 8011e64:	4413      	add	r3, r2
 8011e66:	881b      	ldrh	r3, [r3, #0]
 8011e68:	b29b      	uxth	r3, r3
 8011e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e72:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011e74:	687a      	ldr	r2, [r7, #4]
 8011e76:	683b      	ldr	r3, [r7, #0]
 8011e78:	781b      	ldrb	r3, [r3, #0]
 8011e7a:	009b      	lsls	r3, r3, #2
 8011e7c:	441a      	add	r2, r3
 8011e7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e90:	b29b      	uxth	r3, r3
 8011e92:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011e94:	687a      	ldr	r2, [r7, #4]
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	781b      	ldrb	r3, [r3, #0]
 8011e9a:	009b      	lsls	r3, r3, #2
 8011e9c:	4413      	add	r3, r2
 8011e9e:	881b      	ldrh	r3, [r3, #0]
 8011ea0:	b29b      	uxth	r3, r3
 8011ea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ea6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011eaa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011eac:	687a      	ldr	r2, [r7, #4]
 8011eae:	683b      	ldr	r3, [r7, #0]
 8011eb0:	781b      	ldrb	r3, [r3, #0]
 8011eb2:	009b      	lsls	r3, r3, #2
 8011eb4:	441a      	add	r2, r3
 8011eb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011eb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ebc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ec0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ec8:	b29b      	uxth	r3, r3
 8011eca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011ecc:	687a      	ldr	r2, [r7, #4]
 8011ece:	683b      	ldr	r3, [r7, #0]
 8011ed0:	781b      	ldrb	r3, [r3, #0]
 8011ed2:	009b      	lsls	r3, r3, #2
 8011ed4:	4413      	add	r3, r2
 8011ed6:	881b      	ldrh	r3, [r3, #0]
 8011ed8:	b29b      	uxth	r3, r3
 8011eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ee2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011ee4:	687a      	ldr	r2, [r7, #4]
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	781b      	ldrb	r3, [r3, #0]
 8011eea:	009b      	lsls	r3, r3, #2
 8011eec:	441a      	add	r2, r3
 8011eee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011ef0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ef4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ef8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011efc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f00:	b29b      	uxth	r3, r3
 8011f02:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011f04:	2300      	movs	r3, #0
}
 8011f06:	4618      	mov	r0, r3
 8011f08:	3734      	adds	r7, #52	@ 0x34
 8011f0a:	46bd      	mov	sp, r7
 8011f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f10:	4770      	bx	lr

08011f12 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011f12:	b580      	push	{r7, lr}
 8011f14:	b0ac      	sub	sp, #176	@ 0xb0
 8011f16:	af00      	add	r7, sp, #0
 8011f18:	6078      	str	r0, [r7, #4]
 8011f1a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011f1c:	683b      	ldr	r3, [r7, #0]
 8011f1e:	785b      	ldrb	r3, [r3, #1]
 8011f20:	2b01      	cmp	r3, #1
 8011f22:	f040 84ca 	bne.w	80128ba <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8011f26:	683b      	ldr	r3, [r7, #0]
 8011f28:	699a      	ldr	r2, [r3, #24]
 8011f2a:	683b      	ldr	r3, [r7, #0]
 8011f2c:	691b      	ldr	r3, [r3, #16]
 8011f2e:	429a      	cmp	r2, r3
 8011f30:	d904      	bls.n	8011f3c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	691b      	ldr	r3, [r3, #16]
 8011f36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011f3a:	e003      	b.n	8011f44 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	699b      	ldr	r3, [r3, #24]
 8011f40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	7b1b      	ldrb	r3, [r3, #12]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d122      	bne.n	8011f92 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	6959      	ldr	r1, [r3, #20]
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	88da      	ldrh	r2, [r3, #6]
 8011f54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f58:	b29b      	uxth	r3, r3
 8011f5a:	6878      	ldr	r0, [r7, #4]
 8011f5c:	f000 febd 	bl	8012cda <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	613b      	str	r3, [r7, #16]
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f6a:	b29b      	uxth	r3, r3
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	693b      	ldr	r3, [r7, #16]
 8011f70:	4413      	add	r3, r2
 8011f72:	613b      	str	r3, [r7, #16]
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	781b      	ldrb	r3, [r3, #0]
 8011f78:	00da      	lsls	r2, r3, #3
 8011f7a:	693b      	ldr	r3, [r7, #16]
 8011f7c:	4413      	add	r3, r2
 8011f7e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011f82:	60fb      	str	r3, [r7, #12]
 8011f84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f88:	b29a      	uxth	r2, r3
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	801a      	strh	r2, [r3, #0]
 8011f8e:	f000 bc6f 	b.w	8012870 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	78db      	ldrb	r3, [r3, #3]
 8011f96:	2b02      	cmp	r3, #2
 8011f98:	f040 831e 	bne.w	80125d8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	6a1a      	ldr	r2, [r3, #32]
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	691b      	ldr	r3, [r3, #16]
 8011fa4:	429a      	cmp	r2, r3
 8011fa6:	f240 82cf 	bls.w	8012548 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011faa:	687a      	ldr	r2, [r7, #4]
 8011fac:	683b      	ldr	r3, [r7, #0]
 8011fae:	781b      	ldrb	r3, [r3, #0]
 8011fb0:	009b      	lsls	r3, r3, #2
 8011fb2:	4413      	add	r3, r2
 8011fb4:	881b      	ldrh	r3, [r3, #0]
 8011fb6:	b29b      	uxth	r3, r3
 8011fb8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011fbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011fc0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011fc4:	687a      	ldr	r2, [r7, #4]
 8011fc6:	683b      	ldr	r3, [r7, #0]
 8011fc8:	781b      	ldrb	r3, [r3, #0]
 8011fca:	009b      	lsls	r3, r3, #2
 8011fcc:	441a      	add	r2, r3
 8011fce:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011fd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011fd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011fda:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fe2:	b29b      	uxth	r3, r3
 8011fe4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011fe6:	683b      	ldr	r3, [r7, #0]
 8011fe8:	6a1a      	ldr	r2, [r3, #32]
 8011fea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fee:	1ad2      	subs	r2, r2, r3
 8011ff0:	683b      	ldr	r3, [r7, #0]
 8011ff2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011ff4:	687a      	ldr	r2, [r7, #4]
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	781b      	ldrb	r3, [r3, #0]
 8011ffa:	009b      	lsls	r3, r3, #2
 8011ffc:	4413      	add	r3, r2
 8011ffe:	881b      	ldrh	r3, [r3, #0]
 8012000:	b29b      	uxth	r3, r3
 8012002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012006:	2b00      	cmp	r3, #0
 8012008:	f000 814f 	beq.w	80122aa <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	785b      	ldrb	r3, [r3, #1]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d16b      	bne.n	80120f0 <USB_EPStartXfer+0x1de>
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012022:	b29b      	uxth	r3, r3
 8012024:	461a      	mov	r2, r3
 8012026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012028:	4413      	add	r3, r2
 801202a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801202c:	683b      	ldr	r3, [r7, #0]
 801202e:	781b      	ldrb	r3, [r3, #0]
 8012030:	00da      	lsls	r2, r3, #3
 8012032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012034:	4413      	add	r3, r2
 8012036:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801203a:	627b      	str	r3, [r7, #36]	@ 0x24
 801203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801203e:	881b      	ldrh	r3, [r3, #0]
 8012040:	b29b      	uxth	r3, r3
 8012042:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012046:	b29a      	uxth	r2, r3
 8012048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801204a:	801a      	strh	r2, [r3, #0]
 801204c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012050:	2b00      	cmp	r3, #0
 8012052:	d10a      	bne.n	801206a <USB_EPStartXfer+0x158>
 8012054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012056:	881b      	ldrh	r3, [r3, #0]
 8012058:	b29b      	uxth	r3, r3
 801205a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801205e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012062:	b29a      	uxth	r2, r3
 8012064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012066:	801a      	strh	r2, [r3, #0]
 8012068:	e05b      	b.n	8012122 <USB_EPStartXfer+0x210>
 801206a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801206e:	2b3e      	cmp	r3, #62	@ 0x3e
 8012070:	d81c      	bhi.n	80120ac <USB_EPStartXfer+0x19a>
 8012072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012076:	085b      	lsrs	r3, r3, #1
 8012078:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801207c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012080:	f003 0301 	and.w	r3, r3, #1
 8012084:	2b00      	cmp	r3, #0
 8012086:	d004      	beq.n	8012092 <USB_EPStartXfer+0x180>
 8012088:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801208c:	3301      	adds	r3, #1
 801208e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012094:	881b      	ldrh	r3, [r3, #0]
 8012096:	b29a      	uxth	r2, r3
 8012098:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801209c:	b29b      	uxth	r3, r3
 801209e:	029b      	lsls	r3, r3, #10
 80120a0:	b29b      	uxth	r3, r3
 80120a2:	4313      	orrs	r3, r2
 80120a4:	b29a      	uxth	r2, r3
 80120a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a8:	801a      	strh	r2, [r3, #0]
 80120aa:	e03a      	b.n	8012122 <USB_EPStartXfer+0x210>
 80120ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120b0:	095b      	lsrs	r3, r3, #5
 80120b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80120b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120ba:	f003 031f 	and.w	r3, r3, #31
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d104      	bne.n	80120cc <USB_EPStartXfer+0x1ba>
 80120c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80120c6:	3b01      	subs	r3, #1
 80120c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80120cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120ce:	881b      	ldrh	r3, [r3, #0]
 80120d0:	b29a      	uxth	r2, r3
 80120d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80120d6:	b29b      	uxth	r3, r3
 80120d8:	029b      	lsls	r3, r3, #10
 80120da:	b29b      	uxth	r3, r3
 80120dc:	4313      	orrs	r3, r2
 80120de:	b29b      	uxth	r3, r3
 80120e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80120e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80120e8:	b29a      	uxth	r2, r3
 80120ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120ec:	801a      	strh	r2, [r3, #0]
 80120ee:	e018      	b.n	8012122 <USB_EPStartXfer+0x210>
 80120f0:	683b      	ldr	r3, [r7, #0]
 80120f2:	785b      	ldrb	r3, [r3, #1]
 80120f4:	2b01      	cmp	r3, #1
 80120f6:	d114      	bne.n	8012122 <USB_EPStartXfer+0x210>
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80120fe:	b29b      	uxth	r3, r3
 8012100:	461a      	mov	r2, r3
 8012102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012104:	4413      	add	r3, r2
 8012106:	633b      	str	r3, [r7, #48]	@ 0x30
 8012108:	683b      	ldr	r3, [r7, #0]
 801210a:	781b      	ldrb	r3, [r3, #0]
 801210c:	00da      	lsls	r2, r3, #3
 801210e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012110:	4413      	add	r3, r2
 8012112:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012116:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012118:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801211c:	b29a      	uxth	r2, r3
 801211e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012120:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8012122:	683b      	ldr	r3, [r7, #0]
 8012124:	895b      	ldrh	r3, [r3, #10]
 8012126:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	6959      	ldr	r1, [r3, #20]
 801212e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012132:	b29b      	uxth	r3, r3
 8012134:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012138:	6878      	ldr	r0, [r7, #4]
 801213a:	f000 fdce 	bl	8012cda <USB_WritePMA>
            ep->xfer_buff += len;
 801213e:	683b      	ldr	r3, [r7, #0]
 8012140:	695a      	ldr	r2, [r3, #20]
 8012142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012146:	441a      	add	r2, r3
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801214c:	683b      	ldr	r3, [r7, #0]
 801214e:	6a1a      	ldr	r2, [r3, #32]
 8012150:	683b      	ldr	r3, [r7, #0]
 8012152:	691b      	ldr	r3, [r3, #16]
 8012154:	429a      	cmp	r2, r3
 8012156:	d907      	bls.n	8012168 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8012158:	683b      	ldr	r3, [r7, #0]
 801215a:	6a1a      	ldr	r2, [r3, #32]
 801215c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012160:	1ad2      	subs	r2, r2, r3
 8012162:	683b      	ldr	r3, [r7, #0]
 8012164:	621a      	str	r2, [r3, #32]
 8012166:	e006      	b.n	8012176 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8012168:	683b      	ldr	r3, [r7, #0]
 801216a:	6a1b      	ldr	r3, [r3, #32]
 801216c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012170:	683b      	ldr	r3, [r7, #0]
 8012172:	2200      	movs	r2, #0
 8012174:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012176:	683b      	ldr	r3, [r7, #0]
 8012178:	785b      	ldrb	r3, [r3, #1]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d16b      	bne.n	8012256 <USB_EPStartXfer+0x344>
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	61bb      	str	r3, [r7, #24]
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012188:	b29b      	uxth	r3, r3
 801218a:	461a      	mov	r2, r3
 801218c:	69bb      	ldr	r3, [r7, #24]
 801218e:	4413      	add	r3, r2
 8012190:	61bb      	str	r3, [r7, #24]
 8012192:	683b      	ldr	r3, [r7, #0]
 8012194:	781b      	ldrb	r3, [r3, #0]
 8012196:	00da      	lsls	r2, r3, #3
 8012198:	69bb      	ldr	r3, [r7, #24]
 801219a:	4413      	add	r3, r2
 801219c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80121a0:	617b      	str	r3, [r7, #20]
 80121a2:	697b      	ldr	r3, [r7, #20]
 80121a4:	881b      	ldrh	r3, [r3, #0]
 80121a6:	b29b      	uxth	r3, r3
 80121a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80121ac:	b29a      	uxth	r2, r3
 80121ae:	697b      	ldr	r3, [r7, #20]
 80121b0:	801a      	strh	r2, [r3, #0]
 80121b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d10a      	bne.n	80121d0 <USB_EPStartXfer+0x2be>
 80121ba:	697b      	ldr	r3, [r7, #20]
 80121bc:	881b      	ldrh	r3, [r3, #0]
 80121be:	b29b      	uxth	r3, r3
 80121c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121c8:	b29a      	uxth	r2, r3
 80121ca:	697b      	ldr	r3, [r7, #20]
 80121cc:	801a      	strh	r2, [r3, #0]
 80121ce:	e05d      	b.n	801228c <USB_EPStartXfer+0x37a>
 80121d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80121d6:	d81c      	bhi.n	8012212 <USB_EPStartXfer+0x300>
 80121d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121dc:	085b      	lsrs	r3, r3, #1
 80121de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80121e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121e6:	f003 0301 	and.w	r3, r3, #1
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d004      	beq.n	80121f8 <USB_EPStartXfer+0x2e6>
 80121ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80121f2:	3301      	adds	r3, #1
 80121f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80121f8:	697b      	ldr	r3, [r7, #20]
 80121fa:	881b      	ldrh	r3, [r3, #0]
 80121fc:	b29a      	uxth	r2, r3
 80121fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012202:	b29b      	uxth	r3, r3
 8012204:	029b      	lsls	r3, r3, #10
 8012206:	b29b      	uxth	r3, r3
 8012208:	4313      	orrs	r3, r2
 801220a:	b29a      	uxth	r2, r3
 801220c:	697b      	ldr	r3, [r7, #20]
 801220e:	801a      	strh	r2, [r3, #0]
 8012210:	e03c      	b.n	801228c <USB_EPStartXfer+0x37a>
 8012212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012216:	095b      	lsrs	r3, r3, #5
 8012218:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801221c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012220:	f003 031f 	and.w	r3, r3, #31
 8012224:	2b00      	cmp	r3, #0
 8012226:	d104      	bne.n	8012232 <USB_EPStartXfer+0x320>
 8012228:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801222c:	3b01      	subs	r3, #1
 801222e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012232:	697b      	ldr	r3, [r7, #20]
 8012234:	881b      	ldrh	r3, [r3, #0]
 8012236:	b29a      	uxth	r2, r3
 8012238:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801223c:	b29b      	uxth	r3, r3
 801223e:	029b      	lsls	r3, r3, #10
 8012240:	b29b      	uxth	r3, r3
 8012242:	4313      	orrs	r3, r2
 8012244:	b29b      	uxth	r3, r3
 8012246:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801224a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801224e:	b29a      	uxth	r2, r3
 8012250:	697b      	ldr	r3, [r7, #20]
 8012252:	801a      	strh	r2, [r3, #0]
 8012254:	e01a      	b.n	801228c <USB_EPStartXfer+0x37a>
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	785b      	ldrb	r3, [r3, #1]
 801225a:	2b01      	cmp	r3, #1
 801225c:	d116      	bne.n	801228c <USB_EPStartXfer+0x37a>
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	623b      	str	r3, [r7, #32]
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012268:	b29b      	uxth	r3, r3
 801226a:	461a      	mov	r2, r3
 801226c:	6a3b      	ldr	r3, [r7, #32]
 801226e:	4413      	add	r3, r2
 8012270:	623b      	str	r3, [r7, #32]
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	00da      	lsls	r2, r3, #3
 8012278:	6a3b      	ldr	r3, [r7, #32]
 801227a:	4413      	add	r3, r2
 801227c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012280:	61fb      	str	r3, [r7, #28]
 8012282:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012286:	b29a      	uxth	r2, r3
 8012288:	69fb      	ldr	r3, [r7, #28]
 801228a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	891b      	ldrh	r3, [r3, #8]
 8012290:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	6959      	ldr	r1, [r3, #20]
 8012298:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801229c:	b29b      	uxth	r3, r3
 801229e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	f000 fd19 	bl	8012cda <USB_WritePMA>
 80122a8:	e2e2      	b.n	8012870 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80122aa:	683b      	ldr	r3, [r7, #0]
 80122ac:	785b      	ldrb	r3, [r3, #1]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d16b      	bne.n	801238a <USB_EPStartXfer+0x478>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122bc:	b29b      	uxth	r3, r3
 80122be:	461a      	mov	r2, r3
 80122c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80122c2:	4413      	add	r3, r2
 80122c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80122c6:	683b      	ldr	r3, [r7, #0]
 80122c8:	781b      	ldrb	r3, [r3, #0]
 80122ca:	00da      	lsls	r2, r3, #3
 80122cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80122ce:	4413      	add	r3, r2
 80122d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80122d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80122d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122d8:	881b      	ldrh	r3, [r3, #0]
 80122da:	b29b      	uxth	r3, r3
 80122dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122e0:	b29a      	uxth	r2, r3
 80122e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122e4:	801a      	strh	r2, [r3, #0]
 80122e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d10a      	bne.n	8012304 <USB_EPStartXfer+0x3f2>
 80122ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122f0:	881b      	ldrh	r3, [r3, #0]
 80122f2:	b29b      	uxth	r3, r3
 80122f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80122f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80122fc:	b29a      	uxth	r2, r3
 80122fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012300:	801a      	strh	r2, [r3, #0]
 8012302:	e05d      	b.n	80123c0 <USB_EPStartXfer+0x4ae>
 8012304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012308:	2b3e      	cmp	r3, #62	@ 0x3e
 801230a:	d81c      	bhi.n	8012346 <USB_EPStartXfer+0x434>
 801230c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012310:	085b      	lsrs	r3, r3, #1
 8012312:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012316:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801231a:	f003 0301 	and.w	r3, r3, #1
 801231e:	2b00      	cmp	r3, #0
 8012320:	d004      	beq.n	801232c <USB_EPStartXfer+0x41a>
 8012322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012326:	3301      	adds	r3, #1
 8012328:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801232c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801232e:	881b      	ldrh	r3, [r3, #0]
 8012330:	b29a      	uxth	r2, r3
 8012332:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012336:	b29b      	uxth	r3, r3
 8012338:	029b      	lsls	r3, r3, #10
 801233a:	b29b      	uxth	r3, r3
 801233c:	4313      	orrs	r3, r2
 801233e:	b29a      	uxth	r2, r3
 8012340:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012342:	801a      	strh	r2, [r3, #0]
 8012344:	e03c      	b.n	80123c0 <USB_EPStartXfer+0x4ae>
 8012346:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801234a:	095b      	lsrs	r3, r3, #5
 801234c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012350:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012354:	f003 031f 	and.w	r3, r3, #31
 8012358:	2b00      	cmp	r3, #0
 801235a:	d104      	bne.n	8012366 <USB_EPStartXfer+0x454>
 801235c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012360:	3b01      	subs	r3, #1
 8012362:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012368:	881b      	ldrh	r3, [r3, #0]
 801236a:	b29a      	uxth	r2, r3
 801236c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012370:	b29b      	uxth	r3, r3
 8012372:	029b      	lsls	r3, r3, #10
 8012374:	b29b      	uxth	r3, r3
 8012376:	4313      	orrs	r3, r2
 8012378:	b29b      	uxth	r3, r3
 801237a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801237e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012382:	b29a      	uxth	r2, r3
 8012384:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012386:	801a      	strh	r2, [r3, #0]
 8012388:	e01a      	b.n	80123c0 <USB_EPStartXfer+0x4ae>
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	785b      	ldrb	r3, [r3, #1]
 801238e:	2b01      	cmp	r3, #1
 8012390:	d116      	bne.n	80123c0 <USB_EPStartXfer+0x4ae>
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	653b      	str	r3, [r7, #80]	@ 0x50
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801239c:	b29b      	uxth	r3, r3
 801239e:	461a      	mov	r2, r3
 80123a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123a2:	4413      	add	r3, r2
 80123a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80123a6:	683b      	ldr	r3, [r7, #0]
 80123a8:	781b      	ldrb	r3, [r3, #0]
 80123aa:	00da      	lsls	r2, r3, #3
 80123ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123ae:	4413      	add	r3, r2
 80123b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80123b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80123b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123ba:	b29a      	uxth	r2, r3
 80123bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123be:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	891b      	ldrh	r3, [r3, #8]
 80123c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	6959      	ldr	r1, [r3, #20]
 80123cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123d0:	b29b      	uxth	r3, r3
 80123d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f000 fc7f 	bl	8012cda <USB_WritePMA>
            ep->xfer_buff += len;
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	695a      	ldr	r2, [r3, #20]
 80123e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123e4:	441a      	add	r2, r3
 80123e6:	683b      	ldr	r3, [r7, #0]
 80123e8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80123ea:	683b      	ldr	r3, [r7, #0]
 80123ec:	6a1a      	ldr	r2, [r3, #32]
 80123ee:	683b      	ldr	r3, [r7, #0]
 80123f0:	691b      	ldr	r3, [r3, #16]
 80123f2:	429a      	cmp	r2, r3
 80123f4:	d907      	bls.n	8012406 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	6a1a      	ldr	r2, [r3, #32]
 80123fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123fe:	1ad2      	subs	r2, r2, r3
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	621a      	str	r2, [r3, #32]
 8012404:	e006      	b.n	8012414 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8012406:	683b      	ldr	r3, [r7, #0]
 8012408:	6a1b      	ldr	r3, [r3, #32]
 801240a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 801240e:	683b      	ldr	r3, [r7, #0]
 8012410:	2200      	movs	r2, #0
 8012412:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	643b      	str	r3, [r7, #64]	@ 0x40
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	785b      	ldrb	r3, [r3, #1]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d16b      	bne.n	80124f8 <USB_EPStartXfer+0x5e6>
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801242a:	b29b      	uxth	r3, r3
 801242c:	461a      	mov	r2, r3
 801242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012430:	4413      	add	r3, r2
 8012432:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	781b      	ldrb	r3, [r3, #0]
 8012438:	00da      	lsls	r2, r3, #3
 801243a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801243c:	4413      	add	r3, r2
 801243e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012442:	637b      	str	r3, [r7, #52]	@ 0x34
 8012444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012446:	881b      	ldrh	r3, [r3, #0]
 8012448:	b29b      	uxth	r3, r3
 801244a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801244e:	b29a      	uxth	r2, r3
 8012450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012452:	801a      	strh	r2, [r3, #0]
 8012454:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012458:	2b00      	cmp	r3, #0
 801245a:	d10a      	bne.n	8012472 <USB_EPStartXfer+0x560>
 801245c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801245e:	881b      	ldrh	r3, [r3, #0]
 8012460:	b29b      	uxth	r3, r3
 8012462:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012466:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801246a:	b29a      	uxth	r2, r3
 801246c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801246e:	801a      	strh	r2, [r3, #0]
 8012470:	e05b      	b.n	801252a <USB_EPStartXfer+0x618>
 8012472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012476:	2b3e      	cmp	r3, #62	@ 0x3e
 8012478:	d81c      	bhi.n	80124b4 <USB_EPStartXfer+0x5a2>
 801247a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801247e:	085b      	lsrs	r3, r3, #1
 8012480:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012484:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012488:	f003 0301 	and.w	r3, r3, #1
 801248c:	2b00      	cmp	r3, #0
 801248e:	d004      	beq.n	801249a <USB_EPStartXfer+0x588>
 8012490:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012494:	3301      	adds	r3, #1
 8012496:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801249a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801249c:	881b      	ldrh	r3, [r3, #0]
 801249e:	b29a      	uxth	r2, r3
 80124a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80124a4:	b29b      	uxth	r3, r3
 80124a6:	029b      	lsls	r3, r3, #10
 80124a8:	b29b      	uxth	r3, r3
 80124aa:	4313      	orrs	r3, r2
 80124ac:	b29a      	uxth	r2, r3
 80124ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124b0:	801a      	strh	r2, [r3, #0]
 80124b2:	e03a      	b.n	801252a <USB_EPStartXfer+0x618>
 80124b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124b8:	095b      	lsrs	r3, r3, #5
 80124ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80124be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124c2:	f003 031f 	and.w	r3, r3, #31
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d104      	bne.n	80124d4 <USB_EPStartXfer+0x5c2>
 80124ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80124ce:	3b01      	subs	r3, #1
 80124d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80124d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124d6:	881b      	ldrh	r3, [r3, #0]
 80124d8:	b29a      	uxth	r2, r3
 80124da:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80124de:	b29b      	uxth	r3, r3
 80124e0:	029b      	lsls	r3, r3, #10
 80124e2:	b29b      	uxth	r3, r3
 80124e4:	4313      	orrs	r3, r2
 80124e6:	b29b      	uxth	r3, r3
 80124e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80124ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80124f0:	b29a      	uxth	r2, r3
 80124f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80124f4:	801a      	strh	r2, [r3, #0]
 80124f6:	e018      	b.n	801252a <USB_EPStartXfer+0x618>
 80124f8:	683b      	ldr	r3, [r7, #0]
 80124fa:	785b      	ldrb	r3, [r3, #1]
 80124fc:	2b01      	cmp	r3, #1
 80124fe:	d114      	bne.n	801252a <USB_EPStartXfer+0x618>
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012506:	b29b      	uxth	r3, r3
 8012508:	461a      	mov	r2, r3
 801250a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801250c:	4413      	add	r3, r2
 801250e:	643b      	str	r3, [r7, #64]	@ 0x40
 8012510:	683b      	ldr	r3, [r7, #0]
 8012512:	781b      	ldrb	r3, [r3, #0]
 8012514:	00da      	lsls	r2, r3, #3
 8012516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012518:	4413      	add	r3, r2
 801251a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801251e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012524:	b29a      	uxth	r2, r3
 8012526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012528:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801252a:	683b      	ldr	r3, [r7, #0]
 801252c:	895b      	ldrh	r3, [r3, #10]
 801252e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012532:	683b      	ldr	r3, [r7, #0]
 8012534:	6959      	ldr	r1, [r3, #20]
 8012536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801253a:	b29b      	uxth	r3, r3
 801253c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012540:	6878      	ldr	r0, [r7, #4]
 8012542:	f000 fbca 	bl	8012cda <USB_WritePMA>
 8012546:	e193      	b.n	8012870 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8012548:	683b      	ldr	r3, [r7, #0]
 801254a:	6a1b      	ldr	r3, [r3, #32]
 801254c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012550:	687a      	ldr	r2, [r7, #4]
 8012552:	683b      	ldr	r3, [r7, #0]
 8012554:	781b      	ldrb	r3, [r3, #0]
 8012556:	009b      	lsls	r3, r3, #2
 8012558:	4413      	add	r3, r2
 801255a:	881b      	ldrh	r3, [r3, #0]
 801255c:	b29b      	uxth	r3, r3
 801255e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012566:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801256a:	687a      	ldr	r2, [r7, #4]
 801256c:	683b      	ldr	r3, [r7, #0]
 801256e:	781b      	ldrb	r3, [r3, #0]
 8012570:	009b      	lsls	r3, r3, #2
 8012572:	441a      	add	r2, r3
 8012574:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8012578:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801257c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012588:	b29b      	uxth	r3, r3
 801258a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012596:	b29b      	uxth	r3, r3
 8012598:	461a      	mov	r2, r3
 801259a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801259c:	4413      	add	r3, r2
 801259e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80125a0:	683b      	ldr	r3, [r7, #0]
 80125a2:	781b      	ldrb	r3, [r3, #0]
 80125a4:	00da      	lsls	r2, r3, #3
 80125a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80125a8:	4413      	add	r3, r2
 80125aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80125ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80125b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125b4:	b29a      	uxth	r2, r3
 80125b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80125b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80125ba:	683b      	ldr	r3, [r7, #0]
 80125bc:	891b      	ldrh	r3, [r3, #8]
 80125be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	6959      	ldr	r1, [r3, #20]
 80125c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125ca:	b29b      	uxth	r3, r3
 80125cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80125d0:	6878      	ldr	r0, [r7, #4]
 80125d2:	f000 fb82 	bl	8012cda <USB_WritePMA>
 80125d6:	e14b      	b.n	8012870 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80125d8:	683b      	ldr	r3, [r7, #0]
 80125da:	6a1a      	ldr	r2, [r3, #32]
 80125dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125e0:	1ad2      	subs	r2, r2, r3
 80125e2:	683b      	ldr	r3, [r7, #0]
 80125e4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80125e6:	687a      	ldr	r2, [r7, #4]
 80125e8:	683b      	ldr	r3, [r7, #0]
 80125ea:	781b      	ldrb	r3, [r3, #0]
 80125ec:	009b      	lsls	r3, r3, #2
 80125ee:	4413      	add	r3, r2
 80125f0:	881b      	ldrh	r3, [r3, #0]
 80125f2:	b29b      	uxth	r3, r3
 80125f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	f000 809a 	beq.w	8012732 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	673b      	str	r3, [r7, #112]	@ 0x70
 8012602:	683b      	ldr	r3, [r7, #0]
 8012604:	785b      	ldrb	r3, [r3, #1]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d16b      	bne.n	80126e2 <USB_EPStartXfer+0x7d0>
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012614:	b29b      	uxth	r3, r3
 8012616:	461a      	mov	r2, r3
 8012618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801261a:	4413      	add	r3, r2
 801261c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801261e:	683b      	ldr	r3, [r7, #0]
 8012620:	781b      	ldrb	r3, [r3, #0]
 8012622:	00da      	lsls	r2, r3, #3
 8012624:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012626:	4413      	add	r3, r2
 8012628:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801262c:	667b      	str	r3, [r7, #100]	@ 0x64
 801262e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012630:	881b      	ldrh	r3, [r3, #0]
 8012632:	b29b      	uxth	r3, r3
 8012634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012638:	b29a      	uxth	r2, r3
 801263a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801263c:	801a      	strh	r2, [r3, #0]
 801263e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012642:	2b00      	cmp	r3, #0
 8012644:	d10a      	bne.n	801265c <USB_EPStartXfer+0x74a>
 8012646:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012648:	881b      	ldrh	r3, [r3, #0]
 801264a:	b29b      	uxth	r3, r3
 801264c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012650:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012654:	b29a      	uxth	r2, r3
 8012656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012658:	801a      	strh	r2, [r3, #0]
 801265a:	e05b      	b.n	8012714 <USB_EPStartXfer+0x802>
 801265c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012660:	2b3e      	cmp	r3, #62	@ 0x3e
 8012662:	d81c      	bhi.n	801269e <USB_EPStartXfer+0x78c>
 8012664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012668:	085b      	lsrs	r3, r3, #1
 801266a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801266e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012672:	f003 0301 	and.w	r3, r3, #1
 8012676:	2b00      	cmp	r3, #0
 8012678:	d004      	beq.n	8012684 <USB_EPStartXfer+0x772>
 801267a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801267e:	3301      	adds	r3, #1
 8012680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012684:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012686:	881b      	ldrh	r3, [r3, #0]
 8012688:	b29a      	uxth	r2, r3
 801268a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801268e:	b29b      	uxth	r3, r3
 8012690:	029b      	lsls	r3, r3, #10
 8012692:	b29b      	uxth	r3, r3
 8012694:	4313      	orrs	r3, r2
 8012696:	b29a      	uxth	r2, r3
 8012698:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801269a:	801a      	strh	r2, [r3, #0]
 801269c:	e03a      	b.n	8012714 <USB_EPStartXfer+0x802>
 801269e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126a2:	095b      	lsrs	r3, r3, #5
 80126a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80126a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126ac:	f003 031f 	and.w	r3, r3, #31
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d104      	bne.n	80126be <USB_EPStartXfer+0x7ac>
 80126b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80126b8:	3b01      	subs	r3, #1
 80126ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80126be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80126c0:	881b      	ldrh	r3, [r3, #0]
 80126c2:	b29a      	uxth	r2, r3
 80126c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80126c8:	b29b      	uxth	r3, r3
 80126ca:	029b      	lsls	r3, r3, #10
 80126cc:	b29b      	uxth	r3, r3
 80126ce:	4313      	orrs	r3, r2
 80126d0:	b29b      	uxth	r3, r3
 80126d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80126d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80126da:	b29a      	uxth	r2, r3
 80126dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80126de:	801a      	strh	r2, [r3, #0]
 80126e0:	e018      	b.n	8012714 <USB_EPStartXfer+0x802>
 80126e2:	683b      	ldr	r3, [r7, #0]
 80126e4:	785b      	ldrb	r3, [r3, #1]
 80126e6:	2b01      	cmp	r3, #1
 80126e8:	d114      	bne.n	8012714 <USB_EPStartXfer+0x802>
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80126f0:	b29b      	uxth	r3, r3
 80126f2:	461a      	mov	r2, r3
 80126f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80126f6:	4413      	add	r3, r2
 80126f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80126fa:	683b      	ldr	r3, [r7, #0]
 80126fc:	781b      	ldrb	r3, [r3, #0]
 80126fe:	00da      	lsls	r2, r3, #3
 8012700:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012702:	4413      	add	r3, r2
 8012704:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8012708:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801270a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801270e:	b29a      	uxth	r2, r3
 8012710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012712:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	895b      	ldrh	r3, [r3, #10]
 8012718:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801271c:	683b      	ldr	r3, [r7, #0]
 801271e:	6959      	ldr	r1, [r3, #20]
 8012720:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012724:	b29b      	uxth	r3, r3
 8012726:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801272a:	6878      	ldr	r0, [r7, #4]
 801272c:	f000 fad5 	bl	8012cda <USB_WritePMA>
 8012730:	e09e      	b.n	8012870 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012732:	683b      	ldr	r3, [r7, #0]
 8012734:	785b      	ldrb	r3, [r3, #1]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d16b      	bne.n	8012812 <USB_EPStartXfer+0x900>
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012744:	b29b      	uxth	r3, r3
 8012746:	461a      	mov	r2, r3
 8012748:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801274a:	4413      	add	r3, r2
 801274c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	781b      	ldrb	r3, [r3, #0]
 8012752:	00da      	lsls	r2, r3, #3
 8012754:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012756:	4413      	add	r3, r2
 8012758:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801275c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801275e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012760:	881b      	ldrh	r3, [r3, #0]
 8012762:	b29b      	uxth	r3, r3
 8012764:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012768:	b29a      	uxth	r2, r3
 801276a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801276c:	801a      	strh	r2, [r3, #0]
 801276e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012772:	2b00      	cmp	r3, #0
 8012774:	d10a      	bne.n	801278c <USB_EPStartXfer+0x87a>
 8012776:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012778:	881b      	ldrh	r3, [r3, #0]
 801277a:	b29b      	uxth	r3, r3
 801277c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012780:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012784:	b29a      	uxth	r2, r3
 8012786:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012788:	801a      	strh	r2, [r3, #0]
 801278a:	e063      	b.n	8012854 <USB_EPStartXfer+0x942>
 801278c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012790:	2b3e      	cmp	r3, #62	@ 0x3e
 8012792:	d81c      	bhi.n	80127ce <USB_EPStartXfer+0x8bc>
 8012794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012798:	085b      	lsrs	r3, r3, #1
 801279a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801279e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127a2:	f003 0301 	and.w	r3, r3, #1
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d004      	beq.n	80127b4 <USB_EPStartXfer+0x8a2>
 80127aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80127ae:	3301      	adds	r3, #1
 80127b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80127b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80127b6:	881b      	ldrh	r3, [r3, #0]
 80127b8:	b29a      	uxth	r2, r3
 80127ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80127be:	b29b      	uxth	r3, r3
 80127c0:	029b      	lsls	r3, r3, #10
 80127c2:	b29b      	uxth	r3, r3
 80127c4:	4313      	orrs	r3, r2
 80127c6:	b29a      	uxth	r2, r3
 80127c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80127ca:	801a      	strh	r2, [r3, #0]
 80127cc:	e042      	b.n	8012854 <USB_EPStartXfer+0x942>
 80127ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127d2:	095b      	lsrs	r3, r3, #5
 80127d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80127d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127dc:	f003 031f 	and.w	r3, r3, #31
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d104      	bne.n	80127ee <USB_EPStartXfer+0x8dc>
 80127e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80127e8:	3b01      	subs	r3, #1
 80127ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80127ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80127f0:	881b      	ldrh	r3, [r3, #0]
 80127f2:	b29a      	uxth	r2, r3
 80127f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80127f8:	b29b      	uxth	r3, r3
 80127fa:	029b      	lsls	r3, r3, #10
 80127fc:	b29b      	uxth	r3, r3
 80127fe:	4313      	orrs	r3, r2
 8012800:	b29b      	uxth	r3, r3
 8012802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801280a:	b29a      	uxth	r2, r3
 801280c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801280e:	801a      	strh	r2, [r3, #0]
 8012810:	e020      	b.n	8012854 <USB_EPStartXfer+0x942>
 8012812:	683b      	ldr	r3, [r7, #0]
 8012814:	785b      	ldrb	r3, [r3, #1]
 8012816:	2b01      	cmp	r3, #1
 8012818:	d11c      	bne.n	8012854 <USB_EPStartXfer+0x942>
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012826:	b29b      	uxth	r3, r3
 8012828:	461a      	mov	r2, r3
 801282a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801282e:	4413      	add	r3, r2
 8012830:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012834:	683b      	ldr	r3, [r7, #0]
 8012836:	781b      	ldrb	r3, [r3, #0]
 8012838:	00da      	lsls	r2, r3, #3
 801283a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801283e:	4413      	add	r3, r2
 8012840:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012844:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012848:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801284c:	b29a      	uxth	r2, r3
 801284e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012852:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012854:	683b      	ldr	r3, [r7, #0]
 8012856:	891b      	ldrh	r3, [r3, #8]
 8012858:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801285c:	683b      	ldr	r3, [r7, #0]
 801285e:	6959      	ldr	r1, [r3, #20]
 8012860:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012864:	b29b      	uxth	r3, r3
 8012866:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f000 fa35 	bl	8012cda <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012870:	687a      	ldr	r2, [r7, #4]
 8012872:	683b      	ldr	r3, [r7, #0]
 8012874:	781b      	ldrb	r3, [r3, #0]
 8012876:	009b      	lsls	r3, r3, #2
 8012878:	4413      	add	r3, r2
 801287a:	881b      	ldrh	r3, [r3, #0]
 801287c:	b29b      	uxth	r3, r3
 801287e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012882:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012886:	817b      	strh	r3, [r7, #10]
 8012888:	897b      	ldrh	r3, [r7, #10]
 801288a:	f083 0310 	eor.w	r3, r3, #16
 801288e:	817b      	strh	r3, [r7, #10]
 8012890:	897b      	ldrh	r3, [r7, #10]
 8012892:	f083 0320 	eor.w	r3, r3, #32
 8012896:	817b      	strh	r3, [r7, #10]
 8012898:	687a      	ldr	r2, [r7, #4]
 801289a:	683b      	ldr	r3, [r7, #0]
 801289c:	781b      	ldrb	r3, [r3, #0]
 801289e:	009b      	lsls	r3, r3, #2
 80128a0:	441a      	add	r2, r3
 80128a2:	897b      	ldrh	r3, [r7, #10]
 80128a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80128a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80128ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80128b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80128b4:	b29b      	uxth	r3, r3
 80128b6:	8013      	strh	r3, [r2, #0]
 80128b8:	e0d5      	b.n	8012a66 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	7b1b      	ldrb	r3, [r3, #12]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d156      	bne.n	8012970 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80128c2:	683b      	ldr	r3, [r7, #0]
 80128c4:	699b      	ldr	r3, [r3, #24]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d122      	bne.n	8012910 <USB_EPStartXfer+0x9fe>
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	78db      	ldrb	r3, [r3, #3]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d11e      	bne.n	8012910 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80128d2:	687a      	ldr	r2, [r7, #4]
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	781b      	ldrb	r3, [r3, #0]
 80128d8:	009b      	lsls	r3, r3, #2
 80128da:	4413      	add	r3, r2
 80128dc:	881b      	ldrh	r3, [r3, #0]
 80128de:	b29b      	uxth	r3, r3
 80128e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80128e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128e8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80128ec:	687a      	ldr	r2, [r7, #4]
 80128ee:	683b      	ldr	r3, [r7, #0]
 80128f0:	781b      	ldrb	r3, [r3, #0]
 80128f2:	009b      	lsls	r3, r3, #2
 80128f4:	441a      	add	r2, r3
 80128f6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80128fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80128fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012902:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801290a:	b29b      	uxth	r3, r3
 801290c:	8013      	strh	r3, [r2, #0]
 801290e:	e01d      	b.n	801294c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8012910:	687a      	ldr	r2, [r7, #4]
 8012912:	683b      	ldr	r3, [r7, #0]
 8012914:	781b      	ldrb	r3, [r3, #0]
 8012916:	009b      	lsls	r3, r3, #2
 8012918:	4413      	add	r3, r2
 801291a:	881b      	ldrh	r3, [r3, #0]
 801291c:	b29b      	uxth	r3, r3
 801291e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012926:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 801292a:	687a      	ldr	r2, [r7, #4]
 801292c:	683b      	ldr	r3, [r7, #0]
 801292e:	781b      	ldrb	r3, [r3, #0]
 8012930:	009b      	lsls	r3, r3, #2
 8012932:	441a      	add	r2, r3
 8012934:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012938:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801293c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012940:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012948:	b29b      	uxth	r3, r3
 801294a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801294c:	683b      	ldr	r3, [r7, #0]
 801294e:	699a      	ldr	r2, [r3, #24]
 8012950:	683b      	ldr	r3, [r7, #0]
 8012952:	691b      	ldr	r3, [r3, #16]
 8012954:	429a      	cmp	r2, r3
 8012956:	d907      	bls.n	8012968 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012958:	683b      	ldr	r3, [r7, #0]
 801295a:	699a      	ldr	r2, [r3, #24]
 801295c:	683b      	ldr	r3, [r7, #0]
 801295e:	691b      	ldr	r3, [r3, #16]
 8012960:	1ad2      	subs	r2, r2, r3
 8012962:	683b      	ldr	r3, [r7, #0]
 8012964:	619a      	str	r2, [r3, #24]
 8012966:	e054      	b.n	8012a12 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	2200      	movs	r2, #0
 801296c:	619a      	str	r2, [r3, #24]
 801296e:	e050      	b.n	8012a12 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012970:	683b      	ldr	r3, [r7, #0]
 8012972:	78db      	ldrb	r3, [r3, #3]
 8012974:	2b02      	cmp	r3, #2
 8012976:	d142      	bne.n	80129fe <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012978:	683b      	ldr	r3, [r7, #0]
 801297a:	69db      	ldr	r3, [r3, #28]
 801297c:	2b00      	cmp	r3, #0
 801297e:	d048      	beq.n	8012a12 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012980:	687a      	ldr	r2, [r7, #4]
 8012982:	683b      	ldr	r3, [r7, #0]
 8012984:	781b      	ldrb	r3, [r3, #0]
 8012986:	009b      	lsls	r3, r3, #2
 8012988:	4413      	add	r3, r2
 801298a:	881b      	ldrh	r3, [r3, #0]
 801298c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012990:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012998:	2b00      	cmp	r3, #0
 801299a:	d005      	beq.n	80129a8 <USB_EPStartXfer+0xa96>
 801299c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80129a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d10b      	bne.n	80129c0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80129a8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80129ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d12e      	bne.n	8012a12 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80129b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80129b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d128      	bne.n	8012a12 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80129c0:	687a      	ldr	r2, [r7, #4]
 80129c2:	683b      	ldr	r3, [r7, #0]
 80129c4:	781b      	ldrb	r3, [r3, #0]
 80129c6:	009b      	lsls	r3, r3, #2
 80129c8:	4413      	add	r3, r2
 80129ca:	881b      	ldrh	r3, [r3, #0]
 80129cc:	b29b      	uxth	r3, r3
 80129ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80129d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80129d6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80129da:	687a      	ldr	r2, [r7, #4]
 80129dc:	683b      	ldr	r3, [r7, #0]
 80129de:	781b      	ldrb	r3, [r3, #0]
 80129e0:	009b      	lsls	r3, r3, #2
 80129e2:	441a      	add	r2, r3
 80129e4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80129e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80129ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80129f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80129f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80129f8:	b29b      	uxth	r3, r3
 80129fa:	8013      	strh	r3, [r2, #0]
 80129fc:	e009      	b.n	8012a12 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80129fe:	683b      	ldr	r3, [r7, #0]
 8012a00:	78db      	ldrb	r3, [r3, #3]
 8012a02:	2b01      	cmp	r3, #1
 8012a04:	d103      	bne.n	8012a0e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012a06:	683b      	ldr	r3, [r7, #0]
 8012a08:	2200      	movs	r2, #0
 8012a0a:	619a      	str	r2, [r3, #24]
 8012a0c:	e001      	b.n	8012a12 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8012a0e:	2301      	movs	r3, #1
 8012a10:	e02a      	b.n	8012a68 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012a12:	687a      	ldr	r2, [r7, #4]
 8012a14:	683b      	ldr	r3, [r7, #0]
 8012a16:	781b      	ldrb	r3, [r3, #0]
 8012a18:	009b      	lsls	r3, r3, #2
 8012a1a:	4413      	add	r3, r2
 8012a1c:	881b      	ldrh	r3, [r3, #0]
 8012a1e:	b29b      	uxth	r3, r3
 8012a20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012a24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a28:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012a2c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012a30:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012a34:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012a38:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012a3c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012a40:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012a44:	687a      	ldr	r2, [r7, #4]
 8012a46:	683b      	ldr	r3, [r7, #0]
 8012a48:	781b      	ldrb	r3, [r3, #0]
 8012a4a:	009b      	lsls	r3, r3, #2
 8012a4c:	441a      	add	r2, r3
 8012a4e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012a52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012a66:	2300      	movs	r3, #0
}
 8012a68:	4618      	mov	r0, r3
 8012a6a:	37b0      	adds	r7, #176	@ 0xb0
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd80      	pop	{r7, pc}

08012a70 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012a70:	b480      	push	{r7}
 8012a72:	b085      	sub	sp, #20
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	6078      	str	r0, [r7, #4]
 8012a78:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012a7a:	683b      	ldr	r3, [r7, #0]
 8012a7c:	785b      	ldrb	r3, [r3, #1]
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d020      	beq.n	8012ac4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012a82:	687a      	ldr	r2, [r7, #4]
 8012a84:	683b      	ldr	r3, [r7, #0]
 8012a86:	781b      	ldrb	r3, [r3, #0]
 8012a88:	009b      	lsls	r3, r3, #2
 8012a8a:	4413      	add	r3, r2
 8012a8c:	881b      	ldrh	r3, [r3, #0]
 8012a8e:	b29b      	uxth	r3, r3
 8012a90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012a98:	81bb      	strh	r3, [r7, #12]
 8012a9a:	89bb      	ldrh	r3, [r7, #12]
 8012a9c:	f083 0310 	eor.w	r3, r3, #16
 8012aa0:	81bb      	strh	r3, [r7, #12]
 8012aa2:	687a      	ldr	r2, [r7, #4]
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	781b      	ldrb	r3, [r3, #0]
 8012aa8:	009b      	lsls	r3, r3, #2
 8012aaa:	441a      	add	r2, r3
 8012aac:	89bb      	ldrh	r3, [r7, #12]
 8012aae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012ab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012abe:	b29b      	uxth	r3, r3
 8012ac0:	8013      	strh	r3, [r2, #0]
 8012ac2:	e01f      	b.n	8012b04 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012ac4:	687a      	ldr	r2, [r7, #4]
 8012ac6:	683b      	ldr	r3, [r7, #0]
 8012ac8:	781b      	ldrb	r3, [r3, #0]
 8012aca:	009b      	lsls	r3, r3, #2
 8012acc:	4413      	add	r3, r2
 8012ace:	881b      	ldrh	r3, [r3, #0]
 8012ad0:	b29b      	uxth	r3, r3
 8012ad2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ada:	81fb      	strh	r3, [r7, #14]
 8012adc:	89fb      	ldrh	r3, [r7, #14]
 8012ade:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012ae2:	81fb      	strh	r3, [r7, #14]
 8012ae4:	687a      	ldr	r2, [r7, #4]
 8012ae6:	683b      	ldr	r3, [r7, #0]
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	009b      	lsls	r3, r3, #2
 8012aec:	441a      	add	r2, r3
 8012aee:	89fb      	ldrh	r3, [r7, #14]
 8012af0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012af4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b00:	b29b      	uxth	r3, r3
 8012b02:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012b04:	2300      	movs	r3, #0
}
 8012b06:	4618      	mov	r0, r3
 8012b08:	3714      	adds	r7, #20
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b10:	4770      	bx	lr

08012b12 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012b12:	b480      	push	{r7}
 8012b14:	b087      	sub	sp, #28
 8012b16:	af00      	add	r7, sp, #0
 8012b18:	6078      	str	r0, [r7, #4]
 8012b1a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012b1c:	683b      	ldr	r3, [r7, #0]
 8012b1e:	785b      	ldrb	r3, [r3, #1]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d04c      	beq.n	8012bbe <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012b24:	687a      	ldr	r2, [r7, #4]
 8012b26:	683b      	ldr	r3, [r7, #0]
 8012b28:	781b      	ldrb	r3, [r3, #0]
 8012b2a:	009b      	lsls	r3, r3, #2
 8012b2c:	4413      	add	r3, r2
 8012b2e:	881b      	ldrh	r3, [r3, #0]
 8012b30:	823b      	strh	r3, [r7, #16]
 8012b32:	8a3b      	ldrh	r3, [r7, #16]
 8012b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d01b      	beq.n	8012b74 <USB_EPClearStall+0x62>
 8012b3c:	687a      	ldr	r2, [r7, #4]
 8012b3e:	683b      	ldr	r3, [r7, #0]
 8012b40:	781b      	ldrb	r3, [r3, #0]
 8012b42:	009b      	lsls	r3, r3, #2
 8012b44:	4413      	add	r3, r2
 8012b46:	881b      	ldrh	r3, [r3, #0]
 8012b48:	b29b      	uxth	r3, r3
 8012b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012b52:	81fb      	strh	r3, [r7, #14]
 8012b54:	687a      	ldr	r2, [r7, #4]
 8012b56:	683b      	ldr	r3, [r7, #0]
 8012b58:	781b      	ldrb	r3, [r3, #0]
 8012b5a:	009b      	lsls	r3, r3, #2
 8012b5c:	441a      	add	r2, r3
 8012b5e:	89fb      	ldrh	r3, [r7, #14]
 8012b60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012b64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012b68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012b6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012b70:	b29b      	uxth	r3, r3
 8012b72:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012b74:	683b      	ldr	r3, [r7, #0]
 8012b76:	78db      	ldrb	r3, [r3, #3]
 8012b78:	2b01      	cmp	r3, #1
 8012b7a:	d06c      	beq.n	8012c56 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012b7c:	687a      	ldr	r2, [r7, #4]
 8012b7e:	683b      	ldr	r3, [r7, #0]
 8012b80:	781b      	ldrb	r3, [r3, #0]
 8012b82:	009b      	lsls	r3, r3, #2
 8012b84:	4413      	add	r3, r2
 8012b86:	881b      	ldrh	r3, [r3, #0]
 8012b88:	b29b      	uxth	r3, r3
 8012b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012b92:	81bb      	strh	r3, [r7, #12]
 8012b94:	89bb      	ldrh	r3, [r7, #12]
 8012b96:	f083 0320 	eor.w	r3, r3, #32
 8012b9a:	81bb      	strh	r3, [r7, #12]
 8012b9c:	687a      	ldr	r2, [r7, #4]
 8012b9e:	683b      	ldr	r3, [r7, #0]
 8012ba0:	781b      	ldrb	r3, [r3, #0]
 8012ba2:	009b      	lsls	r3, r3, #2
 8012ba4:	441a      	add	r2, r3
 8012ba6:	89bb      	ldrh	r3, [r7, #12]
 8012ba8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012bac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012bb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bb8:	b29b      	uxth	r3, r3
 8012bba:	8013      	strh	r3, [r2, #0]
 8012bbc:	e04b      	b.n	8012c56 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012bbe:	687a      	ldr	r2, [r7, #4]
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	781b      	ldrb	r3, [r3, #0]
 8012bc4:	009b      	lsls	r3, r3, #2
 8012bc6:	4413      	add	r3, r2
 8012bc8:	881b      	ldrh	r3, [r3, #0]
 8012bca:	82fb      	strh	r3, [r7, #22]
 8012bcc:	8afb      	ldrh	r3, [r7, #22]
 8012bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d01b      	beq.n	8012c0e <USB_EPClearStall+0xfc>
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	781b      	ldrb	r3, [r3, #0]
 8012bdc:	009b      	lsls	r3, r3, #2
 8012bde:	4413      	add	r3, r2
 8012be0:	881b      	ldrh	r3, [r3, #0]
 8012be2:	b29b      	uxth	r3, r3
 8012be4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012be8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012bec:	82bb      	strh	r3, [r7, #20]
 8012bee:	687a      	ldr	r2, [r7, #4]
 8012bf0:	683b      	ldr	r3, [r7, #0]
 8012bf2:	781b      	ldrb	r3, [r3, #0]
 8012bf4:	009b      	lsls	r3, r3, #2
 8012bf6:	441a      	add	r2, r3
 8012bf8:	8abb      	ldrh	r3, [r7, #20]
 8012bfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012bfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c0a:	b29b      	uxth	r3, r3
 8012c0c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012c0e:	687a      	ldr	r2, [r7, #4]
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	781b      	ldrb	r3, [r3, #0]
 8012c14:	009b      	lsls	r3, r3, #2
 8012c16:	4413      	add	r3, r2
 8012c18:	881b      	ldrh	r3, [r3, #0]
 8012c1a:	b29b      	uxth	r3, r3
 8012c1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c24:	827b      	strh	r3, [r7, #18]
 8012c26:	8a7b      	ldrh	r3, [r7, #18]
 8012c28:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012c2c:	827b      	strh	r3, [r7, #18]
 8012c2e:	8a7b      	ldrh	r3, [r7, #18]
 8012c30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012c34:	827b      	strh	r3, [r7, #18]
 8012c36:	687a      	ldr	r2, [r7, #4]
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	781b      	ldrb	r3, [r3, #0]
 8012c3c:	009b      	lsls	r3, r3, #2
 8012c3e:	441a      	add	r2, r3
 8012c40:	8a7b      	ldrh	r3, [r7, #18]
 8012c42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c52:	b29b      	uxth	r3, r3
 8012c54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012c56:	2300      	movs	r3, #0
}
 8012c58:	4618      	mov	r0, r3
 8012c5a:	371c      	adds	r7, #28
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c62:	4770      	bx	lr

08012c64 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012c64:	b480      	push	{r7}
 8012c66:	b083      	sub	sp, #12
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
 8012c6c:	460b      	mov	r3, r1
 8012c6e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012c70:	78fb      	ldrb	r3, [r7, #3]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d103      	bne.n	8012c7e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	2280      	movs	r2, #128	@ 0x80
 8012c7a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012c7e:	2300      	movs	r3, #0
}
 8012c80:	4618      	mov	r0, r3
 8012c82:	370c      	adds	r7, #12
 8012c84:	46bd      	mov	sp, r7
 8012c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c8a:	4770      	bx	lr

08012c8c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012c8c:	b480      	push	{r7}
 8012c8e:	b083      	sub	sp, #12
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012c9a:	b29b      	uxth	r3, r3
 8012c9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ca0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012ca4:	b29a      	uxth	r2, r3
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012cac:	2300      	movs	r3, #0
}
 8012cae:	4618      	mov	r0, r3
 8012cb0:	370c      	adds	r7, #12
 8012cb2:	46bd      	mov	sp, r7
 8012cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb8:	4770      	bx	lr

08012cba <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012cba:	b480      	push	{r7}
 8012cbc:	b085      	sub	sp, #20
 8012cbe:	af00      	add	r7, sp, #0
 8012cc0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012cc8:	b29b      	uxth	r3, r3
 8012cca:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012ccc:	68fb      	ldr	r3, [r7, #12]
}
 8012cce:	4618      	mov	r0, r3
 8012cd0:	3714      	adds	r7, #20
 8012cd2:	46bd      	mov	sp, r7
 8012cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cd8:	4770      	bx	lr

08012cda <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012cda:	b480      	push	{r7}
 8012cdc:	b08b      	sub	sp, #44	@ 0x2c
 8012cde:	af00      	add	r7, sp, #0
 8012ce0:	60f8      	str	r0, [r7, #12]
 8012ce2:	60b9      	str	r1, [r7, #8]
 8012ce4:	4611      	mov	r1, r2
 8012ce6:	461a      	mov	r2, r3
 8012ce8:	460b      	mov	r3, r1
 8012cea:	80fb      	strh	r3, [r7, #6]
 8012cec:	4613      	mov	r3, r2
 8012cee:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012cf0:	88bb      	ldrh	r3, [r7, #4]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	085b      	lsrs	r3, r3, #1
 8012cf6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012cfc:	68bb      	ldr	r3, [r7, #8]
 8012cfe:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012d00:	88fa      	ldrh	r2, [r7, #6]
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	4413      	add	r3, r2
 8012d06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d0a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012d0c:	69bb      	ldr	r3, [r7, #24]
 8012d0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d10:	e01c      	b.n	8012d4c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8012d12:	69fb      	ldr	r3, [r7, #28]
 8012d14:	781b      	ldrb	r3, [r3, #0]
 8012d16:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012d18:	69fb      	ldr	r3, [r7, #28]
 8012d1a:	3301      	adds	r3, #1
 8012d1c:	781b      	ldrb	r3, [r3, #0]
 8012d1e:	b21b      	sxth	r3, r3
 8012d20:	021b      	lsls	r3, r3, #8
 8012d22:	b21a      	sxth	r2, r3
 8012d24:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012d28:	4313      	orrs	r3, r2
 8012d2a:	b21b      	sxth	r3, r3
 8012d2c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012d2e:	6a3b      	ldr	r3, [r7, #32]
 8012d30:	8a7a      	ldrh	r2, [r7, #18]
 8012d32:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012d34:	6a3b      	ldr	r3, [r7, #32]
 8012d36:	3302      	adds	r3, #2
 8012d38:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012d3a:	69fb      	ldr	r3, [r7, #28]
 8012d3c:	3301      	adds	r3, #1
 8012d3e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012d40:	69fb      	ldr	r3, [r7, #28]
 8012d42:	3301      	adds	r3, #1
 8012d44:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d48:	3b01      	subs	r3, #1
 8012d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d1df      	bne.n	8012d12 <USB_WritePMA+0x38>
  }
}
 8012d52:	bf00      	nop
 8012d54:	bf00      	nop
 8012d56:	372c      	adds	r7, #44	@ 0x2c
 8012d58:	46bd      	mov	sp, r7
 8012d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d5e:	4770      	bx	lr

08012d60 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012d60:	b480      	push	{r7}
 8012d62:	b08b      	sub	sp, #44	@ 0x2c
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	60f8      	str	r0, [r7, #12]
 8012d68:	60b9      	str	r1, [r7, #8]
 8012d6a:	4611      	mov	r1, r2
 8012d6c:	461a      	mov	r2, r3
 8012d6e:	460b      	mov	r3, r1
 8012d70:	80fb      	strh	r3, [r7, #6]
 8012d72:	4613      	mov	r3, r2
 8012d74:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012d76:	88bb      	ldrh	r3, [r7, #4]
 8012d78:	085b      	lsrs	r3, r3, #1
 8012d7a:	b29b      	uxth	r3, r3
 8012d7c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012d82:	68bb      	ldr	r3, [r7, #8]
 8012d84:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012d86:	88fa      	ldrh	r2, [r7, #6]
 8012d88:	697b      	ldr	r3, [r7, #20]
 8012d8a:	4413      	add	r3, r2
 8012d8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d90:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012d92:	69bb      	ldr	r3, [r7, #24]
 8012d94:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d96:	e018      	b.n	8012dca <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012d98:	6a3b      	ldr	r3, [r7, #32]
 8012d9a:	881b      	ldrh	r3, [r3, #0]
 8012d9c:	b29b      	uxth	r3, r3
 8012d9e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012da0:	6a3b      	ldr	r3, [r7, #32]
 8012da2:	3302      	adds	r3, #2
 8012da4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012da6:	693b      	ldr	r3, [r7, #16]
 8012da8:	b2da      	uxtb	r2, r3
 8012daa:	69fb      	ldr	r3, [r7, #28]
 8012dac:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012dae:	69fb      	ldr	r3, [r7, #28]
 8012db0:	3301      	adds	r3, #1
 8012db2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012db4:	693b      	ldr	r3, [r7, #16]
 8012db6:	0a1b      	lsrs	r3, r3, #8
 8012db8:	b2da      	uxtb	r2, r3
 8012dba:	69fb      	ldr	r3, [r7, #28]
 8012dbc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012dbe:	69fb      	ldr	r3, [r7, #28]
 8012dc0:	3301      	adds	r3, #1
 8012dc2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dc6:	3b01      	subs	r3, #1
 8012dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8012dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d1e3      	bne.n	8012d98 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012dd0:	88bb      	ldrh	r3, [r7, #4]
 8012dd2:	f003 0301 	and.w	r3, r3, #1
 8012dd6:	b29b      	uxth	r3, r3
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d007      	beq.n	8012dec <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012ddc:	6a3b      	ldr	r3, [r7, #32]
 8012dde:	881b      	ldrh	r3, [r3, #0]
 8012de0:	b29b      	uxth	r3, r3
 8012de2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012de4:	693b      	ldr	r3, [r7, #16]
 8012de6:	b2da      	uxtb	r2, r3
 8012de8:	69fb      	ldr	r3, [r7, #28]
 8012dea:	701a      	strb	r2, [r3, #0]
  }
}
 8012dec:	bf00      	nop
 8012dee:	372c      	adds	r7, #44	@ 0x2c
 8012df0:	46bd      	mov	sp, r7
 8012df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df6:	4770      	bx	lr

08012df8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012dfc:	4907      	ldr	r1, [pc, #28]	@ (8012e1c <MX_FATFS_Init+0x24>)
 8012dfe:	4808      	ldr	r0, [pc, #32]	@ (8012e20 <MX_FATFS_Init+0x28>)
 8012e00:	f004 fc44 	bl	801768c <FATFS_LinkDriver>
 8012e04:	4603      	mov	r3, r0
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d002      	beq.n	8012e10 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8012e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8012e0e:	e003      	b.n	8012e18 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8012e10:	4b04      	ldr	r3, [pc, #16]	@ (8012e24 <MX_FATFS_Init+0x2c>)
 8012e12:	2201      	movs	r2, #1
 8012e14:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8012e16:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8012e18:	4618      	mov	r0, r3
 8012e1a:	bd80      	pop	{r7, pc}
 8012e1c:	2000298c 	.word	0x2000298c
 8012e20:	20000014 	.word	0x20000014
 8012e24:	20002990 	.word	0x20002990

08012e28 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012e28:	b480      	push	{r7}
 8012e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012e2c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012e2e:	4618      	mov	r0, r3
 8012e30:	46bd      	mov	sp, r7
 8012e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e36:	4770      	bx	lr

08012e38 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	b082      	sub	sp, #8
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	4603      	mov	r3, r0
 8012e40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8012e42:	79fb      	ldrb	r3, [r7, #7]
 8012e44:	4618      	mov	r0, r3
 8012e46:	f7f5 f9bf 	bl	80081c8 <USER_SPI_initialize>
 8012e4a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3708      	adds	r7, #8
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}

08012e54 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b082      	sub	sp, #8
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8012e5e:	79fb      	ldrb	r3, [r7, #7]
 8012e60:	4618      	mov	r0, r3
 8012e62:	f7f5 fa9d 	bl	80083a0 <USER_SPI_status>
 8012e66:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8012e68:	4618      	mov	r0, r3
 8012e6a:	3708      	adds	r7, #8
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	bd80      	pop	{r7, pc}

08012e70 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b084      	sub	sp, #16
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	60b9      	str	r1, [r7, #8]
 8012e78:	607a      	str	r2, [r7, #4]
 8012e7a:	603b      	str	r3, [r7, #0]
 8012e7c:	4603      	mov	r3, r0
 8012e7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8012e80:	7bf8      	ldrb	r0, [r7, #15]
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	687a      	ldr	r2, [r7, #4]
 8012e86:	68b9      	ldr	r1, [r7, #8]
 8012e88:	f7f5 faa0 	bl	80083cc <USER_SPI_read>
 8012e8c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3710      	adds	r7, #16
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b084      	sub	sp, #16
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	60b9      	str	r1, [r7, #8]
 8012e9e:	607a      	str	r2, [r7, #4]
 8012ea0:	603b      	str	r3, [r7, #0]
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8012ea6:	7bf8      	ldrb	r0, [r7, #15]
 8012ea8:	683b      	ldr	r3, [r7, #0]
 8012eaa:	687a      	ldr	r2, [r7, #4]
 8012eac:	68b9      	ldr	r1, [r7, #8]
 8012eae:	f7f5 faf3 	bl	8008498 <USER_SPI_write>
 8012eb2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8012eb4:	4618      	mov	r0, r3
 8012eb6:	3710      	adds	r7, #16
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	bd80      	pop	{r7, pc}

08012ebc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b082      	sub	sp, #8
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	603a      	str	r2, [r7, #0]
 8012ec6:	71fb      	strb	r3, [r7, #7]
 8012ec8:	460b      	mov	r3, r1
 8012eca:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012ecc:	79b9      	ldrb	r1, [r7, #6]
 8012ece:	79fb      	ldrb	r3, [r7, #7]
 8012ed0:	683a      	ldr	r2, [r7, #0]
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f7f5 fb5c 	bl	8008590 <USER_SPI_ioctl>
 8012ed8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8012eda:	4618      	mov	r0, r3
 8012edc:	3708      	adds	r7, #8
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}

08012ee2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012ee2:	b580      	push	{r7, lr}
 8012ee4:	b084      	sub	sp, #16
 8012ee6:	af00      	add	r7, sp, #0
 8012ee8:	6078      	str	r0, [r7, #4]
 8012eea:	460b      	mov	r3, r1
 8012eec:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012eee:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012ef2:	f005 f961 	bl	80181b8 <USBD_static_malloc>
 8012ef6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d105      	bne.n	8012f0a <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	2200      	movs	r2, #0
 8012f02:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8012f06:	2302      	movs	r3, #2
 8012f08:	e066      	b.n	8012fd8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	68fa      	ldr	r2, [r7, #12]
 8012f0e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	7c1b      	ldrb	r3, [r3, #16]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d119      	bne.n	8012f4e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012f1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012f1e:	2202      	movs	r2, #2
 8012f20:	2181      	movs	r1, #129	@ 0x81
 8012f22:	6878      	ldr	r0, [r7, #4]
 8012f24:	f004 ffef 	bl	8017f06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	2201      	movs	r2, #1
 8012f2c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012f2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012f32:	2202      	movs	r2, #2
 8012f34:	2101      	movs	r1, #1
 8012f36:	6878      	ldr	r0, [r7, #4]
 8012f38:	f004 ffe5 	bl	8017f06 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	2201      	movs	r2, #1
 8012f40:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	2210      	movs	r2, #16
 8012f48:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8012f4c:	e016      	b.n	8012f7c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012f4e:	2340      	movs	r3, #64	@ 0x40
 8012f50:	2202      	movs	r2, #2
 8012f52:	2181      	movs	r1, #129	@ 0x81
 8012f54:	6878      	ldr	r0, [r7, #4]
 8012f56:	f004 ffd6 	bl	8017f06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	2201      	movs	r2, #1
 8012f5e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012f60:	2340      	movs	r3, #64	@ 0x40
 8012f62:	2202      	movs	r2, #2
 8012f64:	2101      	movs	r1, #1
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f004 ffcd 	bl	8017f06 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	2201      	movs	r2, #1
 8012f70:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	2210      	movs	r2, #16
 8012f78:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012f7c:	2308      	movs	r3, #8
 8012f7e:	2203      	movs	r2, #3
 8012f80:	2182      	movs	r1, #130	@ 0x82
 8012f82:	6878      	ldr	r0, [r7, #4]
 8012f84:	f004 ffbf 	bl	8017f06 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	2201      	movs	r2, #1
 8012f8c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	2200      	movs	r2, #0
 8012f9e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	7c1b      	ldrb	r3, [r3, #16]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d109      	bne.n	8012fc6 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012fb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012fbc:	2101      	movs	r1, #1
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f005 f890 	bl	80180e4 <USBD_LL_PrepareReceive>
 8012fc4:	e007      	b.n	8012fd6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012fcc:	2340      	movs	r3, #64	@ 0x40
 8012fce:	2101      	movs	r1, #1
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f005 f887 	bl	80180e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012fd6:	2300      	movs	r3, #0
}
 8012fd8:	4618      	mov	r0, r3
 8012fda:	3710      	adds	r7, #16
 8012fdc:	46bd      	mov	sp, r7
 8012fde:	bd80      	pop	{r7, pc}

08012fe0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	b082      	sub	sp, #8
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	6078      	str	r0, [r7, #4]
 8012fe8:	460b      	mov	r3, r1
 8012fea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012fec:	2181      	movs	r1, #129	@ 0x81
 8012fee:	6878      	ldr	r0, [r7, #4]
 8012ff0:	f004 ffaf 	bl	8017f52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	2200      	movs	r2, #0
 8012ff8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012ffa:	2101      	movs	r1, #1
 8012ffc:	6878      	ldr	r0, [r7, #4]
 8012ffe:	f004 ffa8 	bl	8017f52 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	2200      	movs	r2, #0
 8013006:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801300a:	2182      	movs	r1, #130	@ 0x82
 801300c:	6878      	ldr	r0, [r7, #4]
 801300e:	f004 ffa0 	bl	8017f52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	2200      	movs	r2, #0
 8013016:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	2200      	movs	r2, #0
 801301e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013028:	2b00      	cmp	r3, #0
 801302a:	d00e      	beq.n	801304a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013032:	685b      	ldr	r3, [r3, #4]
 8013034:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801303c:	4618      	mov	r0, r3
 801303e:	f005 f8c9 	bl	80181d4 <USBD_static_free>
    pdev->pClassData = NULL;
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	2200      	movs	r2, #0
 8013046:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801304a:	2300      	movs	r3, #0
}
 801304c:	4618      	mov	r0, r3
 801304e:	3708      	adds	r7, #8
 8013050:	46bd      	mov	sp, r7
 8013052:	bd80      	pop	{r7, pc}

08013054 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b086      	sub	sp, #24
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
 801305c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013064:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8013066:	2300      	movs	r3, #0
 8013068:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801306a:	2300      	movs	r3, #0
 801306c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801306e:	2300      	movs	r3, #0
 8013070:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8013072:	693b      	ldr	r3, [r7, #16]
 8013074:	2b00      	cmp	r3, #0
 8013076:	d101      	bne.n	801307c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8013078:	2303      	movs	r3, #3
 801307a:	e0af      	b.n	80131dc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801307c:	683b      	ldr	r3, [r7, #0]
 801307e:	781b      	ldrb	r3, [r3, #0]
 8013080:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013084:	2b00      	cmp	r3, #0
 8013086:	d03f      	beq.n	8013108 <USBD_CDC_Setup+0xb4>
 8013088:	2b20      	cmp	r3, #32
 801308a:	f040 809f 	bne.w	80131cc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	88db      	ldrh	r3, [r3, #6]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d02e      	beq.n	80130f4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8013096:	683b      	ldr	r3, [r7, #0]
 8013098:	781b      	ldrb	r3, [r3, #0]
 801309a:	b25b      	sxtb	r3, r3
 801309c:	2b00      	cmp	r3, #0
 801309e:	da16      	bge.n	80130ce <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80130a6:	689b      	ldr	r3, [r3, #8]
 80130a8:	683a      	ldr	r2, [r7, #0]
 80130aa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80130ac:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80130ae:	683a      	ldr	r2, [r7, #0]
 80130b0:	88d2      	ldrh	r2, [r2, #6]
 80130b2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80130b4:	683b      	ldr	r3, [r7, #0]
 80130b6:	88db      	ldrh	r3, [r3, #6]
 80130b8:	2b07      	cmp	r3, #7
 80130ba:	bf28      	it	cs
 80130bc:	2307      	movcs	r3, #7
 80130be:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80130c0:	693b      	ldr	r3, [r7, #16]
 80130c2:	89fa      	ldrh	r2, [r7, #14]
 80130c4:	4619      	mov	r1, r3
 80130c6:	6878      	ldr	r0, [r7, #4]
 80130c8:	f001 facf 	bl	801466a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80130cc:	e085      	b.n	80131da <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80130ce:	683b      	ldr	r3, [r7, #0]
 80130d0:	785a      	ldrb	r2, [r3, #1]
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	88db      	ldrh	r3, [r3, #6]
 80130dc:	b2da      	uxtb	r2, r3
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80130e4:	6939      	ldr	r1, [r7, #16]
 80130e6:	683b      	ldr	r3, [r7, #0]
 80130e8:	88db      	ldrh	r3, [r3, #6]
 80130ea:	461a      	mov	r2, r3
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f001 fae8 	bl	80146c2 <USBD_CtlPrepareRx>
      break;
 80130f2:	e072      	b.n	80131da <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80130fa:	689b      	ldr	r3, [r3, #8]
 80130fc:	683a      	ldr	r2, [r7, #0]
 80130fe:	7850      	ldrb	r0, [r2, #1]
 8013100:	2200      	movs	r2, #0
 8013102:	6839      	ldr	r1, [r7, #0]
 8013104:	4798      	blx	r3
      break;
 8013106:	e068      	b.n	80131da <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013108:	683b      	ldr	r3, [r7, #0]
 801310a:	785b      	ldrb	r3, [r3, #1]
 801310c:	2b0b      	cmp	r3, #11
 801310e:	d852      	bhi.n	80131b6 <USBD_CDC_Setup+0x162>
 8013110:	a201      	add	r2, pc, #4	@ (adr r2, 8013118 <USBD_CDC_Setup+0xc4>)
 8013112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013116:	bf00      	nop
 8013118:	08013149 	.word	0x08013149
 801311c:	080131c5 	.word	0x080131c5
 8013120:	080131b7 	.word	0x080131b7
 8013124:	080131b7 	.word	0x080131b7
 8013128:	080131b7 	.word	0x080131b7
 801312c:	080131b7 	.word	0x080131b7
 8013130:	080131b7 	.word	0x080131b7
 8013134:	080131b7 	.word	0x080131b7
 8013138:	080131b7 	.word	0x080131b7
 801313c:	080131b7 	.word	0x080131b7
 8013140:	08013173 	.word	0x08013173
 8013144:	0801319d 	.word	0x0801319d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801314e:	b2db      	uxtb	r3, r3
 8013150:	2b03      	cmp	r3, #3
 8013152:	d107      	bne.n	8013164 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013154:	f107 030a 	add.w	r3, r7, #10
 8013158:	2202      	movs	r2, #2
 801315a:	4619      	mov	r1, r3
 801315c:	6878      	ldr	r0, [r7, #4]
 801315e:	f001 fa84 	bl	801466a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013162:	e032      	b.n	80131ca <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013164:	6839      	ldr	r1, [r7, #0]
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f001 fa0e 	bl	8014588 <USBD_CtlError>
            ret = USBD_FAIL;
 801316c:	2303      	movs	r3, #3
 801316e:	75fb      	strb	r3, [r7, #23]
          break;
 8013170:	e02b      	b.n	80131ca <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013178:	b2db      	uxtb	r3, r3
 801317a:	2b03      	cmp	r3, #3
 801317c:	d107      	bne.n	801318e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801317e:	f107 030d 	add.w	r3, r7, #13
 8013182:	2201      	movs	r2, #1
 8013184:	4619      	mov	r1, r3
 8013186:	6878      	ldr	r0, [r7, #4]
 8013188:	f001 fa6f 	bl	801466a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801318c:	e01d      	b.n	80131ca <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801318e:	6839      	ldr	r1, [r7, #0]
 8013190:	6878      	ldr	r0, [r7, #4]
 8013192:	f001 f9f9 	bl	8014588 <USBD_CtlError>
            ret = USBD_FAIL;
 8013196:	2303      	movs	r3, #3
 8013198:	75fb      	strb	r3, [r7, #23]
          break;
 801319a:	e016      	b.n	80131ca <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80131a2:	b2db      	uxtb	r3, r3
 80131a4:	2b03      	cmp	r3, #3
 80131a6:	d00f      	beq.n	80131c8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80131a8:	6839      	ldr	r1, [r7, #0]
 80131aa:	6878      	ldr	r0, [r7, #4]
 80131ac:	f001 f9ec 	bl	8014588 <USBD_CtlError>
            ret = USBD_FAIL;
 80131b0:	2303      	movs	r3, #3
 80131b2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80131b4:	e008      	b.n	80131c8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80131b6:	6839      	ldr	r1, [r7, #0]
 80131b8:	6878      	ldr	r0, [r7, #4]
 80131ba:	f001 f9e5 	bl	8014588 <USBD_CtlError>
          ret = USBD_FAIL;
 80131be:	2303      	movs	r3, #3
 80131c0:	75fb      	strb	r3, [r7, #23]
          break;
 80131c2:	e002      	b.n	80131ca <USBD_CDC_Setup+0x176>
          break;
 80131c4:	bf00      	nop
 80131c6:	e008      	b.n	80131da <USBD_CDC_Setup+0x186>
          break;
 80131c8:	bf00      	nop
      }
      break;
 80131ca:	e006      	b.n	80131da <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80131cc:	6839      	ldr	r1, [r7, #0]
 80131ce:	6878      	ldr	r0, [r7, #4]
 80131d0:	f001 f9da 	bl	8014588 <USBD_CtlError>
      ret = USBD_FAIL;
 80131d4:	2303      	movs	r3, #3
 80131d6:	75fb      	strb	r3, [r7, #23]
      break;
 80131d8:	bf00      	nop
  }

  return (uint8_t)ret;
 80131da:	7dfb      	ldrb	r3, [r7, #23]
}
 80131dc:	4618      	mov	r0, r3
 80131de:	3718      	adds	r7, #24
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}

080131e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b084      	sub	sp, #16
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	6078      	str	r0, [r7, #4]
 80131ec:	460b      	mov	r3, r1
 80131ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80131f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d101      	bne.n	8013206 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013202:	2303      	movs	r3, #3
 8013204:	e04f      	b.n	80132a6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801320c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801320e:	78fa      	ldrb	r2, [r7, #3]
 8013210:	6879      	ldr	r1, [r7, #4]
 8013212:	4613      	mov	r3, r2
 8013214:	009b      	lsls	r3, r3, #2
 8013216:	4413      	add	r3, r2
 8013218:	009b      	lsls	r3, r3, #2
 801321a:	440b      	add	r3, r1
 801321c:	3318      	adds	r3, #24
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d029      	beq.n	8013278 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8013224:	78fa      	ldrb	r2, [r7, #3]
 8013226:	6879      	ldr	r1, [r7, #4]
 8013228:	4613      	mov	r3, r2
 801322a:	009b      	lsls	r3, r3, #2
 801322c:	4413      	add	r3, r2
 801322e:	009b      	lsls	r3, r3, #2
 8013230:	440b      	add	r3, r1
 8013232:	3318      	adds	r3, #24
 8013234:	681a      	ldr	r2, [r3, #0]
 8013236:	78f9      	ldrb	r1, [r7, #3]
 8013238:	68f8      	ldr	r0, [r7, #12]
 801323a:	460b      	mov	r3, r1
 801323c:	009b      	lsls	r3, r3, #2
 801323e:	440b      	add	r3, r1
 8013240:	00db      	lsls	r3, r3, #3
 8013242:	4403      	add	r3, r0
 8013244:	3320      	adds	r3, #32
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	fbb2 f1f3 	udiv	r1, r2, r3
 801324c:	fb01 f303 	mul.w	r3, r1, r3
 8013250:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013252:	2b00      	cmp	r3, #0
 8013254:	d110      	bne.n	8013278 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013256:	78fa      	ldrb	r2, [r7, #3]
 8013258:	6879      	ldr	r1, [r7, #4]
 801325a:	4613      	mov	r3, r2
 801325c:	009b      	lsls	r3, r3, #2
 801325e:	4413      	add	r3, r2
 8013260:	009b      	lsls	r3, r3, #2
 8013262:	440b      	add	r3, r1
 8013264:	3318      	adds	r3, #24
 8013266:	2200      	movs	r2, #0
 8013268:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801326a:	78f9      	ldrb	r1, [r7, #3]
 801326c:	2300      	movs	r3, #0
 801326e:	2200      	movs	r2, #0
 8013270:	6878      	ldr	r0, [r7, #4]
 8013272:	f004 ff16 	bl	80180a2 <USBD_LL_Transmit>
 8013276:	e015      	b.n	80132a4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013278:	68bb      	ldr	r3, [r7, #8]
 801327a:	2200      	movs	r2, #0
 801327c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013286:	691b      	ldr	r3, [r3, #16]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d00b      	beq.n	80132a4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013292:	691b      	ldr	r3, [r3, #16]
 8013294:	68ba      	ldr	r2, [r7, #8]
 8013296:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801329a:	68ba      	ldr	r2, [r7, #8]
 801329c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80132a0:	78fa      	ldrb	r2, [r7, #3]
 80132a2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80132a4:	2300      	movs	r3, #0
}
 80132a6:	4618      	mov	r0, r3
 80132a8:	3710      	adds	r7, #16
 80132aa:	46bd      	mov	sp, r7
 80132ac:	bd80      	pop	{r7, pc}

080132ae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80132ae:	b580      	push	{r7, lr}
 80132b0:	b084      	sub	sp, #16
 80132b2:	af00      	add	r7, sp, #0
 80132b4:	6078      	str	r0, [r7, #4]
 80132b6:	460b      	mov	r3, r1
 80132b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80132c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d101      	bne.n	80132d0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80132cc:	2303      	movs	r3, #3
 80132ce:	e015      	b.n	80132fc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80132d0:	78fb      	ldrb	r3, [r7, #3]
 80132d2:	4619      	mov	r1, r3
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f004 ff26 	bl	8018126 <USBD_LL_GetRxDataSize>
 80132da:	4602      	mov	r2, r0
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80132e8:	68db      	ldr	r3, [r3, #12]
 80132ea:	68fa      	ldr	r2, [r7, #12]
 80132ec:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80132f0:	68fa      	ldr	r2, [r7, #12]
 80132f2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80132f6:	4611      	mov	r1, r2
 80132f8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80132fa:	2300      	movs	r3, #0
}
 80132fc:	4618      	mov	r0, r3
 80132fe:	3710      	adds	r7, #16
 8013300:	46bd      	mov	sp, r7
 8013302:	bd80      	pop	{r7, pc}

08013304 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8013304:	b580      	push	{r7, lr}
 8013306:	b084      	sub	sp, #16
 8013308:	af00      	add	r7, sp, #0
 801330a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013312:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	2b00      	cmp	r3, #0
 8013318:	d101      	bne.n	801331e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801331a:	2303      	movs	r3, #3
 801331c:	e01a      	b.n	8013354 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013324:	2b00      	cmp	r3, #0
 8013326:	d014      	beq.n	8013352 <USBD_CDC_EP0_RxReady+0x4e>
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801332e:	2bff      	cmp	r3, #255	@ 0xff
 8013330:	d00f      	beq.n	8013352 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013338:	689b      	ldr	r3, [r3, #8]
 801333a:	68fa      	ldr	r2, [r7, #12]
 801333c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8013340:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8013342:	68fa      	ldr	r2, [r7, #12]
 8013344:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8013348:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	22ff      	movs	r2, #255	@ 0xff
 801334e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013352:	2300      	movs	r3, #0
}
 8013354:	4618      	mov	r0, r3
 8013356:	3710      	adds	r7, #16
 8013358:	46bd      	mov	sp, r7
 801335a:	bd80      	pop	{r7, pc}

0801335c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801335c:	b480      	push	{r7}
 801335e:	b083      	sub	sp, #12
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	2243      	movs	r2, #67	@ 0x43
 8013368:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801336a:	4b03      	ldr	r3, [pc, #12]	@ (8013378 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801336c:	4618      	mov	r0, r3
 801336e:	370c      	adds	r7, #12
 8013370:	46bd      	mov	sp, r7
 8013372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013376:	4770      	bx	lr
 8013378:	200000b0 	.word	0x200000b0

0801337c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801337c:	b480      	push	{r7}
 801337e:	b083      	sub	sp, #12
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	2243      	movs	r2, #67	@ 0x43
 8013388:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801338a:	4b03      	ldr	r3, [pc, #12]	@ (8013398 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801338c:	4618      	mov	r0, r3
 801338e:	370c      	adds	r7, #12
 8013390:	46bd      	mov	sp, r7
 8013392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013396:	4770      	bx	lr
 8013398:	2000006c 	.word	0x2000006c

0801339c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801339c:	b480      	push	{r7}
 801339e:	b083      	sub	sp, #12
 80133a0:	af00      	add	r7, sp, #0
 80133a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2243      	movs	r2, #67	@ 0x43
 80133a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80133aa:	4b03      	ldr	r3, [pc, #12]	@ (80133b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80133ac:	4618      	mov	r0, r3
 80133ae:	370c      	adds	r7, #12
 80133b0:	46bd      	mov	sp, r7
 80133b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b6:	4770      	bx	lr
 80133b8:	200000f4 	.word	0x200000f4

080133bc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80133bc:	b480      	push	{r7}
 80133be:	b083      	sub	sp, #12
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	220a      	movs	r2, #10
 80133c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80133ca:	4b03      	ldr	r3, [pc, #12]	@ (80133d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80133cc:	4618      	mov	r0, r3
 80133ce:	370c      	adds	r7, #12
 80133d0:	46bd      	mov	sp, r7
 80133d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d6:	4770      	bx	lr
 80133d8:	20000028 	.word	0x20000028

080133dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80133dc:	b480      	push	{r7}
 80133de:	b083      	sub	sp, #12
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
 80133e4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80133e6:	683b      	ldr	r3, [r7, #0]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d101      	bne.n	80133f0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80133ec:	2303      	movs	r3, #3
 80133ee:	e004      	b.n	80133fa <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	683a      	ldr	r2, [r7, #0]
 80133f4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80133f8:	2300      	movs	r3, #0
}
 80133fa:	4618      	mov	r0, r3
 80133fc:	370c      	adds	r7, #12
 80133fe:	46bd      	mov	sp, r7
 8013400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013404:	4770      	bx	lr

08013406 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8013406:	b480      	push	{r7}
 8013408:	b087      	sub	sp, #28
 801340a:	af00      	add	r7, sp, #0
 801340c:	60f8      	str	r0, [r7, #12]
 801340e:	60b9      	str	r1, [r7, #8]
 8013410:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013418:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	2b00      	cmp	r3, #0
 801341e:	d101      	bne.n	8013424 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8013420:	2303      	movs	r3, #3
 8013422:	e008      	b.n	8013436 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8013424:	697b      	ldr	r3, [r7, #20]
 8013426:	68ba      	ldr	r2, [r7, #8]
 8013428:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801342c:	697b      	ldr	r3, [r7, #20]
 801342e:	687a      	ldr	r2, [r7, #4]
 8013430:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8013434:	2300      	movs	r3, #0
}
 8013436:	4618      	mov	r0, r3
 8013438:	371c      	adds	r7, #28
 801343a:	46bd      	mov	sp, r7
 801343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013440:	4770      	bx	lr

08013442 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8013442:	b480      	push	{r7}
 8013444:	b085      	sub	sp, #20
 8013446:	af00      	add	r7, sp, #0
 8013448:	6078      	str	r0, [r7, #4]
 801344a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013452:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d101      	bne.n	801345e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801345a:	2303      	movs	r3, #3
 801345c:	e004      	b.n	8013468 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	683a      	ldr	r2, [r7, #0]
 8013462:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8013466:	2300      	movs	r3, #0
}
 8013468:	4618      	mov	r0, r3
 801346a:	3714      	adds	r7, #20
 801346c:	46bd      	mov	sp, r7
 801346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013472:	4770      	bx	lr

08013474 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8013474:	b580      	push	{r7, lr}
 8013476:	b084      	sub	sp, #16
 8013478:	af00      	add	r7, sp, #0
 801347a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013482:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8013484:	2301      	movs	r3, #1
 8013486:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801348e:	2b00      	cmp	r3, #0
 8013490:	d101      	bne.n	8013496 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013492:	2303      	movs	r3, #3
 8013494:	e01a      	b.n	80134cc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8013496:	68bb      	ldr	r3, [r7, #8]
 8013498:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801349c:	2b00      	cmp	r3, #0
 801349e:	d114      	bne.n	80134ca <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80134a0:	68bb      	ldr	r3, [r7, #8]
 80134a2:	2201      	movs	r2, #1
 80134a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80134a8:	68bb      	ldr	r3, [r7, #8]
 80134aa:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80134b8:	68bb      	ldr	r3, [r7, #8]
 80134ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80134be:	2181      	movs	r1, #129	@ 0x81
 80134c0:	6878      	ldr	r0, [r7, #4]
 80134c2:	f004 fdee 	bl	80180a2 <USBD_LL_Transmit>

    ret = USBD_OK;
 80134c6:	2300      	movs	r3, #0
 80134c8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80134ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80134cc:	4618      	mov	r0, r3
 80134ce:	3710      	adds	r7, #16
 80134d0:	46bd      	mov	sp, r7
 80134d2:	bd80      	pop	{r7, pc}

080134d4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b084      	sub	sp, #16
 80134d8:	af00      	add	r7, sp, #0
 80134da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134e2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d101      	bne.n	80134f2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80134ee:	2303      	movs	r3, #3
 80134f0:	e016      	b.n	8013520 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	7c1b      	ldrb	r3, [r3, #16]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d109      	bne.n	801350e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013500:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013504:	2101      	movs	r1, #1
 8013506:	6878      	ldr	r0, [r7, #4]
 8013508:	f004 fdec 	bl	80180e4 <USBD_LL_PrepareReceive>
 801350c:	e007      	b.n	801351e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8013514:	2340      	movs	r3, #64	@ 0x40
 8013516:	2101      	movs	r1, #1
 8013518:	6878      	ldr	r0, [r7, #4]
 801351a:	f004 fde3 	bl	80180e4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801351e:	2300      	movs	r3, #0
}
 8013520:	4618      	mov	r0, r3
 8013522:	3710      	adds	r7, #16
 8013524:	46bd      	mov	sp, r7
 8013526:	bd80      	pop	{r7, pc}

08013528 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b086      	sub	sp, #24
 801352c:	af00      	add	r7, sp, #0
 801352e:	60f8      	str	r0, [r7, #12]
 8013530:	60b9      	str	r1, [r7, #8]
 8013532:	4613      	mov	r3, r2
 8013534:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013536:	68fb      	ldr	r3, [r7, #12]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d101      	bne.n	8013540 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801353c:	2303      	movs	r3, #3
 801353e:	e01f      	b.n	8013580 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	2200      	movs	r2, #0
 8013544:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8013548:	68fb      	ldr	r3, [r7, #12]
 801354a:	2200      	movs	r2, #0
 801354c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	2200      	movs	r2, #0
 8013554:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013558:	68bb      	ldr	r3, [r7, #8]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d003      	beq.n	8013566 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	68ba      	ldr	r2, [r7, #8]
 8013562:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	2201      	movs	r2, #1
 801356a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	79fa      	ldrb	r2, [r7, #7]
 8013572:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013574:	68f8      	ldr	r0, [r7, #12]
 8013576:	f004 fc4b 	bl	8017e10 <USBD_LL_Init>
 801357a:	4603      	mov	r3, r0
 801357c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801357e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013580:	4618      	mov	r0, r3
 8013582:	3718      	adds	r7, #24
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}

08013588 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013588:	b580      	push	{r7, lr}
 801358a:	b084      	sub	sp, #16
 801358c:	af00      	add	r7, sp, #0
 801358e:	6078      	str	r0, [r7, #4]
 8013590:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013592:	2300      	movs	r3, #0
 8013594:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8013596:	683b      	ldr	r3, [r7, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d101      	bne.n	80135a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801359c:	2303      	movs	r3, #3
 801359e:	e016      	b.n	80135ce <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	683a      	ldr	r2, [r7, #0]
 80135a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80135a8:	687b      	ldr	r3, [r7, #4]
 80135aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80135ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d00b      	beq.n	80135cc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80135ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135bc:	f107 020e 	add.w	r2, r7, #14
 80135c0:	4610      	mov	r0, r2
 80135c2:	4798      	blx	r3
 80135c4:	4602      	mov	r2, r0
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80135cc:	2300      	movs	r3, #0
}
 80135ce:	4618      	mov	r0, r3
 80135d0:	3710      	adds	r7, #16
 80135d2:	46bd      	mov	sp, r7
 80135d4:	bd80      	pop	{r7, pc}

080135d6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80135d6:	b580      	push	{r7, lr}
 80135d8:	b082      	sub	sp, #8
 80135da:	af00      	add	r7, sp, #0
 80135dc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f004 fc76 	bl	8017ed0 <USBD_LL_Start>
 80135e4:	4603      	mov	r3, r0
}
 80135e6:	4618      	mov	r0, r3
 80135e8:	3708      	adds	r7, #8
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}

080135ee <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80135ee:	b480      	push	{r7}
 80135f0:	b083      	sub	sp, #12
 80135f2:	af00      	add	r7, sp, #0
 80135f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80135f6:	2300      	movs	r3, #0
}
 80135f8:	4618      	mov	r0, r3
 80135fa:	370c      	adds	r7, #12
 80135fc:	46bd      	mov	sp, r7
 80135fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013602:	4770      	bx	lr

08013604 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b084      	sub	sp, #16
 8013608:	af00      	add	r7, sp, #0
 801360a:	6078      	str	r0, [r7, #4]
 801360c:	460b      	mov	r3, r1
 801360e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013610:	2303      	movs	r3, #3
 8013612:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801361a:	2b00      	cmp	r3, #0
 801361c:	d009      	beq.n	8013632 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	78fa      	ldrb	r2, [r7, #3]
 8013628:	4611      	mov	r1, r2
 801362a:	6878      	ldr	r0, [r7, #4]
 801362c:	4798      	blx	r3
 801362e:	4603      	mov	r3, r0
 8013630:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8013632:	7bfb      	ldrb	r3, [r7, #15]
}
 8013634:	4618      	mov	r0, r3
 8013636:	3710      	adds	r7, #16
 8013638:	46bd      	mov	sp, r7
 801363a:	bd80      	pop	{r7, pc}

0801363c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b082      	sub	sp, #8
 8013640:	af00      	add	r7, sp, #0
 8013642:	6078      	str	r0, [r7, #4]
 8013644:	460b      	mov	r3, r1
 8013646:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801364e:	2b00      	cmp	r3, #0
 8013650:	d007      	beq.n	8013662 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013658:	685b      	ldr	r3, [r3, #4]
 801365a:	78fa      	ldrb	r2, [r7, #3]
 801365c:	4611      	mov	r1, r2
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	4798      	blx	r3
  }

  return USBD_OK;
 8013662:	2300      	movs	r3, #0
}
 8013664:	4618      	mov	r0, r3
 8013666:	3708      	adds	r7, #8
 8013668:	46bd      	mov	sp, r7
 801366a:	bd80      	pop	{r7, pc}

0801366c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801366c:	b580      	push	{r7, lr}
 801366e:	b084      	sub	sp, #16
 8013670:	af00      	add	r7, sp, #0
 8013672:	6078      	str	r0, [r7, #4]
 8013674:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801367c:	6839      	ldr	r1, [r7, #0]
 801367e:	4618      	mov	r0, r3
 8013680:	f000 ff48 	bl	8014514 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	2201      	movs	r2, #1
 8013688:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013692:	461a      	mov	r2, r3
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80136a0:	f003 031f 	and.w	r3, r3, #31
 80136a4:	2b02      	cmp	r3, #2
 80136a6:	d01a      	beq.n	80136de <USBD_LL_SetupStage+0x72>
 80136a8:	2b02      	cmp	r3, #2
 80136aa:	d822      	bhi.n	80136f2 <USBD_LL_SetupStage+0x86>
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d002      	beq.n	80136b6 <USBD_LL_SetupStage+0x4a>
 80136b0:	2b01      	cmp	r3, #1
 80136b2:	d00a      	beq.n	80136ca <USBD_LL_SetupStage+0x5e>
 80136b4:	e01d      	b.n	80136f2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80136bc:	4619      	mov	r1, r3
 80136be:	6878      	ldr	r0, [r7, #4]
 80136c0:	f000 f9f0 	bl	8013aa4 <USBD_StdDevReq>
 80136c4:	4603      	mov	r3, r0
 80136c6:	73fb      	strb	r3, [r7, #15]
      break;
 80136c8:	e020      	b.n	801370c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80136d0:	4619      	mov	r1, r3
 80136d2:	6878      	ldr	r0, [r7, #4]
 80136d4:	f000 fa54 	bl	8013b80 <USBD_StdItfReq>
 80136d8:	4603      	mov	r3, r0
 80136da:	73fb      	strb	r3, [r7, #15]
      break;
 80136dc:	e016      	b.n	801370c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80136e4:	4619      	mov	r1, r3
 80136e6:	6878      	ldr	r0, [r7, #4]
 80136e8:	f000 fa93 	bl	8013c12 <USBD_StdEPReq>
 80136ec:	4603      	mov	r3, r0
 80136ee:	73fb      	strb	r3, [r7, #15]
      break;
 80136f0:	e00c      	b.n	801370c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80136f8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80136fc:	b2db      	uxtb	r3, r3
 80136fe:	4619      	mov	r1, r3
 8013700:	6878      	ldr	r0, [r7, #4]
 8013702:	f004 fc45 	bl	8017f90 <USBD_LL_StallEP>
 8013706:	4603      	mov	r3, r0
 8013708:	73fb      	strb	r3, [r7, #15]
      break;
 801370a:	bf00      	nop
  }

  return ret;
 801370c:	7bfb      	ldrb	r3, [r7, #15]
}
 801370e:	4618      	mov	r0, r3
 8013710:	3710      	adds	r7, #16
 8013712:	46bd      	mov	sp, r7
 8013714:	bd80      	pop	{r7, pc}

08013716 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013716:	b580      	push	{r7, lr}
 8013718:	b086      	sub	sp, #24
 801371a:	af00      	add	r7, sp, #0
 801371c:	60f8      	str	r0, [r7, #12]
 801371e:	460b      	mov	r3, r1
 8013720:	607a      	str	r2, [r7, #4]
 8013722:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013724:	7afb      	ldrb	r3, [r7, #11]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d138      	bne.n	801379c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013730:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013738:	2b03      	cmp	r3, #3
 801373a:	d14a      	bne.n	80137d2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801373c:	693b      	ldr	r3, [r7, #16]
 801373e:	689a      	ldr	r2, [r3, #8]
 8013740:	693b      	ldr	r3, [r7, #16]
 8013742:	68db      	ldr	r3, [r3, #12]
 8013744:	429a      	cmp	r2, r3
 8013746:	d913      	bls.n	8013770 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013748:	693b      	ldr	r3, [r7, #16]
 801374a:	689a      	ldr	r2, [r3, #8]
 801374c:	693b      	ldr	r3, [r7, #16]
 801374e:	68db      	ldr	r3, [r3, #12]
 8013750:	1ad2      	subs	r2, r2, r3
 8013752:	693b      	ldr	r3, [r7, #16]
 8013754:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013756:	693b      	ldr	r3, [r7, #16]
 8013758:	68da      	ldr	r2, [r3, #12]
 801375a:	693b      	ldr	r3, [r7, #16]
 801375c:	689b      	ldr	r3, [r3, #8]
 801375e:	4293      	cmp	r3, r2
 8013760:	bf28      	it	cs
 8013762:	4613      	movcs	r3, r2
 8013764:	461a      	mov	r2, r3
 8013766:	6879      	ldr	r1, [r7, #4]
 8013768:	68f8      	ldr	r0, [r7, #12]
 801376a:	f000 ffc7 	bl	80146fc <USBD_CtlContinueRx>
 801376e:	e030      	b.n	80137d2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013776:	b2db      	uxtb	r3, r3
 8013778:	2b03      	cmp	r3, #3
 801377a:	d10b      	bne.n	8013794 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013782:	691b      	ldr	r3, [r3, #16]
 8013784:	2b00      	cmp	r3, #0
 8013786:	d005      	beq.n	8013794 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801378e:	691b      	ldr	r3, [r3, #16]
 8013790:	68f8      	ldr	r0, [r7, #12]
 8013792:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013794:	68f8      	ldr	r0, [r7, #12]
 8013796:	f000 ffc2 	bl	801471e <USBD_CtlSendStatus>
 801379a:	e01a      	b.n	80137d2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137a2:	b2db      	uxtb	r3, r3
 80137a4:	2b03      	cmp	r3, #3
 80137a6:	d114      	bne.n	80137d2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137ae:	699b      	ldr	r3, [r3, #24]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d00e      	beq.n	80137d2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137ba:	699b      	ldr	r3, [r3, #24]
 80137bc:	7afa      	ldrb	r2, [r7, #11]
 80137be:	4611      	mov	r1, r2
 80137c0:	68f8      	ldr	r0, [r7, #12]
 80137c2:	4798      	blx	r3
 80137c4:	4603      	mov	r3, r0
 80137c6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80137c8:	7dfb      	ldrb	r3, [r7, #23]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d001      	beq.n	80137d2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80137ce:	7dfb      	ldrb	r3, [r7, #23]
 80137d0:	e000      	b.n	80137d4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80137d2:	2300      	movs	r3, #0
}
 80137d4:	4618      	mov	r0, r3
 80137d6:	3718      	adds	r7, #24
 80137d8:	46bd      	mov	sp, r7
 80137da:	bd80      	pop	{r7, pc}

080137dc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80137dc:	b580      	push	{r7, lr}
 80137de:	b086      	sub	sp, #24
 80137e0:	af00      	add	r7, sp, #0
 80137e2:	60f8      	str	r0, [r7, #12]
 80137e4:	460b      	mov	r3, r1
 80137e6:	607a      	str	r2, [r7, #4]
 80137e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80137ea:	7afb      	ldrb	r3, [r7, #11]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d16b      	bne.n	80138c8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	3314      	adds	r3, #20
 80137f4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80137fc:	2b02      	cmp	r3, #2
 80137fe:	d156      	bne.n	80138ae <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8013800:	693b      	ldr	r3, [r7, #16]
 8013802:	689a      	ldr	r2, [r3, #8]
 8013804:	693b      	ldr	r3, [r7, #16]
 8013806:	68db      	ldr	r3, [r3, #12]
 8013808:	429a      	cmp	r2, r3
 801380a:	d914      	bls.n	8013836 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801380c:	693b      	ldr	r3, [r7, #16]
 801380e:	689a      	ldr	r2, [r3, #8]
 8013810:	693b      	ldr	r3, [r7, #16]
 8013812:	68db      	ldr	r3, [r3, #12]
 8013814:	1ad2      	subs	r2, r2, r3
 8013816:	693b      	ldr	r3, [r7, #16]
 8013818:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801381a:	693b      	ldr	r3, [r7, #16]
 801381c:	689b      	ldr	r3, [r3, #8]
 801381e:	461a      	mov	r2, r3
 8013820:	6879      	ldr	r1, [r7, #4]
 8013822:	68f8      	ldr	r0, [r7, #12]
 8013824:	f000 ff3c 	bl	80146a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013828:	2300      	movs	r3, #0
 801382a:	2200      	movs	r2, #0
 801382c:	2100      	movs	r1, #0
 801382e:	68f8      	ldr	r0, [r7, #12]
 8013830:	f004 fc58 	bl	80180e4 <USBD_LL_PrepareReceive>
 8013834:	e03b      	b.n	80138ae <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	68da      	ldr	r2, [r3, #12]
 801383a:	693b      	ldr	r3, [r7, #16]
 801383c:	689b      	ldr	r3, [r3, #8]
 801383e:	429a      	cmp	r2, r3
 8013840:	d11c      	bne.n	801387c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013842:	693b      	ldr	r3, [r7, #16]
 8013844:	685a      	ldr	r2, [r3, #4]
 8013846:	693b      	ldr	r3, [r7, #16]
 8013848:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801384a:	429a      	cmp	r2, r3
 801384c:	d316      	bcc.n	801387c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801384e:	693b      	ldr	r3, [r7, #16]
 8013850:	685a      	ldr	r2, [r3, #4]
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013858:	429a      	cmp	r2, r3
 801385a:	d20f      	bcs.n	801387c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801385c:	2200      	movs	r2, #0
 801385e:	2100      	movs	r1, #0
 8013860:	68f8      	ldr	r0, [r7, #12]
 8013862:	f000 ff1d 	bl	80146a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	2200      	movs	r2, #0
 801386a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801386e:	2300      	movs	r3, #0
 8013870:	2200      	movs	r2, #0
 8013872:	2100      	movs	r1, #0
 8013874:	68f8      	ldr	r0, [r7, #12]
 8013876:	f004 fc35 	bl	80180e4 <USBD_LL_PrepareReceive>
 801387a:	e018      	b.n	80138ae <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013882:	b2db      	uxtb	r3, r3
 8013884:	2b03      	cmp	r3, #3
 8013886:	d10b      	bne.n	80138a0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801388e:	68db      	ldr	r3, [r3, #12]
 8013890:	2b00      	cmp	r3, #0
 8013892:	d005      	beq.n	80138a0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801389a:	68db      	ldr	r3, [r3, #12]
 801389c:	68f8      	ldr	r0, [r7, #12]
 801389e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80138a0:	2180      	movs	r1, #128	@ 0x80
 80138a2:	68f8      	ldr	r0, [r7, #12]
 80138a4:	f004 fb74 	bl	8017f90 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80138a8:	68f8      	ldr	r0, [r7, #12]
 80138aa:	f000 ff4b 	bl	8014744 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80138b4:	2b01      	cmp	r3, #1
 80138b6:	d122      	bne.n	80138fe <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80138b8:	68f8      	ldr	r0, [r7, #12]
 80138ba:	f7ff fe98 	bl	80135ee <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	2200      	movs	r2, #0
 80138c2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80138c6:	e01a      	b.n	80138fe <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80138ce:	b2db      	uxtb	r3, r3
 80138d0:	2b03      	cmp	r3, #3
 80138d2:	d114      	bne.n	80138fe <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138da:	695b      	ldr	r3, [r3, #20]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d00e      	beq.n	80138fe <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138e6:	695b      	ldr	r3, [r3, #20]
 80138e8:	7afa      	ldrb	r2, [r7, #11]
 80138ea:	4611      	mov	r1, r2
 80138ec:	68f8      	ldr	r0, [r7, #12]
 80138ee:	4798      	blx	r3
 80138f0:	4603      	mov	r3, r0
 80138f2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80138f4:	7dfb      	ldrb	r3, [r7, #23]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d001      	beq.n	80138fe <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80138fa:	7dfb      	ldrb	r3, [r7, #23]
 80138fc:	e000      	b.n	8013900 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80138fe:	2300      	movs	r3, #0
}
 8013900:	4618      	mov	r0, r3
 8013902:	3718      	adds	r7, #24
 8013904:	46bd      	mov	sp, r7
 8013906:	bd80      	pop	{r7, pc}

08013908 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013908:	b580      	push	{r7, lr}
 801390a:	b082      	sub	sp, #8
 801390c:	af00      	add	r7, sp, #0
 801390e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	2201      	movs	r2, #1
 8013914:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	2200      	movs	r2, #0
 801391c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	2200      	movs	r2, #0
 8013924:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	2200      	movs	r2, #0
 801392a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013934:	2b00      	cmp	r3, #0
 8013936:	d101      	bne.n	801393c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013938:	2303      	movs	r3, #3
 801393a:	e02f      	b.n	801399c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013942:	2b00      	cmp	r3, #0
 8013944:	d00f      	beq.n	8013966 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801394c:	685b      	ldr	r3, [r3, #4]
 801394e:	2b00      	cmp	r3, #0
 8013950:	d009      	beq.n	8013966 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013958:	685b      	ldr	r3, [r3, #4]
 801395a:	687a      	ldr	r2, [r7, #4]
 801395c:	6852      	ldr	r2, [r2, #4]
 801395e:	b2d2      	uxtb	r2, r2
 8013960:	4611      	mov	r1, r2
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013966:	2340      	movs	r3, #64	@ 0x40
 8013968:	2200      	movs	r2, #0
 801396a:	2100      	movs	r1, #0
 801396c:	6878      	ldr	r0, [r7, #4]
 801396e:	f004 faca 	bl	8017f06 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	2201      	movs	r2, #1
 8013976:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	2240      	movs	r2, #64	@ 0x40
 801397e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013982:	2340      	movs	r3, #64	@ 0x40
 8013984:	2200      	movs	r2, #0
 8013986:	2180      	movs	r1, #128	@ 0x80
 8013988:	6878      	ldr	r0, [r7, #4]
 801398a:	f004 fabc 	bl	8017f06 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	2201      	movs	r2, #1
 8013992:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	2240      	movs	r2, #64	@ 0x40
 8013998:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801399a:	2300      	movs	r3, #0
}
 801399c:	4618      	mov	r0, r3
 801399e:	3708      	adds	r7, #8
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bd80      	pop	{r7, pc}

080139a4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80139a4:	b480      	push	{r7}
 80139a6:	b083      	sub	sp, #12
 80139a8:	af00      	add	r7, sp, #0
 80139aa:	6078      	str	r0, [r7, #4]
 80139ac:	460b      	mov	r3, r1
 80139ae:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	78fa      	ldrb	r2, [r7, #3]
 80139b4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80139b6:	2300      	movs	r3, #0
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	370c      	adds	r7, #12
 80139bc:	46bd      	mov	sp, r7
 80139be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c2:	4770      	bx	lr

080139c4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80139c4:	b480      	push	{r7}
 80139c6:	b083      	sub	sp, #12
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139d2:	b2da      	uxtb	r2, r3
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2204      	movs	r2, #4
 80139de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80139e2:	2300      	movs	r3, #0
}
 80139e4:	4618      	mov	r0, r3
 80139e6:	370c      	adds	r7, #12
 80139e8:	46bd      	mov	sp, r7
 80139ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ee:	4770      	bx	lr

080139f0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80139f0:	b480      	push	{r7}
 80139f2:	b083      	sub	sp, #12
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139fe:	b2db      	uxtb	r3, r3
 8013a00:	2b04      	cmp	r3, #4
 8013a02:	d106      	bne.n	8013a12 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013a0a:	b2da      	uxtb	r2, r3
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013a12:	2300      	movs	r3, #0
}
 8013a14:	4618      	mov	r0, r3
 8013a16:	370c      	adds	r7, #12
 8013a18:	46bd      	mov	sp, r7
 8013a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a1e:	4770      	bx	lr

08013a20 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	b082      	sub	sp, #8
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d101      	bne.n	8013a36 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013a32:	2303      	movs	r3, #3
 8013a34:	e012      	b.n	8013a5c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a3c:	b2db      	uxtb	r3, r3
 8013a3e:	2b03      	cmp	r3, #3
 8013a40:	d10b      	bne.n	8013a5a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a48:	69db      	ldr	r3, [r3, #28]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d005      	beq.n	8013a5a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a54:	69db      	ldr	r3, [r3, #28]
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013a5a:	2300      	movs	r3, #0
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3708      	adds	r7, #8
 8013a60:	46bd      	mov	sp, r7
 8013a62:	bd80      	pop	{r7, pc}

08013a64 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013a64:	b480      	push	{r7}
 8013a66:	b087      	sub	sp, #28
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013a70:	697b      	ldr	r3, [r7, #20]
 8013a72:	781b      	ldrb	r3, [r3, #0]
 8013a74:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013a76:	697b      	ldr	r3, [r7, #20]
 8013a78:	3301      	adds	r3, #1
 8013a7a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013a7c:	697b      	ldr	r3, [r7, #20]
 8013a7e:	781b      	ldrb	r3, [r3, #0]
 8013a80:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013a82:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013a86:	021b      	lsls	r3, r3, #8
 8013a88:	b21a      	sxth	r2, r3
 8013a8a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013a8e:	4313      	orrs	r3, r2
 8013a90:	b21b      	sxth	r3, r3
 8013a92:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013a94:	89fb      	ldrh	r3, [r7, #14]
}
 8013a96:	4618      	mov	r0, r3
 8013a98:	371c      	adds	r7, #28
 8013a9a:	46bd      	mov	sp, r7
 8013a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa0:	4770      	bx	lr
	...

08013aa4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013aa4:	b580      	push	{r7, lr}
 8013aa6:	b084      	sub	sp, #16
 8013aa8:	af00      	add	r7, sp, #0
 8013aaa:	6078      	str	r0, [r7, #4]
 8013aac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013aae:	2300      	movs	r3, #0
 8013ab0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013ab2:	683b      	ldr	r3, [r7, #0]
 8013ab4:	781b      	ldrb	r3, [r3, #0]
 8013ab6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013aba:	2b40      	cmp	r3, #64	@ 0x40
 8013abc:	d005      	beq.n	8013aca <USBD_StdDevReq+0x26>
 8013abe:	2b40      	cmp	r3, #64	@ 0x40
 8013ac0:	d853      	bhi.n	8013b6a <USBD_StdDevReq+0xc6>
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d00b      	beq.n	8013ade <USBD_StdDevReq+0x3a>
 8013ac6:	2b20      	cmp	r3, #32
 8013ac8:	d14f      	bne.n	8013b6a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013ad0:	689b      	ldr	r3, [r3, #8]
 8013ad2:	6839      	ldr	r1, [r7, #0]
 8013ad4:	6878      	ldr	r0, [r7, #4]
 8013ad6:	4798      	blx	r3
 8013ad8:	4603      	mov	r3, r0
 8013ada:	73fb      	strb	r3, [r7, #15]
      break;
 8013adc:	e04a      	b.n	8013b74 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013ade:	683b      	ldr	r3, [r7, #0]
 8013ae0:	785b      	ldrb	r3, [r3, #1]
 8013ae2:	2b09      	cmp	r3, #9
 8013ae4:	d83b      	bhi.n	8013b5e <USBD_StdDevReq+0xba>
 8013ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8013aec <USBD_StdDevReq+0x48>)
 8013ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013aec:	08013b41 	.word	0x08013b41
 8013af0:	08013b55 	.word	0x08013b55
 8013af4:	08013b5f 	.word	0x08013b5f
 8013af8:	08013b4b 	.word	0x08013b4b
 8013afc:	08013b5f 	.word	0x08013b5f
 8013b00:	08013b1f 	.word	0x08013b1f
 8013b04:	08013b15 	.word	0x08013b15
 8013b08:	08013b5f 	.word	0x08013b5f
 8013b0c:	08013b37 	.word	0x08013b37
 8013b10:	08013b29 	.word	0x08013b29
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013b14:	6839      	ldr	r1, [r7, #0]
 8013b16:	6878      	ldr	r0, [r7, #4]
 8013b18:	f000 f9de 	bl	8013ed8 <USBD_GetDescriptor>
          break;
 8013b1c:	e024      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013b1e:	6839      	ldr	r1, [r7, #0]
 8013b20:	6878      	ldr	r0, [r7, #4]
 8013b22:	f000 fb6d 	bl	8014200 <USBD_SetAddress>
          break;
 8013b26:	e01f      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013b28:	6839      	ldr	r1, [r7, #0]
 8013b2a:	6878      	ldr	r0, [r7, #4]
 8013b2c:	f000 fbac 	bl	8014288 <USBD_SetConfig>
 8013b30:	4603      	mov	r3, r0
 8013b32:	73fb      	strb	r3, [r7, #15]
          break;
 8013b34:	e018      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013b36:	6839      	ldr	r1, [r7, #0]
 8013b38:	6878      	ldr	r0, [r7, #4]
 8013b3a:	f000 fc4b 	bl	80143d4 <USBD_GetConfig>
          break;
 8013b3e:	e013      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013b40:	6839      	ldr	r1, [r7, #0]
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f000 fc7c 	bl	8014440 <USBD_GetStatus>
          break;
 8013b48:	e00e      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013b4a:	6839      	ldr	r1, [r7, #0]
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f000 fcab 	bl	80144a8 <USBD_SetFeature>
          break;
 8013b52:	e009      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013b54:	6839      	ldr	r1, [r7, #0]
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f000 fcba 	bl	80144d0 <USBD_ClrFeature>
          break;
 8013b5c:	e004      	b.n	8013b68 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013b5e:	6839      	ldr	r1, [r7, #0]
 8013b60:	6878      	ldr	r0, [r7, #4]
 8013b62:	f000 fd11 	bl	8014588 <USBD_CtlError>
          break;
 8013b66:	bf00      	nop
      }
      break;
 8013b68:	e004      	b.n	8013b74 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013b6a:	6839      	ldr	r1, [r7, #0]
 8013b6c:	6878      	ldr	r0, [r7, #4]
 8013b6e:	f000 fd0b 	bl	8014588 <USBD_CtlError>
      break;
 8013b72:	bf00      	nop
  }

  return ret;
 8013b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b76:	4618      	mov	r0, r3
 8013b78:	3710      	adds	r7, #16
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bd80      	pop	{r7, pc}
 8013b7e:	bf00      	nop

08013b80 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b084      	sub	sp, #16
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
 8013b88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013b8a:	2300      	movs	r3, #0
 8013b8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013b8e:	683b      	ldr	r3, [r7, #0]
 8013b90:	781b      	ldrb	r3, [r3, #0]
 8013b92:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013b96:	2b40      	cmp	r3, #64	@ 0x40
 8013b98:	d005      	beq.n	8013ba6 <USBD_StdItfReq+0x26>
 8013b9a:	2b40      	cmp	r3, #64	@ 0x40
 8013b9c:	d82f      	bhi.n	8013bfe <USBD_StdItfReq+0x7e>
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	d001      	beq.n	8013ba6 <USBD_StdItfReq+0x26>
 8013ba2:	2b20      	cmp	r3, #32
 8013ba4:	d12b      	bne.n	8013bfe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013bac:	b2db      	uxtb	r3, r3
 8013bae:	3b01      	subs	r3, #1
 8013bb0:	2b02      	cmp	r3, #2
 8013bb2:	d81d      	bhi.n	8013bf0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013bb4:	683b      	ldr	r3, [r7, #0]
 8013bb6:	889b      	ldrh	r3, [r3, #4]
 8013bb8:	b2db      	uxtb	r3, r3
 8013bba:	2b01      	cmp	r3, #1
 8013bbc:	d813      	bhi.n	8013be6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bc4:	689b      	ldr	r3, [r3, #8]
 8013bc6:	6839      	ldr	r1, [r7, #0]
 8013bc8:	6878      	ldr	r0, [r7, #4]
 8013bca:	4798      	blx	r3
 8013bcc:	4603      	mov	r3, r0
 8013bce:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013bd0:	683b      	ldr	r3, [r7, #0]
 8013bd2:	88db      	ldrh	r3, [r3, #6]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d110      	bne.n	8013bfa <USBD_StdItfReq+0x7a>
 8013bd8:	7bfb      	ldrb	r3, [r7, #15]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d10d      	bne.n	8013bfa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013bde:	6878      	ldr	r0, [r7, #4]
 8013be0:	f000 fd9d 	bl	801471e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013be4:	e009      	b.n	8013bfa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013be6:	6839      	ldr	r1, [r7, #0]
 8013be8:	6878      	ldr	r0, [r7, #4]
 8013bea:	f000 fccd 	bl	8014588 <USBD_CtlError>
          break;
 8013bee:	e004      	b.n	8013bfa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013bf0:	6839      	ldr	r1, [r7, #0]
 8013bf2:	6878      	ldr	r0, [r7, #4]
 8013bf4:	f000 fcc8 	bl	8014588 <USBD_CtlError>
          break;
 8013bf8:	e000      	b.n	8013bfc <USBD_StdItfReq+0x7c>
          break;
 8013bfa:	bf00      	nop
      }
      break;
 8013bfc:	e004      	b.n	8013c08 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013bfe:	6839      	ldr	r1, [r7, #0]
 8013c00:	6878      	ldr	r0, [r7, #4]
 8013c02:	f000 fcc1 	bl	8014588 <USBD_CtlError>
      break;
 8013c06:	bf00      	nop
  }

  return ret;
 8013c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c0a:	4618      	mov	r0, r3
 8013c0c:	3710      	adds	r7, #16
 8013c0e:	46bd      	mov	sp, r7
 8013c10:	bd80      	pop	{r7, pc}

08013c12 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c12:	b580      	push	{r7, lr}
 8013c14:	b084      	sub	sp, #16
 8013c16:	af00      	add	r7, sp, #0
 8013c18:	6078      	str	r0, [r7, #4]
 8013c1a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013c1c:	2300      	movs	r3, #0
 8013c1e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013c20:	683b      	ldr	r3, [r7, #0]
 8013c22:	889b      	ldrh	r3, [r3, #4]
 8013c24:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c26:	683b      	ldr	r3, [r7, #0]
 8013c28:	781b      	ldrb	r3, [r3, #0]
 8013c2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013c2e:	2b40      	cmp	r3, #64	@ 0x40
 8013c30:	d007      	beq.n	8013c42 <USBD_StdEPReq+0x30>
 8013c32:	2b40      	cmp	r3, #64	@ 0x40
 8013c34:	f200 8145 	bhi.w	8013ec2 <USBD_StdEPReq+0x2b0>
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d00c      	beq.n	8013c56 <USBD_StdEPReq+0x44>
 8013c3c:	2b20      	cmp	r3, #32
 8013c3e:	f040 8140 	bne.w	8013ec2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013c48:	689b      	ldr	r3, [r3, #8]
 8013c4a:	6839      	ldr	r1, [r7, #0]
 8013c4c:	6878      	ldr	r0, [r7, #4]
 8013c4e:	4798      	blx	r3
 8013c50:	4603      	mov	r3, r0
 8013c52:	73fb      	strb	r3, [r7, #15]
      break;
 8013c54:	e13a      	b.n	8013ecc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013c56:	683b      	ldr	r3, [r7, #0]
 8013c58:	785b      	ldrb	r3, [r3, #1]
 8013c5a:	2b03      	cmp	r3, #3
 8013c5c:	d007      	beq.n	8013c6e <USBD_StdEPReq+0x5c>
 8013c5e:	2b03      	cmp	r3, #3
 8013c60:	f300 8129 	bgt.w	8013eb6 <USBD_StdEPReq+0x2a4>
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d07f      	beq.n	8013d68 <USBD_StdEPReq+0x156>
 8013c68:	2b01      	cmp	r3, #1
 8013c6a:	d03c      	beq.n	8013ce6 <USBD_StdEPReq+0xd4>
 8013c6c:	e123      	b.n	8013eb6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c74:	b2db      	uxtb	r3, r3
 8013c76:	2b02      	cmp	r3, #2
 8013c78:	d002      	beq.n	8013c80 <USBD_StdEPReq+0x6e>
 8013c7a:	2b03      	cmp	r3, #3
 8013c7c:	d016      	beq.n	8013cac <USBD_StdEPReq+0x9a>
 8013c7e:	e02c      	b.n	8013cda <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013c80:	7bbb      	ldrb	r3, [r7, #14]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d00d      	beq.n	8013ca2 <USBD_StdEPReq+0x90>
 8013c86:	7bbb      	ldrb	r3, [r7, #14]
 8013c88:	2b80      	cmp	r3, #128	@ 0x80
 8013c8a:	d00a      	beq.n	8013ca2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013c8c:	7bbb      	ldrb	r3, [r7, #14]
 8013c8e:	4619      	mov	r1, r3
 8013c90:	6878      	ldr	r0, [r7, #4]
 8013c92:	f004 f97d 	bl	8017f90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013c96:	2180      	movs	r1, #128	@ 0x80
 8013c98:	6878      	ldr	r0, [r7, #4]
 8013c9a:	f004 f979 	bl	8017f90 <USBD_LL_StallEP>
 8013c9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013ca0:	e020      	b.n	8013ce4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8013ca2:	6839      	ldr	r1, [r7, #0]
 8013ca4:	6878      	ldr	r0, [r7, #4]
 8013ca6:	f000 fc6f 	bl	8014588 <USBD_CtlError>
              break;
 8013caa:	e01b      	b.n	8013ce4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013cac:	683b      	ldr	r3, [r7, #0]
 8013cae:	885b      	ldrh	r3, [r3, #2]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d10e      	bne.n	8013cd2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013cb4:	7bbb      	ldrb	r3, [r7, #14]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d00b      	beq.n	8013cd2 <USBD_StdEPReq+0xc0>
 8013cba:	7bbb      	ldrb	r3, [r7, #14]
 8013cbc:	2b80      	cmp	r3, #128	@ 0x80
 8013cbe:	d008      	beq.n	8013cd2 <USBD_StdEPReq+0xc0>
 8013cc0:	683b      	ldr	r3, [r7, #0]
 8013cc2:	88db      	ldrh	r3, [r3, #6]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d104      	bne.n	8013cd2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013cc8:	7bbb      	ldrb	r3, [r7, #14]
 8013cca:	4619      	mov	r1, r3
 8013ccc:	6878      	ldr	r0, [r7, #4]
 8013cce:	f004 f95f 	bl	8017f90 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013cd2:	6878      	ldr	r0, [r7, #4]
 8013cd4:	f000 fd23 	bl	801471e <USBD_CtlSendStatus>

              break;
 8013cd8:	e004      	b.n	8013ce4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013cda:	6839      	ldr	r1, [r7, #0]
 8013cdc:	6878      	ldr	r0, [r7, #4]
 8013cde:	f000 fc53 	bl	8014588 <USBD_CtlError>
              break;
 8013ce2:	bf00      	nop
          }
          break;
 8013ce4:	e0ec      	b.n	8013ec0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cec:	b2db      	uxtb	r3, r3
 8013cee:	2b02      	cmp	r3, #2
 8013cf0:	d002      	beq.n	8013cf8 <USBD_StdEPReq+0xe6>
 8013cf2:	2b03      	cmp	r3, #3
 8013cf4:	d016      	beq.n	8013d24 <USBD_StdEPReq+0x112>
 8013cf6:	e030      	b.n	8013d5a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013cf8:	7bbb      	ldrb	r3, [r7, #14]
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d00d      	beq.n	8013d1a <USBD_StdEPReq+0x108>
 8013cfe:	7bbb      	ldrb	r3, [r7, #14]
 8013d00:	2b80      	cmp	r3, #128	@ 0x80
 8013d02:	d00a      	beq.n	8013d1a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013d04:	7bbb      	ldrb	r3, [r7, #14]
 8013d06:	4619      	mov	r1, r3
 8013d08:	6878      	ldr	r0, [r7, #4]
 8013d0a:	f004 f941 	bl	8017f90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013d0e:	2180      	movs	r1, #128	@ 0x80
 8013d10:	6878      	ldr	r0, [r7, #4]
 8013d12:	f004 f93d 	bl	8017f90 <USBD_LL_StallEP>
 8013d16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013d18:	e025      	b.n	8013d66 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013d1a:	6839      	ldr	r1, [r7, #0]
 8013d1c:	6878      	ldr	r0, [r7, #4]
 8013d1e:	f000 fc33 	bl	8014588 <USBD_CtlError>
              break;
 8013d22:	e020      	b.n	8013d66 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013d24:	683b      	ldr	r3, [r7, #0]
 8013d26:	885b      	ldrh	r3, [r3, #2]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d11b      	bne.n	8013d64 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013d2c:	7bbb      	ldrb	r3, [r7, #14]
 8013d2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d004      	beq.n	8013d40 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013d36:	7bbb      	ldrb	r3, [r7, #14]
 8013d38:	4619      	mov	r1, r3
 8013d3a:	6878      	ldr	r0, [r7, #4]
 8013d3c:	f004 f947 	bl	8017fce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013d40:	6878      	ldr	r0, [r7, #4]
 8013d42:	f000 fcec 	bl	801471e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013d4c:	689b      	ldr	r3, [r3, #8]
 8013d4e:	6839      	ldr	r1, [r7, #0]
 8013d50:	6878      	ldr	r0, [r7, #4]
 8013d52:	4798      	blx	r3
 8013d54:	4603      	mov	r3, r0
 8013d56:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8013d58:	e004      	b.n	8013d64 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8013d5a:	6839      	ldr	r1, [r7, #0]
 8013d5c:	6878      	ldr	r0, [r7, #4]
 8013d5e:	f000 fc13 	bl	8014588 <USBD_CtlError>
              break;
 8013d62:	e000      	b.n	8013d66 <USBD_StdEPReq+0x154>
              break;
 8013d64:	bf00      	nop
          }
          break;
 8013d66:	e0ab      	b.n	8013ec0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d6e:	b2db      	uxtb	r3, r3
 8013d70:	2b02      	cmp	r3, #2
 8013d72:	d002      	beq.n	8013d7a <USBD_StdEPReq+0x168>
 8013d74:	2b03      	cmp	r3, #3
 8013d76:	d032      	beq.n	8013dde <USBD_StdEPReq+0x1cc>
 8013d78:	e097      	b.n	8013eaa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013d7a:	7bbb      	ldrb	r3, [r7, #14]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d007      	beq.n	8013d90 <USBD_StdEPReq+0x17e>
 8013d80:	7bbb      	ldrb	r3, [r7, #14]
 8013d82:	2b80      	cmp	r3, #128	@ 0x80
 8013d84:	d004      	beq.n	8013d90 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8013d86:	6839      	ldr	r1, [r7, #0]
 8013d88:	6878      	ldr	r0, [r7, #4]
 8013d8a:	f000 fbfd 	bl	8014588 <USBD_CtlError>
                break;
 8013d8e:	e091      	b.n	8013eb4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013d90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	da0b      	bge.n	8013db0 <USBD_StdEPReq+0x19e>
 8013d98:	7bbb      	ldrb	r3, [r7, #14]
 8013d9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013d9e:	4613      	mov	r3, r2
 8013da0:	009b      	lsls	r3, r3, #2
 8013da2:	4413      	add	r3, r2
 8013da4:	009b      	lsls	r3, r3, #2
 8013da6:	3310      	adds	r3, #16
 8013da8:	687a      	ldr	r2, [r7, #4]
 8013daa:	4413      	add	r3, r2
 8013dac:	3304      	adds	r3, #4
 8013dae:	e00b      	b.n	8013dc8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013db0:	7bbb      	ldrb	r3, [r7, #14]
 8013db2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013db6:	4613      	mov	r3, r2
 8013db8:	009b      	lsls	r3, r3, #2
 8013dba:	4413      	add	r3, r2
 8013dbc:	009b      	lsls	r3, r3, #2
 8013dbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013dc2:	687a      	ldr	r2, [r7, #4]
 8013dc4:	4413      	add	r3, r2
 8013dc6:	3304      	adds	r3, #4
 8013dc8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013dca:	68bb      	ldr	r3, [r7, #8]
 8013dcc:	2200      	movs	r2, #0
 8013dce:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013dd0:	68bb      	ldr	r3, [r7, #8]
 8013dd2:	2202      	movs	r2, #2
 8013dd4:	4619      	mov	r1, r3
 8013dd6:	6878      	ldr	r0, [r7, #4]
 8013dd8:	f000 fc47 	bl	801466a <USBD_CtlSendData>
              break;
 8013ddc:	e06a      	b.n	8013eb4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013dde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	da11      	bge.n	8013e0a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013de6:	7bbb      	ldrb	r3, [r7, #14]
 8013de8:	f003 020f 	and.w	r2, r3, #15
 8013dec:	6879      	ldr	r1, [r7, #4]
 8013dee:	4613      	mov	r3, r2
 8013df0:	009b      	lsls	r3, r3, #2
 8013df2:	4413      	add	r3, r2
 8013df4:	009b      	lsls	r3, r3, #2
 8013df6:	440b      	add	r3, r1
 8013df8:	3324      	adds	r3, #36	@ 0x24
 8013dfa:	881b      	ldrh	r3, [r3, #0]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d117      	bne.n	8013e30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013e00:	6839      	ldr	r1, [r7, #0]
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f000 fbc0 	bl	8014588 <USBD_CtlError>
                  break;
 8013e08:	e054      	b.n	8013eb4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013e0a:	7bbb      	ldrb	r3, [r7, #14]
 8013e0c:	f003 020f 	and.w	r2, r3, #15
 8013e10:	6879      	ldr	r1, [r7, #4]
 8013e12:	4613      	mov	r3, r2
 8013e14:	009b      	lsls	r3, r3, #2
 8013e16:	4413      	add	r3, r2
 8013e18:	009b      	lsls	r3, r3, #2
 8013e1a:	440b      	add	r3, r1
 8013e1c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013e20:	881b      	ldrh	r3, [r3, #0]
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d104      	bne.n	8013e30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013e26:	6839      	ldr	r1, [r7, #0]
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f000 fbad 	bl	8014588 <USBD_CtlError>
                  break;
 8013e2e:	e041      	b.n	8013eb4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013e30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	da0b      	bge.n	8013e50 <USBD_StdEPReq+0x23e>
 8013e38:	7bbb      	ldrb	r3, [r7, #14]
 8013e3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013e3e:	4613      	mov	r3, r2
 8013e40:	009b      	lsls	r3, r3, #2
 8013e42:	4413      	add	r3, r2
 8013e44:	009b      	lsls	r3, r3, #2
 8013e46:	3310      	adds	r3, #16
 8013e48:	687a      	ldr	r2, [r7, #4]
 8013e4a:	4413      	add	r3, r2
 8013e4c:	3304      	adds	r3, #4
 8013e4e:	e00b      	b.n	8013e68 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013e50:	7bbb      	ldrb	r3, [r7, #14]
 8013e52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013e56:	4613      	mov	r3, r2
 8013e58:	009b      	lsls	r3, r3, #2
 8013e5a:	4413      	add	r3, r2
 8013e5c:	009b      	lsls	r3, r3, #2
 8013e5e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013e62:	687a      	ldr	r2, [r7, #4]
 8013e64:	4413      	add	r3, r2
 8013e66:	3304      	adds	r3, #4
 8013e68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013e6a:	7bbb      	ldrb	r3, [r7, #14]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d002      	beq.n	8013e76 <USBD_StdEPReq+0x264>
 8013e70:	7bbb      	ldrb	r3, [r7, #14]
 8013e72:	2b80      	cmp	r3, #128	@ 0x80
 8013e74:	d103      	bne.n	8013e7e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8013e76:	68bb      	ldr	r3, [r7, #8]
 8013e78:	2200      	movs	r2, #0
 8013e7a:	601a      	str	r2, [r3, #0]
 8013e7c:	e00e      	b.n	8013e9c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013e7e:	7bbb      	ldrb	r3, [r7, #14]
 8013e80:	4619      	mov	r1, r3
 8013e82:	6878      	ldr	r0, [r7, #4]
 8013e84:	f004 f8c2 	bl	801800c <USBD_LL_IsStallEP>
 8013e88:	4603      	mov	r3, r0
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d003      	beq.n	8013e96 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013e8e:	68bb      	ldr	r3, [r7, #8]
 8013e90:	2201      	movs	r2, #1
 8013e92:	601a      	str	r2, [r3, #0]
 8013e94:	e002      	b.n	8013e9c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8013e96:	68bb      	ldr	r3, [r7, #8]
 8013e98:	2200      	movs	r2, #0
 8013e9a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013e9c:	68bb      	ldr	r3, [r7, #8]
 8013e9e:	2202      	movs	r2, #2
 8013ea0:	4619      	mov	r1, r3
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	f000 fbe1 	bl	801466a <USBD_CtlSendData>
              break;
 8013ea8:	e004      	b.n	8013eb4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8013eaa:	6839      	ldr	r1, [r7, #0]
 8013eac:	6878      	ldr	r0, [r7, #4]
 8013eae:	f000 fb6b 	bl	8014588 <USBD_CtlError>
              break;
 8013eb2:	bf00      	nop
          }
          break;
 8013eb4:	e004      	b.n	8013ec0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8013eb6:	6839      	ldr	r1, [r7, #0]
 8013eb8:	6878      	ldr	r0, [r7, #4]
 8013eba:	f000 fb65 	bl	8014588 <USBD_CtlError>
          break;
 8013ebe:	bf00      	nop
      }
      break;
 8013ec0:	e004      	b.n	8013ecc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013ec2:	6839      	ldr	r1, [r7, #0]
 8013ec4:	6878      	ldr	r0, [r7, #4]
 8013ec6:	f000 fb5f 	bl	8014588 <USBD_CtlError>
      break;
 8013eca:	bf00      	nop
  }

  return ret;
 8013ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ece:	4618      	mov	r0, r3
 8013ed0:	3710      	adds	r7, #16
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	bd80      	pop	{r7, pc}
	...

08013ed8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b084      	sub	sp, #16
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
 8013ee0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013eea:	2300      	movs	r3, #0
 8013eec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013eee:	683b      	ldr	r3, [r7, #0]
 8013ef0:	885b      	ldrh	r3, [r3, #2]
 8013ef2:	0a1b      	lsrs	r3, r3, #8
 8013ef4:	b29b      	uxth	r3, r3
 8013ef6:	3b01      	subs	r3, #1
 8013ef8:	2b0e      	cmp	r3, #14
 8013efa:	f200 8152 	bhi.w	80141a2 <USBD_GetDescriptor+0x2ca>
 8013efe:	a201      	add	r2, pc, #4	@ (adr r2, 8013f04 <USBD_GetDescriptor+0x2c>)
 8013f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f04:	08013f75 	.word	0x08013f75
 8013f08:	08013f8d 	.word	0x08013f8d
 8013f0c:	08013fcd 	.word	0x08013fcd
 8013f10:	080141a3 	.word	0x080141a3
 8013f14:	080141a3 	.word	0x080141a3
 8013f18:	08014143 	.word	0x08014143
 8013f1c:	0801416f 	.word	0x0801416f
 8013f20:	080141a3 	.word	0x080141a3
 8013f24:	080141a3 	.word	0x080141a3
 8013f28:	080141a3 	.word	0x080141a3
 8013f2c:	080141a3 	.word	0x080141a3
 8013f30:	080141a3 	.word	0x080141a3
 8013f34:	080141a3 	.word	0x080141a3
 8013f38:	080141a3 	.word	0x080141a3
 8013f3c:	08013f41 	.word	0x08013f41
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f46:	69db      	ldr	r3, [r3, #28]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d00b      	beq.n	8013f64 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f52:	69db      	ldr	r3, [r3, #28]
 8013f54:	687a      	ldr	r2, [r7, #4]
 8013f56:	7c12      	ldrb	r2, [r2, #16]
 8013f58:	f107 0108 	add.w	r1, r7, #8
 8013f5c:	4610      	mov	r0, r2
 8013f5e:	4798      	blx	r3
 8013f60:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013f62:	e126      	b.n	80141b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013f64:	6839      	ldr	r1, [r7, #0]
 8013f66:	6878      	ldr	r0, [r7, #4]
 8013f68:	f000 fb0e 	bl	8014588 <USBD_CtlError>
        err++;
 8013f6c:	7afb      	ldrb	r3, [r7, #11]
 8013f6e:	3301      	adds	r3, #1
 8013f70:	72fb      	strb	r3, [r7, #11]
      break;
 8013f72:	e11e      	b.n	80141b2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f7a:	681b      	ldr	r3, [r3, #0]
 8013f7c:	687a      	ldr	r2, [r7, #4]
 8013f7e:	7c12      	ldrb	r2, [r2, #16]
 8013f80:	f107 0108 	add.w	r1, r7, #8
 8013f84:	4610      	mov	r0, r2
 8013f86:	4798      	blx	r3
 8013f88:	60f8      	str	r0, [r7, #12]
      break;
 8013f8a:	e112      	b.n	80141b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	7c1b      	ldrb	r3, [r3, #16]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d10d      	bne.n	8013fb0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f9c:	f107 0208 	add.w	r2, r7, #8
 8013fa0:	4610      	mov	r0, r2
 8013fa2:	4798      	blx	r3
 8013fa4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	3301      	adds	r3, #1
 8013faa:	2202      	movs	r2, #2
 8013fac:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013fae:	e100      	b.n	80141b2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013fb8:	f107 0208 	add.w	r2, r7, #8
 8013fbc:	4610      	mov	r0, r2
 8013fbe:	4798      	blx	r3
 8013fc0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	3301      	adds	r3, #1
 8013fc6:	2202      	movs	r2, #2
 8013fc8:	701a      	strb	r2, [r3, #0]
      break;
 8013fca:	e0f2      	b.n	80141b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013fcc:	683b      	ldr	r3, [r7, #0]
 8013fce:	885b      	ldrh	r3, [r3, #2]
 8013fd0:	b2db      	uxtb	r3, r3
 8013fd2:	2b05      	cmp	r3, #5
 8013fd4:	f200 80ac 	bhi.w	8014130 <USBD_GetDescriptor+0x258>
 8013fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8013fe0 <USBD_GetDescriptor+0x108>)
 8013fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fde:	bf00      	nop
 8013fe0:	08013ff9 	.word	0x08013ff9
 8013fe4:	0801402d 	.word	0x0801402d
 8013fe8:	08014061 	.word	0x08014061
 8013fec:	08014095 	.word	0x08014095
 8013ff0:	080140c9 	.word	0x080140c9
 8013ff4:	080140fd 	.word	0x080140fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ffe:	685b      	ldr	r3, [r3, #4]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d00b      	beq.n	801401c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801400a:	685b      	ldr	r3, [r3, #4]
 801400c:	687a      	ldr	r2, [r7, #4]
 801400e:	7c12      	ldrb	r2, [r2, #16]
 8014010:	f107 0108 	add.w	r1, r7, #8
 8014014:	4610      	mov	r0, r2
 8014016:	4798      	blx	r3
 8014018:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801401a:	e091      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801401c:	6839      	ldr	r1, [r7, #0]
 801401e:	6878      	ldr	r0, [r7, #4]
 8014020:	f000 fab2 	bl	8014588 <USBD_CtlError>
            err++;
 8014024:	7afb      	ldrb	r3, [r7, #11]
 8014026:	3301      	adds	r3, #1
 8014028:	72fb      	strb	r3, [r7, #11]
          break;
 801402a:	e089      	b.n	8014140 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014032:	689b      	ldr	r3, [r3, #8]
 8014034:	2b00      	cmp	r3, #0
 8014036:	d00b      	beq.n	8014050 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801403e:	689b      	ldr	r3, [r3, #8]
 8014040:	687a      	ldr	r2, [r7, #4]
 8014042:	7c12      	ldrb	r2, [r2, #16]
 8014044:	f107 0108 	add.w	r1, r7, #8
 8014048:	4610      	mov	r0, r2
 801404a:	4798      	blx	r3
 801404c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801404e:	e077      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014050:	6839      	ldr	r1, [r7, #0]
 8014052:	6878      	ldr	r0, [r7, #4]
 8014054:	f000 fa98 	bl	8014588 <USBD_CtlError>
            err++;
 8014058:	7afb      	ldrb	r3, [r7, #11]
 801405a:	3301      	adds	r3, #1
 801405c:	72fb      	strb	r3, [r7, #11]
          break;
 801405e:	e06f      	b.n	8014140 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014066:	68db      	ldr	r3, [r3, #12]
 8014068:	2b00      	cmp	r3, #0
 801406a:	d00b      	beq.n	8014084 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014072:	68db      	ldr	r3, [r3, #12]
 8014074:	687a      	ldr	r2, [r7, #4]
 8014076:	7c12      	ldrb	r2, [r2, #16]
 8014078:	f107 0108 	add.w	r1, r7, #8
 801407c:	4610      	mov	r0, r2
 801407e:	4798      	blx	r3
 8014080:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014082:	e05d      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014084:	6839      	ldr	r1, [r7, #0]
 8014086:	6878      	ldr	r0, [r7, #4]
 8014088:	f000 fa7e 	bl	8014588 <USBD_CtlError>
            err++;
 801408c:	7afb      	ldrb	r3, [r7, #11]
 801408e:	3301      	adds	r3, #1
 8014090:	72fb      	strb	r3, [r7, #11]
          break;
 8014092:	e055      	b.n	8014140 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801409a:	691b      	ldr	r3, [r3, #16]
 801409c:	2b00      	cmp	r3, #0
 801409e:	d00b      	beq.n	80140b8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140a6:	691b      	ldr	r3, [r3, #16]
 80140a8:	687a      	ldr	r2, [r7, #4]
 80140aa:	7c12      	ldrb	r2, [r2, #16]
 80140ac:	f107 0108 	add.w	r1, r7, #8
 80140b0:	4610      	mov	r0, r2
 80140b2:	4798      	blx	r3
 80140b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80140b6:	e043      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80140b8:	6839      	ldr	r1, [r7, #0]
 80140ba:	6878      	ldr	r0, [r7, #4]
 80140bc:	f000 fa64 	bl	8014588 <USBD_CtlError>
            err++;
 80140c0:	7afb      	ldrb	r3, [r7, #11]
 80140c2:	3301      	adds	r3, #1
 80140c4:	72fb      	strb	r3, [r7, #11]
          break;
 80140c6:	e03b      	b.n	8014140 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140ce:	695b      	ldr	r3, [r3, #20]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d00b      	beq.n	80140ec <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80140da:	695b      	ldr	r3, [r3, #20]
 80140dc:	687a      	ldr	r2, [r7, #4]
 80140de:	7c12      	ldrb	r2, [r2, #16]
 80140e0:	f107 0108 	add.w	r1, r7, #8
 80140e4:	4610      	mov	r0, r2
 80140e6:	4798      	blx	r3
 80140e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80140ea:	e029      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80140ec:	6839      	ldr	r1, [r7, #0]
 80140ee:	6878      	ldr	r0, [r7, #4]
 80140f0:	f000 fa4a 	bl	8014588 <USBD_CtlError>
            err++;
 80140f4:	7afb      	ldrb	r3, [r7, #11]
 80140f6:	3301      	adds	r3, #1
 80140f8:	72fb      	strb	r3, [r7, #11]
          break;
 80140fa:	e021      	b.n	8014140 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014102:	699b      	ldr	r3, [r3, #24]
 8014104:	2b00      	cmp	r3, #0
 8014106:	d00b      	beq.n	8014120 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801410e:	699b      	ldr	r3, [r3, #24]
 8014110:	687a      	ldr	r2, [r7, #4]
 8014112:	7c12      	ldrb	r2, [r2, #16]
 8014114:	f107 0108 	add.w	r1, r7, #8
 8014118:	4610      	mov	r0, r2
 801411a:	4798      	blx	r3
 801411c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801411e:	e00f      	b.n	8014140 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8014120:	6839      	ldr	r1, [r7, #0]
 8014122:	6878      	ldr	r0, [r7, #4]
 8014124:	f000 fa30 	bl	8014588 <USBD_CtlError>
            err++;
 8014128:	7afb      	ldrb	r3, [r7, #11]
 801412a:	3301      	adds	r3, #1
 801412c:	72fb      	strb	r3, [r7, #11]
          break;
 801412e:	e007      	b.n	8014140 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8014130:	6839      	ldr	r1, [r7, #0]
 8014132:	6878      	ldr	r0, [r7, #4]
 8014134:	f000 fa28 	bl	8014588 <USBD_CtlError>
          err++;
 8014138:	7afb      	ldrb	r3, [r7, #11]
 801413a:	3301      	adds	r3, #1
 801413c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801413e:	bf00      	nop
      }
      break;
 8014140:	e037      	b.n	80141b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014142:	687b      	ldr	r3, [r7, #4]
 8014144:	7c1b      	ldrb	r3, [r3, #16]
 8014146:	2b00      	cmp	r3, #0
 8014148:	d109      	bne.n	801415e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014152:	f107 0208 	add.w	r2, r7, #8
 8014156:	4610      	mov	r0, r2
 8014158:	4798      	blx	r3
 801415a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801415c:	e029      	b.n	80141b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801415e:	6839      	ldr	r1, [r7, #0]
 8014160:	6878      	ldr	r0, [r7, #4]
 8014162:	f000 fa11 	bl	8014588 <USBD_CtlError>
        err++;
 8014166:	7afb      	ldrb	r3, [r7, #11]
 8014168:	3301      	adds	r3, #1
 801416a:	72fb      	strb	r3, [r7, #11]
      break;
 801416c:	e021      	b.n	80141b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	7c1b      	ldrb	r3, [r3, #16]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d10d      	bne.n	8014192 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801417c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801417e:	f107 0208 	add.w	r2, r7, #8
 8014182:	4610      	mov	r0, r2
 8014184:	4798      	blx	r3
 8014186:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	3301      	adds	r3, #1
 801418c:	2207      	movs	r2, #7
 801418e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014190:	e00f      	b.n	80141b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014192:	6839      	ldr	r1, [r7, #0]
 8014194:	6878      	ldr	r0, [r7, #4]
 8014196:	f000 f9f7 	bl	8014588 <USBD_CtlError>
        err++;
 801419a:	7afb      	ldrb	r3, [r7, #11]
 801419c:	3301      	adds	r3, #1
 801419e:	72fb      	strb	r3, [r7, #11]
      break;
 80141a0:	e007      	b.n	80141b2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80141a2:	6839      	ldr	r1, [r7, #0]
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	f000 f9ef 	bl	8014588 <USBD_CtlError>
      err++;
 80141aa:	7afb      	ldrb	r3, [r7, #11]
 80141ac:	3301      	adds	r3, #1
 80141ae:	72fb      	strb	r3, [r7, #11]
      break;
 80141b0:	bf00      	nop
  }

  if (err != 0U)
 80141b2:	7afb      	ldrb	r3, [r7, #11]
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d11e      	bne.n	80141f6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80141b8:	683b      	ldr	r3, [r7, #0]
 80141ba:	88db      	ldrh	r3, [r3, #6]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d016      	beq.n	80141ee <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80141c0:	893b      	ldrh	r3, [r7, #8]
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d00e      	beq.n	80141e4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80141c6:	683b      	ldr	r3, [r7, #0]
 80141c8:	88da      	ldrh	r2, [r3, #6]
 80141ca:	893b      	ldrh	r3, [r7, #8]
 80141cc:	4293      	cmp	r3, r2
 80141ce:	bf28      	it	cs
 80141d0:	4613      	movcs	r3, r2
 80141d2:	b29b      	uxth	r3, r3
 80141d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80141d6:	893b      	ldrh	r3, [r7, #8]
 80141d8:	461a      	mov	r2, r3
 80141da:	68f9      	ldr	r1, [r7, #12]
 80141dc:	6878      	ldr	r0, [r7, #4]
 80141de:	f000 fa44 	bl	801466a <USBD_CtlSendData>
 80141e2:	e009      	b.n	80141f8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80141e4:	6839      	ldr	r1, [r7, #0]
 80141e6:	6878      	ldr	r0, [r7, #4]
 80141e8:	f000 f9ce 	bl	8014588 <USBD_CtlError>
 80141ec:	e004      	b.n	80141f8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80141ee:	6878      	ldr	r0, [r7, #4]
 80141f0:	f000 fa95 	bl	801471e <USBD_CtlSendStatus>
 80141f4:	e000      	b.n	80141f8 <USBD_GetDescriptor+0x320>
    return;
 80141f6:	bf00      	nop
  }
}
 80141f8:	3710      	adds	r7, #16
 80141fa:	46bd      	mov	sp, r7
 80141fc:	bd80      	pop	{r7, pc}
 80141fe:	bf00      	nop

08014200 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b084      	sub	sp, #16
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
 8014208:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801420a:	683b      	ldr	r3, [r7, #0]
 801420c:	889b      	ldrh	r3, [r3, #4]
 801420e:	2b00      	cmp	r3, #0
 8014210:	d131      	bne.n	8014276 <USBD_SetAddress+0x76>
 8014212:	683b      	ldr	r3, [r7, #0]
 8014214:	88db      	ldrh	r3, [r3, #6]
 8014216:	2b00      	cmp	r3, #0
 8014218:	d12d      	bne.n	8014276 <USBD_SetAddress+0x76>
 801421a:	683b      	ldr	r3, [r7, #0]
 801421c:	885b      	ldrh	r3, [r3, #2]
 801421e:	2b7f      	cmp	r3, #127	@ 0x7f
 8014220:	d829      	bhi.n	8014276 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014222:	683b      	ldr	r3, [r7, #0]
 8014224:	885b      	ldrh	r3, [r3, #2]
 8014226:	b2db      	uxtb	r3, r3
 8014228:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801422c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014234:	b2db      	uxtb	r3, r3
 8014236:	2b03      	cmp	r3, #3
 8014238:	d104      	bne.n	8014244 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801423a:	6839      	ldr	r1, [r7, #0]
 801423c:	6878      	ldr	r0, [r7, #4]
 801423e:	f000 f9a3 	bl	8014588 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014242:	e01d      	b.n	8014280 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	7bfa      	ldrb	r2, [r7, #15]
 8014248:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801424c:	7bfb      	ldrb	r3, [r7, #15]
 801424e:	4619      	mov	r1, r3
 8014250:	6878      	ldr	r0, [r7, #4]
 8014252:	f003 ff07 	bl	8018064 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014256:	6878      	ldr	r0, [r7, #4]
 8014258:	f000 fa61 	bl	801471e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801425c:	7bfb      	ldrb	r3, [r7, #15]
 801425e:	2b00      	cmp	r3, #0
 8014260:	d004      	beq.n	801426c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	2202      	movs	r2, #2
 8014266:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801426a:	e009      	b.n	8014280 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	2201      	movs	r2, #1
 8014270:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014274:	e004      	b.n	8014280 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014276:	6839      	ldr	r1, [r7, #0]
 8014278:	6878      	ldr	r0, [r7, #4]
 801427a:	f000 f985 	bl	8014588 <USBD_CtlError>
  }
}
 801427e:	bf00      	nop
 8014280:	bf00      	nop
 8014282:	3710      	adds	r7, #16
 8014284:	46bd      	mov	sp, r7
 8014286:	bd80      	pop	{r7, pc}

08014288 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014288:	b580      	push	{r7, lr}
 801428a:	b084      	sub	sp, #16
 801428c:	af00      	add	r7, sp, #0
 801428e:	6078      	str	r0, [r7, #4]
 8014290:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014292:	2300      	movs	r3, #0
 8014294:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014296:	683b      	ldr	r3, [r7, #0]
 8014298:	885b      	ldrh	r3, [r3, #2]
 801429a:	b2da      	uxtb	r2, r3
 801429c:	4b4c      	ldr	r3, [pc, #304]	@ (80143d0 <USBD_SetConfig+0x148>)
 801429e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80142a0:	4b4b      	ldr	r3, [pc, #300]	@ (80143d0 <USBD_SetConfig+0x148>)
 80142a2:	781b      	ldrb	r3, [r3, #0]
 80142a4:	2b01      	cmp	r3, #1
 80142a6:	d905      	bls.n	80142b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80142a8:	6839      	ldr	r1, [r7, #0]
 80142aa:	6878      	ldr	r0, [r7, #4]
 80142ac:	f000 f96c 	bl	8014588 <USBD_CtlError>
    return USBD_FAIL;
 80142b0:	2303      	movs	r3, #3
 80142b2:	e088      	b.n	80143c6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80142ba:	b2db      	uxtb	r3, r3
 80142bc:	2b02      	cmp	r3, #2
 80142be:	d002      	beq.n	80142c6 <USBD_SetConfig+0x3e>
 80142c0:	2b03      	cmp	r3, #3
 80142c2:	d025      	beq.n	8014310 <USBD_SetConfig+0x88>
 80142c4:	e071      	b.n	80143aa <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80142c6:	4b42      	ldr	r3, [pc, #264]	@ (80143d0 <USBD_SetConfig+0x148>)
 80142c8:	781b      	ldrb	r3, [r3, #0]
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d01c      	beq.n	8014308 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80142ce:	4b40      	ldr	r3, [pc, #256]	@ (80143d0 <USBD_SetConfig+0x148>)
 80142d0:	781b      	ldrb	r3, [r3, #0]
 80142d2:	461a      	mov	r2, r3
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80142d8:	4b3d      	ldr	r3, [pc, #244]	@ (80143d0 <USBD_SetConfig+0x148>)
 80142da:	781b      	ldrb	r3, [r3, #0]
 80142dc:	4619      	mov	r1, r3
 80142de:	6878      	ldr	r0, [r7, #4]
 80142e0:	f7ff f990 	bl	8013604 <USBD_SetClassConfig>
 80142e4:	4603      	mov	r3, r0
 80142e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80142e8:	7bfb      	ldrb	r3, [r7, #15]
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d004      	beq.n	80142f8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80142ee:	6839      	ldr	r1, [r7, #0]
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f000 f949 	bl	8014588 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80142f6:	e065      	b.n	80143c4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80142f8:	6878      	ldr	r0, [r7, #4]
 80142fa:	f000 fa10 	bl	801471e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	2203      	movs	r2, #3
 8014302:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014306:	e05d      	b.n	80143c4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014308:	6878      	ldr	r0, [r7, #4]
 801430a:	f000 fa08 	bl	801471e <USBD_CtlSendStatus>
      break;
 801430e:	e059      	b.n	80143c4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8014310:	4b2f      	ldr	r3, [pc, #188]	@ (80143d0 <USBD_SetConfig+0x148>)
 8014312:	781b      	ldrb	r3, [r3, #0]
 8014314:	2b00      	cmp	r3, #0
 8014316:	d112      	bne.n	801433e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	2202      	movs	r2, #2
 801431c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8014320:	4b2b      	ldr	r3, [pc, #172]	@ (80143d0 <USBD_SetConfig+0x148>)
 8014322:	781b      	ldrb	r3, [r3, #0]
 8014324:	461a      	mov	r2, r3
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801432a:	4b29      	ldr	r3, [pc, #164]	@ (80143d0 <USBD_SetConfig+0x148>)
 801432c:	781b      	ldrb	r3, [r3, #0]
 801432e:	4619      	mov	r1, r3
 8014330:	6878      	ldr	r0, [r7, #4]
 8014332:	f7ff f983 	bl	801363c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8014336:	6878      	ldr	r0, [r7, #4]
 8014338:	f000 f9f1 	bl	801471e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801433c:	e042      	b.n	80143c4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801433e:	4b24      	ldr	r3, [pc, #144]	@ (80143d0 <USBD_SetConfig+0x148>)
 8014340:	781b      	ldrb	r3, [r3, #0]
 8014342:	461a      	mov	r2, r3
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	685b      	ldr	r3, [r3, #4]
 8014348:	429a      	cmp	r2, r3
 801434a:	d02a      	beq.n	80143a2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	685b      	ldr	r3, [r3, #4]
 8014350:	b2db      	uxtb	r3, r3
 8014352:	4619      	mov	r1, r3
 8014354:	6878      	ldr	r0, [r7, #4]
 8014356:	f7ff f971 	bl	801363c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801435a:	4b1d      	ldr	r3, [pc, #116]	@ (80143d0 <USBD_SetConfig+0x148>)
 801435c:	781b      	ldrb	r3, [r3, #0]
 801435e:	461a      	mov	r2, r3
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014364:	4b1a      	ldr	r3, [pc, #104]	@ (80143d0 <USBD_SetConfig+0x148>)
 8014366:	781b      	ldrb	r3, [r3, #0]
 8014368:	4619      	mov	r1, r3
 801436a:	6878      	ldr	r0, [r7, #4]
 801436c:	f7ff f94a 	bl	8013604 <USBD_SetClassConfig>
 8014370:	4603      	mov	r3, r0
 8014372:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014374:	7bfb      	ldrb	r3, [r7, #15]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d00f      	beq.n	801439a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801437a:	6839      	ldr	r1, [r7, #0]
 801437c:	6878      	ldr	r0, [r7, #4]
 801437e:	f000 f903 	bl	8014588 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	685b      	ldr	r3, [r3, #4]
 8014386:	b2db      	uxtb	r3, r3
 8014388:	4619      	mov	r1, r3
 801438a:	6878      	ldr	r0, [r7, #4]
 801438c:	f7ff f956 	bl	801363c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	2202      	movs	r2, #2
 8014394:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014398:	e014      	b.n	80143c4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801439a:	6878      	ldr	r0, [r7, #4]
 801439c:	f000 f9bf 	bl	801471e <USBD_CtlSendStatus>
      break;
 80143a0:	e010      	b.n	80143c4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80143a2:	6878      	ldr	r0, [r7, #4]
 80143a4:	f000 f9bb 	bl	801471e <USBD_CtlSendStatus>
      break;
 80143a8:	e00c      	b.n	80143c4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80143aa:	6839      	ldr	r1, [r7, #0]
 80143ac:	6878      	ldr	r0, [r7, #4]
 80143ae:	f000 f8eb 	bl	8014588 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80143b2:	4b07      	ldr	r3, [pc, #28]	@ (80143d0 <USBD_SetConfig+0x148>)
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	4619      	mov	r1, r3
 80143b8:	6878      	ldr	r0, [r7, #4]
 80143ba:	f7ff f93f 	bl	801363c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80143be:	2303      	movs	r3, #3
 80143c0:	73fb      	strb	r3, [r7, #15]
      break;
 80143c2:	bf00      	nop
  }

  return ret;
 80143c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80143c6:	4618      	mov	r0, r3
 80143c8:	3710      	adds	r7, #16
 80143ca:	46bd      	mov	sp, r7
 80143cc:	bd80      	pop	{r7, pc}
 80143ce:	bf00      	nop
 80143d0:	20002991 	.word	0x20002991

080143d4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b082      	sub	sp, #8
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
 80143dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80143de:	683b      	ldr	r3, [r7, #0]
 80143e0:	88db      	ldrh	r3, [r3, #6]
 80143e2:	2b01      	cmp	r3, #1
 80143e4:	d004      	beq.n	80143f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80143e6:	6839      	ldr	r1, [r7, #0]
 80143e8:	6878      	ldr	r0, [r7, #4]
 80143ea:	f000 f8cd 	bl	8014588 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80143ee:	e023      	b.n	8014438 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80143f6:	b2db      	uxtb	r3, r3
 80143f8:	2b02      	cmp	r3, #2
 80143fa:	dc02      	bgt.n	8014402 <USBD_GetConfig+0x2e>
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	dc03      	bgt.n	8014408 <USBD_GetConfig+0x34>
 8014400:	e015      	b.n	801442e <USBD_GetConfig+0x5a>
 8014402:	2b03      	cmp	r3, #3
 8014404:	d00b      	beq.n	801441e <USBD_GetConfig+0x4a>
 8014406:	e012      	b.n	801442e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	2200      	movs	r2, #0
 801440c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	3308      	adds	r3, #8
 8014412:	2201      	movs	r2, #1
 8014414:	4619      	mov	r1, r3
 8014416:	6878      	ldr	r0, [r7, #4]
 8014418:	f000 f927 	bl	801466a <USBD_CtlSendData>
        break;
 801441c:	e00c      	b.n	8014438 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	3304      	adds	r3, #4
 8014422:	2201      	movs	r2, #1
 8014424:	4619      	mov	r1, r3
 8014426:	6878      	ldr	r0, [r7, #4]
 8014428:	f000 f91f 	bl	801466a <USBD_CtlSendData>
        break;
 801442c:	e004      	b.n	8014438 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801442e:	6839      	ldr	r1, [r7, #0]
 8014430:	6878      	ldr	r0, [r7, #4]
 8014432:	f000 f8a9 	bl	8014588 <USBD_CtlError>
        break;
 8014436:	bf00      	nop
}
 8014438:	bf00      	nop
 801443a:	3708      	adds	r7, #8
 801443c:	46bd      	mov	sp, r7
 801443e:	bd80      	pop	{r7, pc}

08014440 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014440:	b580      	push	{r7, lr}
 8014442:	b082      	sub	sp, #8
 8014444:	af00      	add	r7, sp, #0
 8014446:	6078      	str	r0, [r7, #4]
 8014448:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014450:	b2db      	uxtb	r3, r3
 8014452:	3b01      	subs	r3, #1
 8014454:	2b02      	cmp	r3, #2
 8014456:	d81e      	bhi.n	8014496 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014458:	683b      	ldr	r3, [r7, #0]
 801445a:	88db      	ldrh	r3, [r3, #6]
 801445c:	2b02      	cmp	r3, #2
 801445e:	d004      	beq.n	801446a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014460:	6839      	ldr	r1, [r7, #0]
 8014462:	6878      	ldr	r0, [r7, #4]
 8014464:	f000 f890 	bl	8014588 <USBD_CtlError>
        break;
 8014468:	e01a      	b.n	80144a0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	2201      	movs	r2, #1
 801446e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8014476:	2b00      	cmp	r3, #0
 8014478:	d005      	beq.n	8014486 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	68db      	ldr	r3, [r3, #12]
 801447e:	f043 0202 	orr.w	r2, r3, #2
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	330c      	adds	r3, #12
 801448a:	2202      	movs	r2, #2
 801448c:	4619      	mov	r1, r3
 801448e:	6878      	ldr	r0, [r7, #4]
 8014490:	f000 f8eb 	bl	801466a <USBD_CtlSendData>
      break;
 8014494:	e004      	b.n	80144a0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014496:	6839      	ldr	r1, [r7, #0]
 8014498:	6878      	ldr	r0, [r7, #4]
 801449a:	f000 f875 	bl	8014588 <USBD_CtlError>
      break;
 801449e:	bf00      	nop
  }
}
 80144a0:	bf00      	nop
 80144a2:	3708      	adds	r7, #8
 80144a4:	46bd      	mov	sp, r7
 80144a6:	bd80      	pop	{r7, pc}

080144a8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b082      	sub	sp, #8
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
 80144b0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80144b2:	683b      	ldr	r3, [r7, #0]
 80144b4:	885b      	ldrh	r3, [r3, #2]
 80144b6:	2b01      	cmp	r3, #1
 80144b8:	d106      	bne.n	80144c8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	2201      	movs	r2, #1
 80144be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80144c2:	6878      	ldr	r0, [r7, #4]
 80144c4:	f000 f92b 	bl	801471e <USBD_CtlSendStatus>
  }
}
 80144c8:	bf00      	nop
 80144ca:	3708      	adds	r7, #8
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bd80      	pop	{r7, pc}

080144d0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b082      	sub	sp, #8
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	6078      	str	r0, [r7, #4]
 80144d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80144e0:	b2db      	uxtb	r3, r3
 80144e2:	3b01      	subs	r3, #1
 80144e4:	2b02      	cmp	r3, #2
 80144e6:	d80b      	bhi.n	8014500 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80144e8:	683b      	ldr	r3, [r7, #0]
 80144ea:	885b      	ldrh	r3, [r3, #2]
 80144ec:	2b01      	cmp	r3, #1
 80144ee:	d10c      	bne.n	801450a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2200      	movs	r2, #0
 80144f4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80144f8:	6878      	ldr	r0, [r7, #4]
 80144fa:	f000 f910 	bl	801471e <USBD_CtlSendStatus>
      }
      break;
 80144fe:	e004      	b.n	801450a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8014500:	6839      	ldr	r1, [r7, #0]
 8014502:	6878      	ldr	r0, [r7, #4]
 8014504:	f000 f840 	bl	8014588 <USBD_CtlError>
      break;
 8014508:	e000      	b.n	801450c <USBD_ClrFeature+0x3c>
      break;
 801450a:	bf00      	nop
  }
}
 801450c:	bf00      	nop
 801450e:	3708      	adds	r7, #8
 8014510:	46bd      	mov	sp, r7
 8014512:	bd80      	pop	{r7, pc}

08014514 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014514:	b580      	push	{r7, lr}
 8014516:	b084      	sub	sp, #16
 8014518:	af00      	add	r7, sp, #0
 801451a:	6078      	str	r0, [r7, #4]
 801451c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801451e:	683b      	ldr	r3, [r7, #0]
 8014520:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	781a      	ldrb	r2, [r3, #0]
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	3301      	adds	r3, #1
 801452e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8014530:	68fb      	ldr	r3, [r7, #12]
 8014532:	781a      	ldrb	r2, [r3, #0]
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8014538:	68fb      	ldr	r3, [r7, #12]
 801453a:	3301      	adds	r3, #1
 801453c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801453e:	68f8      	ldr	r0, [r7, #12]
 8014540:	f7ff fa90 	bl	8013a64 <SWAPBYTE>
 8014544:	4603      	mov	r3, r0
 8014546:	461a      	mov	r2, r3
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	3301      	adds	r3, #1
 8014550:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	3301      	adds	r3, #1
 8014556:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014558:	68f8      	ldr	r0, [r7, #12]
 801455a:	f7ff fa83 	bl	8013a64 <SWAPBYTE>
 801455e:	4603      	mov	r3, r0
 8014560:	461a      	mov	r2, r3
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	3301      	adds	r3, #1
 801456a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	3301      	adds	r3, #1
 8014570:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014572:	68f8      	ldr	r0, [r7, #12]
 8014574:	f7ff fa76 	bl	8013a64 <SWAPBYTE>
 8014578:	4603      	mov	r3, r0
 801457a:	461a      	mov	r2, r3
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	80da      	strh	r2, [r3, #6]
}
 8014580:	bf00      	nop
 8014582:	3710      	adds	r7, #16
 8014584:	46bd      	mov	sp, r7
 8014586:	bd80      	pop	{r7, pc}

08014588 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014588:	b580      	push	{r7, lr}
 801458a:	b082      	sub	sp, #8
 801458c:	af00      	add	r7, sp, #0
 801458e:	6078      	str	r0, [r7, #4]
 8014590:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014592:	2180      	movs	r1, #128	@ 0x80
 8014594:	6878      	ldr	r0, [r7, #4]
 8014596:	f003 fcfb 	bl	8017f90 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801459a:	2100      	movs	r1, #0
 801459c:	6878      	ldr	r0, [r7, #4]
 801459e:	f003 fcf7 	bl	8017f90 <USBD_LL_StallEP>
}
 80145a2:	bf00      	nop
 80145a4:	3708      	adds	r7, #8
 80145a6:	46bd      	mov	sp, r7
 80145a8:	bd80      	pop	{r7, pc}

080145aa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80145aa:	b580      	push	{r7, lr}
 80145ac:	b086      	sub	sp, #24
 80145ae:	af00      	add	r7, sp, #0
 80145b0:	60f8      	str	r0, [r7, #12]
 80145b2:	60b9      	str	r1, [r7, #8]
 80145b4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80145b6:	2300      	movs	r3, #0
 80145b8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	d036      	beq.n	801462e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80145c0:	68fb      	ldr	r3, [r7, #12]
 80145c2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80145c4:	6938      	ldr	r0, [r7, #16]
 80145c6:	f000 f836 	bl	8014636 <USBD_GetLen>
 80145ca:	4603      	mov	r3, r0
 80145cc:	3301      	adds	r3, #1
 80145ce:	b29b      	uxth	r3, r3
 80145d0:	005b      	lsls	r3, r3, #1
 80145d2:	b29a      	uxth	r2, r3
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80145d8:	7dfb      	ldrb	r3, [r7, #23]
 80145da:	68ba      	ldr	r2, [r7, #8]
 80145dc:	4413      	add	r3, r2
 80145de:	687a      	ldr	r2, [r7, #4]
 80145e0:	7812      	ldrb	r2, [r2, #0]
 80145e2:	701a      	strb	r2, [r3, #0]
  idx++;
 80145e4:	7dfb      	ldrb	r3, [r7, #23]
 80145e6:	3301      	adds	r3, #1
 80145e8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80145ea:	7dfb      	ldrb	r3, [r7, #23]
 80145ec:	68ba      	ldr	r2, [r7, #8]
 80145ee:	4413      	add	r3, r2
 80145f0:	2203      	movs	r2, #3
 80145f2:	701a      	strb	r2, [r3, #0]
  idx++;
 80145f4:	7dfb      	ldrb	r3, [r7, #23]
 80145f6:	3301      	adds	r3, #1
 80145f8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80145fa:	e013      	b.n	8014624 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80145fc:	7dfb      	ldrb	r3, [r7, #23]
 80145fe:	68ba      	ldr	r2, [r7, #8]
 8014600:	4413      	add	r3, r2
 8014602:	693a      	ldr	r2, [r7, #16]
 8014604:	7812      	ldrb	r2, [r2, #0]
 8014606:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8014608:	693b      	ldr	r3, [r7, #16]
 801460a:	3301      	adds	r3, #1
 801460c:	613b      	str	r3, [r7, #16]
    idx++;
 801460e:	7dfb      	ldrb	r3, [r7, #23]
 8014610:	3301      	adds	r3, #1
 8014612:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8014614:	7dfb      	ldrb	r3, [r7, #23]
 8014616:	68ba      	ldr	r2, [r7, #8]
 8014618:	4413      	add	r3, r2
 801461a:	2200      	movs	r2, #0
 801461c:	701a      	strb	r2, [r3, #0]
    idx++;
 801461e:	7dfb      	ldrb	r3, [r7, #23]
 8014620:	3301      	adds	r3, #1
 8014622:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8014624:	693b      	ldr	r3, [r7, #16]
 8014626:	781b      	ldrb	r3, [r3, #0]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d1e7      	bne.n	80145fc <USBD_GetString+0x52>
 801462c:	e000      	b.n	8014630 <USBD_GetString+0x86>
    return;
 801462e:	bf00      	nop
  }
}
 8014630:	3718      	adds	r7, #24
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}

08014636 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8014636:	b480      	push	{r7}
 8014638:	b085      	sub	sp, #20
 801463a:	af00      	add	r7, sp, #0
 801463c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801463e:	2300      	movs	r3, #0
 8014640:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8014646:	e005      	b.n	8014654 <USBD_GetLen+0x1e>
  {
    len++;
 8014648:	7bfb      	ldrb	r3, [r7, #15]
 801464a:	3301      	adds	r3, #1
 801464c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801464e:	68bb      	ldr	r3, [r7, #8]
 8014650:	3301      	adds	r3, #1
 8014652:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014654:	68bb      	ldr	r3, [r7, #8]
 8014656:	781b      	ldrb	r3, [r3, #0]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d1f5      	bne.n	8014648 <USBD_GetLen+0x12>
  }

  return len;
 801465c:	7bfb      	ldrb	r3, [r7, #15]
}
 801465e:	4618      	mov	r0, r3
 8014660:	3714      	adds	r7, #20
 8014662:	46bd      	mov	sp, r7
 8014664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014668:	4770      	bx	lr

0801466a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801466a:	b580      	push	{r7, lr}
 801466c:	b084      	sub	sp, #16
 801466e:	af00      	add	r7, sp, #0
 8014670:	60f8      	str	r0, [r7, #12]
 8014672:	60b9      	str	r1, [r7, #8]
 8014674:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	2202      	movs	r2, #2
 801467a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	687a      	ldr	r2, [r7, #4]
 8014682:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014684:	68fb      	ldr	r3, [r7, #12]
 8014686:	687a      	ldr	r2, [r7, #4]
 8014688:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	68ba      	ldr	r2, [r7, #8]
 801468e:	2100      	movs	r1, #0
 8014690:	68f8      	ldr	r0, [r7, #12]
 8014692:	f003 fd06 	bl	80180a2 <USBD_LL_Transmit>

  return USBD_OK;
 8014696:	2300      	movs	r3, #0
}
 8014698:	4618      	mov	r0, r3
 801469a:	3710      	adds	r7, #16
 801469c:	46bd      	mov	sp, r7
 801469e:	bd80      	pop	{r7, pc}

080146a0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80146a0:	b580      	push	{r7, lr}
 80146a2:	b084      	sub	sp, #16
 80146a4:	af00      	add	r7, sp, #0
 80146a6:	60f8      	str	r0, [r7, #12]
 80146a8:	60b9      	str	r1, [r7, #8]
 80146aa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	68ba      	ldr	r2, [r7, #8]
 80146b0:	2100      	movs	r1, #0
 80146b2:	68f8      	ldr	r0, [r7, #12]
 80146b4:	f003 fcf5 	bl	80180a2 <USBD_LL_Transmit>

  return USBD_OK;
 80146b8:	2300      	movs	r3, #0
}
 80146ba:	4618      	mov	r0, r3
 80146bc:	3710      	adds	r7, #16
 80146be:	46bd      	mov	sp, r7
 80146c0:	bd80      	pop	{r7, pc}

080146c2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80146c2:	b580      	push	{r7, lr}
 80146c4:	b084      	sub	sp, #16
 80146c6:	af00      	add	r7, sp, #0
 80146c8:	60f8      	str	r0, [r7, #12]
 80146ca:	60b9      	str	r1, [r7, #8]
 80146cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80146ce:	68fb      	ldr	r3, [r7, #12]
 80146d0:	2203      	movs	r2, #3
 80146d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	687a      	ldr	r2, [r7, #4]
 80146da:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	687a      	ldr	r2, [r7, #4]
 80146e2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	68ba      	ldr	r2, [r7, #8]
 80146ea:	2100      	movs	r1, #0
 80146ec:	68f8      	ldr	r0, [r7, #12]
 80146ee:	f003 fcf9 	bl	80180e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80146f2:	2300      	movs	r3, #0
}
 80146f4:	4618      	mov	r0, r3
 80146f6:	3710      	adds	r7, #16
 80146f8:	46bd      	mov	sp, r7
 80146fa:	bd80      	pop	{r7, pc}

080146fc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b084      	sub	sp, #16
 8014700:	af00      	add	r7, sp, #0
 8014702:	60f8      	str	r0, [r7, #12]
 8014704:	60b9      	str	r1, [r7, #8]
 8014706:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	68ba      	ldr	r2, [r7, #8]
 801470c:	2100      	movs	r1, #0
 801470e:	68f8      	ldr	r0, [r7, #12]
 8014710:	f003 fce8 	bl	80180e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014714:	2300      	movs	r3, #0
}
 8014716:	4618      	mov	r0, r3
 8014718:	3710      	adds	r7, #16
 801471a:	46bd      	mov	sp, r7
 801471c:	bd80      	pop	{r7, pc}

0801471e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801471e:	b580      	push	{r7, lr}
 8014720:	b082      	sub	sp, #8
 8014722:	af00      	add	r7, sp, #0
 8014724:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	2204      	movs	r2, #4
 801472a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801472e:	2300      	movs	r3, #0
 8014730:	2200      	movs	r2, #0
 8014732:	2100      	movs	r1, #0
 8014734:	6878      	ldr	r0, [r7, #4]
 8014736:	f003 fcb4 	bl	80180a2 <USBD_LL_Transmit>

  return USBD_OK;
 801473a:	2300      	movs	r3, #0
}
 801473c:	4618      	mov	r0, r3
 801473e:	3708      	adds	r7, #8
 8014740:	46bd      	mov	sp, r7
 8014742:	bd80      	pop	{r7, pc}

08014744 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8014744:	b580      	push	{r7, lr}
 8014746:	b082      	sub	sp, #8
 8014748:	af00      	add	r7, sp, #0
 801474a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2205      	movs	r2, #5
 8014750:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014754:	2300      	movs	r3, #0
 8014756:	2200      	movs	r2, #0
 8014758:	2100      	movs	r1, #0
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f003 fcc2 	bl	80180e4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014760:	2300      	movs	r3, #0
}
 8014762:	4618      	mov	r0, r3
 8014764:	3708      	adds	r7, #8
 8014766:	46bd      	mov	sp, r7
 8014768:	bd80      	pop	{r7, pc}
	...

0801476c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b084      	sub	sp, #16
 8014770:	af00      	add	r7, sp, #0
 8014772:	4603      	mov	r3, r0
 8014774:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014776:	79fb      	ldrb	r3, [r7, #7]
 8014778:	4a08      	ldr	r2, [pc, #32]	@ (801479c <disk_status+0x30>)
 801477a:	009b      	lsls	r3, r3, #2
 801477c:	4413      	add	r3, r2
 801477e:	685b      	ldr	r3, [r3, #4]
 8014780:	685b      	ldr	r3, [r3, #4]
 8014782:	79fa      	ldrb	r2, [r7, #7]
 8014784:	4905      	ldr	r1, [pc, #20]	@ (801479c <disk_status+0x30>)
 8014786:	440a      	add	r2, r1
 8014788:	7a12      	ldrb	r2, [r2, #8]
 801478a:	4610      	mov	r0, r2
 801478c:	4798      	blx	r3
 801478e:	4603      	mov	r3, r0
 8014790:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014792:	7bfb      	ldrb	r3, [r7, #15]
}
 8014794:	4618      	mov	r0, r3
 8014796:	3710      	adds	r7, #16
 8014798:	46bd      	mov	sp, r7
 801479a:	bd80      	pop	{r7, pc}
 801479c:	20002bbc 	.word	0x20002bbc

080147a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80147a0:	b580      	push	{r7, lr}
 80147a2:	b084      	sub	sp, #16
 80147a4:	af00      	add	r7, sp, #0
 80147a6:	4603      	mov	r3, r0
 80147a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80147aa:	2300      	movs	r3, #0
 80147ac:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80147ae:	79fb      	ldrb	r3, [r7, #7]
 80147b0:	4a0d      	ldr	r2, [pc, #52]	@ (80147e8 <disk_initialize+0x48>)
 80147b2:	5cd3      	ldrb	r3, [r2, r3]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d111      	bne.n	80147dc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80147b8:	79fb      	ldrb	r3, [r7, #7]
 80147ba:	4a0b      	ldr	r2, [pc, #44]	@ (80147e8 <disk_initialize+0x48>)
 80147bc:	2101      	movs	r1, #1
 80147be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80147c0:	79fb      	ldrb	r3, [r7, #7]
 80147c2:	4a09      	ldr	r2, [pc, #36]	@ (80147e8 <disk_initialize+0x48>)
 80147c4:	009b      	lsls	r3, r3, #2
 80147c6:	4413      	add	r3, r2
 80147c8:	685b      	ldr	r3, [r3, #4]
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	79fa      	ldrb	r2, [r7, #7]
 80147ce:	4906      	ldr	r1, [pc, #24]	@ (80147e8 <disk_initialize+0x48>)
 80147d0:	440a      	add	r2, r1
 80147d2:	7a12      	ldrb	r2, [r2, #8]
 80147d4:	4610      	mov	r0, r2
 80147d6:	4798      	blx	r3
 80147d8:	4603      	mov	r3, r0
 80147da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80147dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80147de:	4618      	mov	r0, r3
 80147e0:	3710      	adds	r7, #16
 80147e2:	46bd      	mov	sp, r7
 80147e4:	bd80      	pop	{r7, pc}
 80147e6:	bf00      	nop
 80147e8:	20002bbc 	.word	0x20002bbc

080147ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80147ec:	b590      	push	{r4, r7, lr}
 80147ee:	b087      	sub	sp, #28
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	60b9      	str	r1, [r7, #8]
 80147f4:	607a      	str	r2, [r7, #4]
 80147f6:	603b      	str	r3, [r7, #0]
 80147f8:	4603      	mov	r3, r0
 80147fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80147fc:	7bfb      	ldrb	r3, [r7, #15]
 80147fe:	4a0a      	ldr	r2, [pc, #40]	@ (8014828 <disk_read+0x3c>)
 8014800:	009b      	lsls	r3, r3, #2
 8014802:	4413      	add	r3, r2
 8014804:	685b      	ldr	r3, [r3, #4]
 8014806:	689c      	ldr	r4, [r3, #8]
 8014808:	7bfb      	ldrb	r3, [r7, #15]
 801480a:	4a07      	ldr	r2, [pc, #28]	@ (8014828 <disk_read+0x3c>)
 801480c:	4413      	add	r3, r2
 801480e:	7a18      	ldrb	r0, [r3, #8]
 8014810:	683b      	ldr	r3, [r7, #0]
 8014812:	687a      	ldr	r2, [r7, #4]
 8014814:	68b9      	ldr	r1, [r7, #8]
 8014816:	47a0      	blx	r4
 8014818:	4603      	mov	r3, r0
 801481a:	75fb      	strb	r3, [r7, #23]
  return res;
 801481c:	7dfb      	ldrb	r3, [r7, #23]
}
 801481e:	4618      	mov	r0, r3
 8014820:	371c      	adds	r7, #28
 8014822:	46bd      	mov	sp, r7
 8014824:	bd90      	pop	{r4, r7, pc}
 8014826:	bf00      	nop
 8014828:	20002bbc 	.word	0x20002bbc

0801482c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801482c:	b590      	push	{r4, r7, lr}
 801482e:	b087      	sub	sp, #28
 8014830:	af00      	add	r7, sp, #0
 8014832:	60b9      	str	r1, [r7, #8]
 8014834:	607a      	str	r2, [r7, #4]
 8014836:	603b      	str	r3, [r7, #0]
 8014838:	4603      	mov	r3, r0
 801483a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801483c:	7bfb      	ldrb	r3, [r7, #15]
 801483e:	4a0a      	ldr	r2, [pc, #40]	@ (8014868 <disk_write+0x3c>)
 8014840:	009b      	lsls	r3, r3, #2
 8014842:	4413      	add	r3, r2
 8014844:	685b      	ldr	r3, [r3, #4]
 8014846:	68dc      	ldr	r4, [r3, #12]
 8014848:	7bfb      	ldrb	r3, [r7, #15]
 801484a:	4a07      	ldr	r2, [pc, #28]	@ (8014868 <disk_write+0x3c>)
 801484c:	4413      	add	r3, r2
 801484e:	7a18      	ldrb	r0, [r3, #8]
 8014850:	683b      	ldr	r3, [r7, #0]
 8014852:	687a      	ldr	r2, [r7, #4]
 8014854:	68b9      	ldr	r1, [r7, #8]
 8014856:	47a0      	blx	r4
 8014858:	4603      	mov	r3, r0
 801485a:	75fb      	strb	r3, [r7, #23]
  return res;
 801485c:	7dfb      	ldrb	r3, [r7, #23]
}
 801485e:	4618      	mov	r0, r3
 8014860:	371c      	adds	r7, #28
 8014862:	46bd      	mov	sp, r7
 8014864:	bd90      	pop	{r4, r7, pc}
 8014866:	bf00      	nop
 8014868:	20002bbc 	.word	0x20002bbc

0801486c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b084      	sub	sp, #16
 8014870:	af00      	add	r7, sp, #0
 8014872:	4603      	mov	r3, r0
 8014874:	603a      	str	r2, [r7, #0]
 8014876:	71fb      	strb	r3, [r7, #7]
 8014878:	460b      	mov	r3, r1
 801487a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801487c:	79fb      	ldrb	r3, [r7, #7]
 801487e:	4a09      	ldr	r2, [pc, #36]	@ (80148a4 <disk_ioctl+0x38>)
 8014880:	009b      	lsls	r3, r3, #2
 8014882:	4413      	add	r3, r2
 8014884:	685b      	ldr	r3, [r3, #4]
 8014886:	691b      	ldr	r3, [r3, #16]
 8014888:	79fa      	ldrb	r2, [r7, #7]
 801488a:	4906      	ldr	r1, [pc, #24]	@ (80148a4 <disk_ioctl+0x38>)
 801488c:	440a      	add	r2, r1
 801488e:	7a10      	ldrb	r0, [r2, #8]
 8014890:	79b9      	ldrb	r1, [r7, #6]
 8014892:	683a      	ldr	r2, [r7, #0]
 8014894:	4798      	blx	r3
 8014896:	4603      	mov	r3, r0
 8014898:	73fb      	strb	r3, [r7, #15]
  return res;
 801489a:	7bfb      	ldrb	r3, [r7, #15]
}
 801489c:	4618      	mov	r0, r3
 801489e:	3710      	adds	r7, #16
 80148a0:	46bd      	mov	sp, r7
 80148a2:	bd80      	pop	{r7, pc}
 80148a4:	20002bbc 	.word	0x20002bbc

080148a8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80148a8:	b480      	push	{r7}
 80148aa:	b085      	sub	sp, #20
 80148ac:	af00      	add	r7, sp, #0
 80148ae:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	3301      	adds	r3, #1
 80148b4:	781b      	ldrb	r3, [r3, #0]
 80148b6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80148b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80148bc:	021b      	lsls	r3, r3, #8
 80148be:	b21a      	sxth	r2, r3
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	781b      	ldrb	r3, [r3, #0]
 80148c4:	b21b      	sxth	r3, r3
 80148c6:	4313      	orrs	r3, r2
 80148c8:	b21b      	sxth	r3, r3
 80148ca:	81fb      	strh	r3, [r7, #14]
	return rv;
 80148cc:	89fb      	ldrh	r3, [r7, #14]
}
 80148ce:	4618      	mov	r0, r3
 80148d0:	3714      	adds	r7, #20
 80148d2:	46bd      	mov	sp, r7
 80148d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148d8:	4770      	bx	lr

080148da <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80148da:	b480      	push	{r7}
 80148dc:	b085      	sub	sp, #20
 80148de:	af00      	add	r7, sp, #0
 80148e0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	3303      	adds	r3, #3
 80148e6:	781b      	ldrb	r3, [r3, #0]
 80148e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	021b      	lsls	r3, r3, #8
 80148ee:	687a      	ldr	r2, [r7, #4]
 80148f0:	3202      	adds	r2, #2
 80148f2:	7812      	ldrb	r2, [r2, #0]
 80148f4:	4313      	orrs	r3, r2
 80148f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80148f8:	68fb      	ldr	r3, [r7, #12]
 80148fa:	021b      	lsls	r3, r3, #8
 80148fc:	687a      	ldr	r2, [r7, #4]
 80148fe:	3201      	adds	r2, #1
 8014900:	7812      	ldrb	r2, [r2, #0]
 8014902:	4313      	orrs	r3, r2
 8014904:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	021b      	lsls	r3, r3, #8
 801490a:	687a      	ldr	r2, [r7, #4]
 801490c:	7812      	ldrb	r2, [r2, #0]
 801490e:	4313      	orrs	r3, r2
 8014910:	60fb      	str	r3, [r7, #12]
	return rv;
 8014912:	68fb      	ldr	r3, [r7, #12]
}
 8014914:	4618      	mov	r0, r3
 8014916:	3714      	adds	r7, #20
 8014918:	46bd      	mov	sp, r7
 801491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801491e:	4770      	bx	lr

08014920 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8014920:	b480      	push	{r7}
 8014922:	b083      	sub	sp, #12
 8014924:	af00      	add	r7, sp, #0
 8014926:	6078      	str	r0, [r7, #4]
 8014928:	460b      	mov	r3, r1
 801492a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	1c5a      	adds	r2, r3, #1
 8014930:	607a      	str	r2, [r7, #4]
 8014932:	887a      	ldrh	r2, [r7, #2]
 8014934:	b2d2      	uxtb	r2, r2
 8014936:	701a      	strb	r2, [r3, #0]
 8014938:	887b      	ldrh	r3, [r7, #2]
 801493a:	0a1b      	lsrs	r3, r3, #8
 801493c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	1c5a      	adds	r2, r3, #1
 8014942:	607a      	str	r2, [r7, #4]
 8014944:	887a      	ldrh	r2, [r7, #2]
 8014946:	b2d2      	uxtb	r2, r2
 8014948:	701a      	strb	r2, [r3, #0]
}
 801494a:	bf00      	nop
 801494c:	370c      	adds	r7, #12
 801494e:	46bd      	mov	sp, r7
 8014950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014954:	4770      	bx	lr

08014956 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014956:	b480      	push	{r7}
 8014958:	b083      	sub	sp, #12
 801495a:	af00      	add	r7, sp, #0
 801495c:	6078      	str	r0, [r7, #4]
 801495e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	1c5a      	adds	r2, r3, #1
 8014964:	607a      	str	r2, [r7, #4]
 8014966:	683a      	ldr	r2, [r7, #0]
 8014968:	b2d2      	uxtb	r2, r2
 801496a:	701a      	strb	r2, [r3, #0]
 801496c:	683b      	ldr	r3, [r7, #0]
 801496e:	0a1b      	lsrs	r3, r3, #8
 8014970:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	1c5a      	adds	r2, r3, #1
 8014976:	607a      	str	r2, [r7, #4]
 8014978:	683a      	ldr	r2, [r7, #0]
 801497a:	b2d2      	uxtb	r2, r2
 801497c:	701a      	strb	r2, [r3, #0]
 801497e:	683b      	ldr	r3, [r7, #0]
 8014980:	0a1b      	lsrs	r3, r3, #8
 8014982:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	1c5a      	adds	r2, r3, #1
 8014988:	607a      	str	r2, [r7, #4]
 801498a:	683a      	ldr	r2, [r7, #0]
 801498c:	b2d2      	uxtb	r2, r2
 801498e:	701a      	strb	r2, [r3, #0]
 8014990:	683b      	ldr	r3, [r7, #0]
 8014992:	0a1b      	lsrs	r3, r3, #8
 8014994:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	1c5a      	adds	r2, r3, #1
 801499a:	607a      	str	r2, [r7, #4]
 801499c:	683a      	ldr	r2, [r7, #0]
 801499e:	b2d2      	uxtb	r2, r2
 80149a0:	701a      	strb	r2, [r3, #0]
}
 80149a2:	bf00      	nop
 80149a4:	370c      	adds	r7, #12
 80149a6:	46bd      	mov	sp, r7
 80149a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ac:	4770      	bx	lr

080149ae <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80149ae:	b480      	push	{r7}
 80149b0:	b087      	sub	sp, #28
 80149b2:	af00      	add	r7, sp, #0
 80149b4:	60f8      	str	r0, [r7, #12]
 80149b6:	60b9      	str	r1, [r7, #8]
 80149b8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80149be:	68bb      	ldr	r3, [r7, #8]
 80149c0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d00d      	beq.n	80149e4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80149c8:	693a      	ldr	r2, [r7, #16]
 80149ca:	1c53      	adds	r3, r2, #1
 80149cc:	613b      	str	r3, [r7, #16]
 80149ce:	697b      	ldr	r3, [r7, #20]
 80149d0:	1c59      	adds	r1, r3, #1
 80149d2:	6179      	str	r1, [r7, #20]
 80149d4:	7812      	ldrb	r2, [r2, #0]
 80149d6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	3b01      	subs	r3, #1
 80149dc:	607b      	str	r3, [r7, #4]
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d1f1      	bne.n	80149c8 <mem_cpy+0x1a>
	}
}
 80149e4:	bf00      	nop
 80149e6:	371c      	adds	r7, #28
 80149e8:	46bd      	mov	sp, r7
 80149ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149ee:	4770      	bx	lr

080149f0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80149f0:	b480      	push	{r7}
 80149f2:	b087      	sub	sp, #28
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	60f8      	str	r0, [r7, #12]
 80149f8:	60b9      	str	r1, [r7, #8]
 80149fa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80149fc:	68fb      	ldr	r3, [r7, #12]
 80149fe:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8014a00:	697b      	ldr	r3, [r7, #20]
 8014a02:	1c5a      	adds	r2, r3, #1
 8014a04:	617a      	str	r2, [r7, #20]
 8014a06:	68ba      	ldr	r2, [r7, #8]
 8014a08:	b2d2      	uxtb	r2, r2
 8014a0a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	3b01      	subs	r3, #1
 8014a10:	607b      	str	r3, [r7, #4]
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d1f3      	bne.n	8014a00 <mem_set+0x10>
}
 8014a18:	bf00      	nop
 8014a1a:	bf00      	nop
 8014a1c:	371c      	adds	r7, #28
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a24:	4770      	bx	lr

08014a26 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014a26:	b480      	push	{r7}
 8014a28:	b089      	sub	sp, #36	@ 0x24
 8014a2a:	af00      	add	r7, sp, #0
 8014a2c:	60f8      	str	r0, [r7, #12]
 8014a2e:	60b9      	str	r1, [r7, #8]
 8014a30:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	61fb      	str	r3, [r7, #28]
 8014a36:	68bb      	ldr	r3, [r7, #8]
 8014a38:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014a3a:	2300      	movs	r3, #0
 8014a3c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8014a3e:	69fb      	ldr	r3, [r7, #28]
 8014a40:	1c5a      	adds	r2, r3, #1
 8014a42:	61fa      	str	r2, [r7, #28]
 8014a44:	781b      	ldrb	r3, [r3, #0]
 8014a46:	4619      	mov	r1, r3
 8014a48:	69bb      	ldr	r3, [r7, #24]
 8014a4a:	1c5a      	adds	r2, r3, #1
 8014a4c:	61ba      	str	r2, [r7, #24]
 8014a4e:	781b      	ldrb	r3, [r3, #0]
 8014a50:	1acb      	subs	r3, r1, r3
 8014a52:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	3b01      	subs	r3, #1
 8014a58:	607b      	str	r3, [r7, #4]
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d002      	beq.n	8014a66 <mem_cmp+0x40>
 8014a60:	697b      	ldr	r3, [r7, #20]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d0eb      	beq.n	8014a3e <mem_cmp+0x18>

	return r;
 8014a66:	697b      	ldr	r3, [r7, #20]
}
 8014a68:	4618      	mov	r0, r3
 8014a6a:	3724      	adds	r7, #36	@ 0x24
 8014a6c:	46bd      	mov	sp, r7
 8014a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a72:	4770      	bx	lr

08014a74 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014a74:	b480      	push	{r7}
 8014a76:	b083      	sub	sp, #12
 8014a78:	af00      	add	r7, sp, #0
 8014a7a:	6078      	str	r0, [r7, #4]
 8014a7c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8014a7e:	e002      	b.n	8014a86 <chk_chr+0x12>
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	3301      	adds	r3, #1
 8014a84:	607b      	str	r3, [r7, #4]
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	781b      	ldrb	r3, [r3, #0]
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d005      	beq.n	8014a9a <chk_chr+0x26>
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	781b      	ldrb	r3, [r3, #0]
 8014a92:	461a      	mov	r2, r3
 8014a94:	683b      	ldr	r3, [r7, #0]
 8014a96:	4293      	cmp	r3, r2
 8014a98:	d1f2      	bne.n	8014a80 <chk_chr+0xc>
	return *str;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	781b      	ldrb	r3, [r3, #0]
}
 8014a9e:	4618      	mov	r0, r3
 8014aa0:	370c      	adds	r7, #12
 8014aa2:	46bd      	mov	sp, r7
 8014aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa8:	4770      	bx	lr
	...

08014aac <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014aac:	b480      	push	{r7}
 8014aae:	b085      	sub	sp, #20
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
 8014ab4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014ab6:	2300      	movs	r3, #0
 8014ab8:	60bb      	str	r3, [r7, #8]
 8014aba:	68bb      	ldr	r3, [r7, #8]
 8014abc:	60fb      	str	r3, [r7, #12]
 8014abe:	e029      	b.n	8014b14 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014ac0:	4a27      	ldr	r2, [pc, #156]	@ (8014b60 <chk_lock+0xb4>)
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	011b      	lsls	r3, r3, #4
 8014ac6:	4413      	add	r3, r2
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d01d      	beq.n	8014b0a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014ace:	4a24      	ldr	r2, [pc, #144]	@ (8014b60 <chk_lock+0xb4>)
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	011b      	lsls	r3, r3, #4
 8014ad4:	4413      	add	r3, r2
 8014ad6:	681a      	ldr	r2, [r3, #0]
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	429a      	cmp	r2, r3
 8014ade:	d116      	bne.n	8014b0e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014ae0:	4a1f      	ldr	r2, [pc, #124]	@ (8014b60 <chk_lock+0xb4>)
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	011b      	lsls	r3, r3, #4
 8014ae6:	4413      	add	r3, r2
 8014ae8:	3304      	adds	r3, #4
 8014aea:	681a      	ldr	r2, [r3, #0]
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8014af0:	429a      	cmp	r2, r3
 8014af2:	d10c      	bne.n	8014b0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014af4:	4a1a      	ldr	r2, [pc, #104]	@ (8014b60 <chk_lock+0xb4>)
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	011b      	lsls	r3, r3, #4
 8014afa:	4413      	add	r3, r2
 8014afc:	3308      	adds	r3, #8
 8014afe:	681a      	ldr	r2, [r3, #0]
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014b04:	429a      	cmp	r2, r3
 8014b06:	d102      	bne.n	8014b0e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014b08:	e007      	b.n	8014b1a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014b0a:	2301      	movs	r3, #1
 8014b0c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	3301      	adds	r3, #1
 8014b12:	60fb      	str	r3, [r7, #12]
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	2b01      	cmp	r3, #1
 8014b18:	d9d2      	bls.n	8014ac0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014b1a:	68fb      	ldr	r3, [r7, #12]
 8014b1c:	2b02      	cmp	r3, #2
 8014b1e:	d109      	bne.n	8014b34 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8014b20:	68bb      	ldr	r3, [r7, #8]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d102      	bne.n	8014b2c <chk_lock+0x80>
 8014b26:	683b      	ldr	r3, [r7, #0]
 8014b28:	2b02      	cmp	r3, #2
 8014b2a:	d101      	bne.n	8014b30 <chk_lock+0x84>
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	e010      	b.n	8014b52 <chk_lock+0xa6>
 8014b30:	2312      	movs	r3, #18
 8014b32:	e00e      	b.n	8014b52 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014b34:	683b      	ldr	r3, [r7, #0]
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d108      	bne.n	8014b4c <chk_lock+0xa0>
 8014b3a:	4a09      	ldr	r2, [pc, #36]	@ (8014b60 <chk_lock+0xb4>)
 8014b3c:	68fb      	ldr	r3, [r7, #12]
 8014b3e:	011b      	lsls	r3, r3, #4
 8014b40:	4413      	add	r3, r2
 8014b42:	330c      	adds	r3, #12
 8014b44:	881b      	ldrh	r3, [r3, #0]
 8014b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014b4a:	d101      	bne.n	8014b50 <chk_lock+0xa4>
 8014b4c:	2310      	movs	r3, #16
 8014b4e:	e000      	b.n	8014b52 <chk_lock+0xa6>
 8014b50:	2300      	movs	r3, #0
}
 8014b52:	4618      	mov	r0, r3
 8014b54:	3714      	adds	r7, #20
 8014b56:	46bd      	mov	sp, r7
 8014b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b5c:	4770      	bx	lr
 8014b5e:	bf00      	nop
 8014b60:	2000299c 	.word	0x2000299c

08014b64 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014b64:	b480      	push	{r7}
 8014b66:	b083      	sub	sp, #12
 8014b68:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	607b      	str	r3, [r7, #4]
 8014b6e:	e002      	b.n	8014b76 <enq_lock+0x12>
 8014b70:	687b      	ldr	r3, [r7, #4]
 8014b72:	3301      	adds	r3, #1
 8014b74:	607b      	str	r3, [r7, #4]
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	2b01      	cmp	r3, #1
 8014b7a:	d806      	bhi.n	8014b8a <enq_lock+0x26>
 8014b7c:	4a09      	ldr	r2, [pc, #36]	@ (8014ba4 <enq_lock+0x40>)
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	011b      	lsls	r3, r3, #4
 8014b82:	4413      	add	r3, r2
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d1f2      	bne.n	8014b70 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	2b02      	cmp	r3, #2
 8014b8e:	bf14      	ite	ne
 8014b90:	2301      	movne	r3, #1
 8014b92:	2300      	moveq	r3, #0
 8014b94:	b2db      	uxtb	r3, r3
}
 8014b96:	4618      	mov	r0, r3
 8014b98:	370c      	adds	r7, #12
 8014b9a:	46bd      	mov	sp, r7
 8014b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ba0:	4770      	bx	lr
 8014ba2:	bf00      	nop
 8014ba4:	2000299c 	.word	0x2000299c

08014ba8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014ba8:	b480      	push	{r7}
 8014baa:	b085      	sub	sp, #20
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	6078      	str	r0, [r7, #4]
 8014bb0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014bb2:	2300      	movs	r3, #0
 8014bb4:	60fb      	str	r3, [r7, #12]
 8014bb6:	e01f      	b.n	8014bf8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014bb8:	4a41      	ldr	r2, [pc, #260]	@ (8014cc0 <inc_lock+0x118>)
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	011b      	lsls	r3, r3, #4
 8014bbe:	4413      	add	r3, r2
 8014bc0:	681a      	ldr	r2, [r3, #0]
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	429a      	cmp	r2, r3
 8014bc8:	d113      	bne.n	8014bf2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014bca:	4a3d      	ldr	r2, [pc, #244]	@ (8014cc0 <inc_lock+0x118>)
 8014bcc:	68fb      	ldr	r3, [r7, #12]
 8014bce:	011b      	lsls	r3, r3, #4
 8014bd0:	4413      	add	r3, r2
 8014bd2:	3304      	adds	r3, #4
 8014bd4:	681a      	ldr	r2, [r3, #0]
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014bda:	429a      	cmp	r2, r3
 8014bdc:	d109      	bne.n	8014bf2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014bde:	4a38      	ldr	r2, [pc, #224]	@ (8014cc0 <inc_lock+0x118>)
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	011b      	lsls	r3, r3, #4
 8014be4:	4413      	add	r3, r2
 8014be6:	3308      	adds	r3, #8
 8014be8:	681a      	ldr	r2, [r3, #0]
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014bee:	429a      	cmp	r2, r3
 8014bf0:	d006      	beq.n	8014c00 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	3301      	adds	r3, #1
 8014bf6:	60fb      	str	r3, [r7, #12]
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	2b01      	cmp	r3, #1
 8014bfc:	d9dc      	bls.n	8014bb8 <inc_lock+0x10>
 8014bfe:	e000      	b.n	8014c02 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014c00:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	2b02      	cmp	r3, #2
 8014c06:	d132      	bne.n	8014c6e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014c08:	2300      	movs	r3, #0
 8014c0a:	60fb      	str	r3, [r7, #12]
 8014c0c:	e002      	b.n	8014c14 <inc_lock+0x6c>
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	3301      	adds	r3, #1
 8014c12:	60fb      	str	r3, [r7, #12]
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	2b01      	cmp	r3, #1
 8014c18:	d806      	bhi.n	8014c28 <inc_lock+0x80>
 8014c1a:	4a29      	ldr	r2, [pc, #164]	@ (8014cc0 <inc_lock+0x118>)
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	011b      	lsls	r3, r3, #4
 8014c20:	4413      	add	r3, r2
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d1f2      	bne.n	8014c0e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014c28:	68fb      	ldr	r3, [r7, #12]
 8014c2a:	2b02      	cmp	r3, #2
 8014c2c:	d101      	bne.n	8014c32 <inc_lock+0x8a>
 8014c2e:	2300      	movs	r3, #0
 8014c30:	e040      	b.n	8014cb4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	681a      	ldr	r2, [r3, #0]
 8014c36:	4922      	ldr	r1, [pc, #136]	@ (8014cc0 <inc_lock+0x118>)
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	011b      	lsls	r3, r3, #4
 8014c3c:	440b      	add	r3, r1
 8014c3e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	689a      	ldr	r2, [r3, #8]
 8014c44:	491e      	ldr	r1, [pc, #120]	@ (8014cc0 <inc_lock+0x118>)
 8014c46:	68fb      	ldr	r3, [r7, #12]
 8014c48:	011b      	lsls	r3, r3, #4
 8014c4a:	440b      	add	r3, r1
 8014c4c:	3304      	adds	r3, #4
 8014c4e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	695a      	ldr	r2, [r3, #20]
 8014c54:	491a      	ldr	r1, [pc, #104]	@ (8014cc0 <inc_lock+0x118>)
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	011b      	lsls	r3, r3, #4
 8014c5a:	440b      	add	r3, r1
 8014c5c:	3308      	adds	r3, #8
 8014c5e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014c60:	4a17      	ldr	r2, [pc, #92]	@ (8014cc0 <inc_lock+0x118>)
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	011b      	lsls	r3, r3, #4
 8014c66:	4413      	add	r3, r2
 8014c68:	330c      	adds	r3, #12
 8014c6a:	2200      	movs	r2, #0
 8014c6c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014c6e:	683b      	ldr	r3, [r7, #0]
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d009      	beq.n	8014c88 <inc_lock+0xe0>
 8014c74:	4a12      	ldr	r2, [pc, #72]	@ (8014cc0 <inc_lock+0x118>)
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	011b      	lsls	r3, r3, #4
 8014c7a:	4413      	add	r3, r2
 8014c7c:	330c      	adds	r3, #12
 8014c7e:	881b      	ldrh	r3, [r3, #0]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d001      	beq.n	8014c88 <inc_lock+0xe0>
 8014c84:	2300      	movs	r3, #0
 8014c86:	e015      	b.n	8014cb4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014c88:	683b      	ldr	r3, [r7, #0]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d108      	bne.n	8014ca0 <inc_lock+0xf8>
 8014c8e:	4a0c      	ldr	r2, [pc, #48]	@ (8014cc0 <inc_lock+0x118>)
 8014c90:	68fb      	ldr	r3, [r7, #12]
 8014c92:	011b      	lsls	r3, r3, #4
 8014c94:	4413      	add	r3, r2
 8014c96:	330c      	adds	r3, #12
 8014c98:	881b      	ldrh	r3, [r3, #0]
 8014c9a:	3301      	adds	r3, #1
 8014c9c:	b29a      	uxth	r2, r3
 8014c9e:	e001      	b.n	8014ca4 <inc_lock+0xfc>
 8014ca0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014ca4:	4906      	ldr	r1, [pc, #24]	@ (8014cc0 <inc_lock+0x118>)
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	011b      	lsls	r3, r3, #4
 8014caa:	440b      	add	r3, r1
 8014cac:	330c      	adds	r3, #12
 8014cae:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	3301      	adds	r3, #1
}
 8014cb4:	4618      	mov	r0, r3
 8014cb6:	3714      	adds	r7, #20
 8014cb8:	46bd      	mov	sp, r7
 8014cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cbe:	4770      	bx	lr
 8014cc0:	2000299c 	.word	0x2000299c

08014cc4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014cc4:	b480      	push	{r7}
 8014cc6:	b085      	sub	sp, #20
 8014cc8:	af00      	add	r7, sp, #0
 8014cca:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	3b01      	subs	r3, #1
 8014cd0:	607b      	str	r3, [r7, #4]
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	2b01      	cmp	r3, #1
 8014cd6:	d825      	bhi.n	8014d24 <dec_lock+0x60>
		n = Files[i].ctr;
 8014cd8:	4a17      	ldr	r2, [pc, #92]	@ (8014d38 <dec_lock+0x74>)
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	011b      	lsls	r3, r3, #4
 8014cde:	4413      	add	r3, r2
 8014ce0:	330c      	adds	r3, #12
 8014ce2:	881b      	ldrh	r3, [r3, #0]
 8014ce4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014ce6:	89fb      	ldrh	r3, [r7, #14]
 8014ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014cec:	d101      	bne.n	8014cf2 <dec_lock+0x2e>
 8014cee:	2300      	movs	r3, #0
 8014cf0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8014cf2:	89fb      	ldrh	r3, [r7, #14]
 8014cf4:	2b00      	cmp	r3, #0
 8014cf6:	d002      	beq.n	8014cfe <dec_lock+0x3a>
 8014cf8:	89fb      	ldrh	r3, [r7, #14]
 8014cfa:	3b01      	subs	r3, #1
 8014cfc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8014d38 <dec_lock+0x74>)
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	011b      	lsls	r3, r3, #4
 8014d04:	4413      	add	r3, r2
 8014d06:	330c      	adds	r3, #12
 8014d08:	89fa      	ldrh	r2, [r7, #14]
 8014d0a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014d0c:	89fb      	ldrh	r3, [r7, #14]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d105      	bne.n	8014d1e <dec_lock+0x5a>
 8014d12:	4a09      	ldr	r2, [pc, #36]	@ (8014d38 <dec_lock+0x74>)
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	011b      	lsls	r3, r3, #4
 8014d18:	4413      	add	r3, r2
 8014d1a:	2200      	movs	r2, #0
 8014d1c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014d1e:	2300      	movs	r3, #0
 8014d20:	737b      	strb	r3, [r7, #13]
 8014d22:	e001      	b.n	8014d28 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014d24:	2302      	movs	r3, #2
 8014d26:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014d28:	7b7b      	ldrb	r3, [r7, #13]
}
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	3714      	adds	r7, #20
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d34:	4770      	bx	lr
 8014d36:	bf00      	nop
 8014d38:	2000299c 	.word	0x2000299c

08014d3c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014d3c:	b480      	push	{r7}
 8014d3e:	b085      	sub	sp, #20
 8014d40:	af00      	add	r7, sp, #0
 8014d42:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014d44:	2300      	movs	r3, #0
 8014d46:	60fb      	str	r3, [r7, #12]
 8014d48:	e010      	b.n	8014d6c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8014d80 <clear_lock+0x44>)
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	011b      	lsls	r3, r3, #4
 8014d50:	4413      	add	r3, r2
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	687a      	ldr	r2, [r7, #4]
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d105      	bne.n	8014d66 <clear_lock+0x2a>
 8014d5a:	4a09      	ldr	r2, [pc, #36]	@ (8014d80 <clear_lock+0x44>)
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	011b      	lsls	r3, r3, #4
 8014d60:	4413      	add	r3, r2
 8014d62:	2200      	movs	r2, #0
 8014d64:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8014d66:	68fb      	ldr	r3, [r7, #12]
 8014d68:	3301      	adds	r3, #1
 8014d6a:	60fb      	str	r3, [r7, #12]
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	2b01      	cmp	r3, #1
 8014d70:	d9eb      	bls.n	8014d4a <clear_lock+0xe>
	}
}
 8014d72:	bf00      	nop
 8014d74:	bf00      	nop
 8014d76:	3714      	adds	r7, #20
 8014d78:	46bd      	mov	sp, r7
 8014d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d7e:	4770      	bx	lr
 8014d80:	2000299c 	.word	0x2000299c

08014d84 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014d84:	b580      	push	{r7, lr}
 8014d86:	b086      	sub	sp, #24
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	78db      	ldrb	r3, [r3, #3]
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d034      	beq.n	8014e02 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014d9c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	7858      	ldrb	r0, [r3, #1]
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014da8:	2301      	movs	r3, #1
 8014daa:	697a      	ldr	r2, [r7, #20]
 8014dac:	f7ff fd3e 	bl	801482c <disk_write>
 8014db0:	4603      	mov	r3, r0
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d002      	beq.n	8014dbc <sync_window+0x38>
			res = FR_DISK_ERR;
 8014db6:	2301      	movs	r3, #1
 8014db8:	73fb      	strb	r3, [r7, #15]
 8014dba:	e022      	b.n	8014e02 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	2200      	movs	r2, #0
 8014dc0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014dc6:	697a      	ldr	r2, [r7, #20]
 8014dc8:	1ad2      	subs	r2, r2, r3
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	69db      	ldr	r3, [r3, #28]
 8014dce:	429a      	cmp	r2, r3
 8014dd0:	d217      	bcs.n	8014e02 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	789b      	ldrb	r3, [r3, #2]
 8014dd6:	613b      	str	r3, [r7, #16]
 8014dd8:	e010      	b.n	8014dfc <sync_window+0x78>
					wsect += fs->fsize;
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	69db      	ldr	r3, [r3, #28]
 8014dde:	697a      	ldr	r2, [r7, #20]
 8014de0:	4413      	add	r3, r2
 8014de2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	7858      	ldrb	r0, [r3, #1]
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014dee:	2301      	movs	r3, #1
 8014df0:	697a      	ldr	r2, [r7, #20]
 8014df2:	f7ff fd1b 	bl	801482c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014df6:	693b      	ldr	r3, [r7, #16]
 8014df8:	3b01      	subs	r3, #1
 8014dfa:	613b      	str	r3, [r7, #16]
 8014dfc:	693b      	ldr	r3, [r7, #16]
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d8eb      	bhi.n	8014dda <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e04:	4618      	mov	r0, r3
 8014e06:	3718      	adds	r7, #24
 8014e08:	46bd      	mov	sp, r7
 8014e0a:	bd80      	pop	{r7, pc}

08014e0c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014e0c:	b580      	push	{r7, lr}
 8014e0e:	b084      	sub	sp, #16
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	6078      	str	r0, [r7, #4]
 8014e14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014e16:	2300      	movs	r3, #0
 8014e18:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e1e:	683a      	ldr	r2, [r7, #0]
 8014e20:	429a      	cmp	r2, r3
 8014e22:	d01b      	beq.n	8014e5c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014e24:	6878      	ldr	r0, [r7, #4]
 8014e26:	f7ff ffad 	bl	8014d84 <sync_window>
 8014e2a:	4603      	mov	r3, r0
 8014e2c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014e2e:	7bfb      	ldrb	r3, [r7, #15]
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	d113      	bne.n	8014e5c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	7858      	ldrb	r0, [r3, #1]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014e3e:	2301      	movs	r3, #1
 8014e40:	683a      	ldr	r2, [r7, #0]
 8014e42:	f7ff fcd3 	bl	80147ec <disk_read>
 8014e46:	4603      	mov	r3, r0
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d004      	beq.n	8014e56 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8014e50:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014e52:	2301      	movs	r3, #1
 8014e54:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	683a      	ldr	r2, [r7, #0]
 8014e5a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8014e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e5e:	4618      	mov	r0, r3
 8014e60:	3710      	adds	r7, #16
 8014e62:	46bd      	mov	sp, r7
 8014e64:	bd80      	pop	{r7, pc}
	...

08014e68 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014e68:	b580      	push	{r7, lr}
 8014e6a:	b084      	sub	sp, #16
 8014e6c:	af00      	add	r7, sp, #0
 8014e6e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014e70:	6878      	ldr	r0, [r7, #4]
 8014e72:	f7ff ff87 	bl	8014d84 <sync_window>
 8014e76:	4603      	mov	r3, r0
 8014e78:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8014e7a:	7bfb      	ldrb	r3, [r7, #15]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d158      	bne.n	8014f32 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	781b      	ldrb	r3, [r3, #0]
 8014e84:	2b03      	cmp	r3, #3
 8014e86:	d148      	bne.n	8014f1a <sync_fs+0xb2>
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	791b      	ldrb	r3, [r3, #4]
 8014e8c:	2b01      	cmp	r3, #1
 8014e8e:	d144      	bne.n	8014f1a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	3334      	adds	r3, #52	@ 0x34
 8014e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014e98:	2100      	movs	r1, #0
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	f7ff fda8 	bl	80149f0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	3334      	adds	r3, #52	@ 0x34
 8014ea4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014ea8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014eac:	4618      	mov	r0, r3
 8014eae:	f7ff fd37 	bl	8014920 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	3334      	adds	r3, #52	@ 0x34
 8014eb6:	4921      	ldr	r1, [pc, #132]	@ (8014f3c <sync_fs+0xd4>)
 8014eb8:	4618      	mov	r0, r3
 8014eba:	f7ff fd4c 	bl	8014956 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	3334      	adds	r3, #52	@ 0x34
 8014ec2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014ec6:	491e      	ldr	r1, [pc, #120]	@ (8014f40 <sync_fs+0xd8>)
 8014ec8:	4618      	mov	r0, r3
 8014eca:	f7ff fd44 	bl	8014956 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	3334      	adds	r3, #52	@ 0x34
 8014ed2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	695b      	ldr	r3, [r3, #20]
 8014eda:	4619      	mov	r1, r3
 8014edc:	4610      	mov	r0, r2
 8014ede:	f7ff fd3a 	bl	8014956 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	3334      	adds	r3, #52	@ 0x34
 8014ee6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	691b      	ldr	r3, [r3, #16]
 8014eee:	4619      	mov	r1, r3
 8014ef0:	4610      	mov	r0, r2
 8014ef2:	f7ff fd30 	bl	8014956 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	6a1b      	ldr	r3, [r3, #32]
 8014efa:	1c5a      	adds	r2, r3, #1
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	7858      	ldrb	r0, [r3, #1]
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014f0e:	2301      	movs	r3, #1
 8014f10:	f7ff fc8c 	bl	801482c <disk_write>
			fs->fsi_flag = 0;
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	2200      	movs	r2, #0
 8014f18:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	785b      	ldrb	r3, [r3, #1]
 8014f1e:	2200      	movs	r2, #0
 8014f20:	2100      	movs	r1, #0
 8014f22:	4618      	mov	r0, r3
 8014f24:	f7ff fca2 	bl	801486c <disk_ioctl>
 8014f28:	4603      	mov	r3, r0
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d001      	beq.n	8014f32 <sync_fs+0xca>
 8014f2e:	2301      	movs	r3, #1
 8014f30:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f34:	4618      	mov	r0, r3
 8014f36:	3710      	adds	r7, #16
 8014f38:	46bd      	mov	sp, r7
 8014f3a:	bd80      	pop	{r7, pc}
 8014f3c:	41615252 	.word	0x41615252
 8014f40:	61417272 	.word	0x61417272

08014f44 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014f44:	b480      	push	{r7}
 8014f46:	b083      	sub	sp, #12
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	6078      	str	r0, [r7, #4]
 8014f4c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014f4e:	683b      	ldr	r3, [r7, #0]
 8014f50:	3b02      	subs	r3, #2
 8014f52:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	699b      	ldr	r3, [r3, #24]
 8014f58:	3b02      	subs	r3, #2
 8014f5a:	683a      	ldr	r2, [r7, #0]
 8014f5c:	429a      	cmp	r2, r3
 8014f5e:	d301      	bcc.n	8014f64 <clust2sect+0x20>
 8014f60:	2300      	movs	r3, #0
 8014f62:	e008      	b.n	8014f76 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	895b      	ldrh	r3, [r3, #10]
 8014f68:	461a      	mov	r2, r3
 8014f6a:	683b      	ldr	r3, [r7, #0]
 8014f6c:	fb03 f202 	mul.w	r2, r3, r2
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f74:	4413      	add	r3, r2
}
 8014f76:	4618      	mov	r0, r3
 8014f78:	370c      	adds	r7, #12
 8014f7a:	46bd      	mov	sp, r7
 8014f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f80:	4770      	bx	lr

08014f82 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014f82:	b580      	push	{r7, lr}
 8014f84:	b086      	sub	sp, #24
 8014f86:	af00      	add	r7, sp, #0
 8014f88:	6078      	str	r0, [r7, #4]
 8014f8a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014f92:	683b      	ldr	r3, [r7, #0]
 8014f94:	2b01      	cmp	r3, #1
 8014f96:	d904      	bls.n	8014fa2 <get_fat+0x20>
 8014f98:	693b      	ldr	r3, [r7, #16]
 8014f9a:	699b      	ldr	r3, [r3, #24]
 8014f9c:	683a      	ldr	r2, [r7, #0]
 8014f9e:	429a      	cmp	r2, r3
 8014fa0:	d302      	bcc.n	8014fa8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8014fa2:	2301      	movs	r3, #1
 8014fa4:	617b      	str	r3, [r7, #20]
 8014fa6:	e08e      	b.n	80150c6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8014fac:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014fae:	693b      	ldr	r3, [r7, #16]
 8014fb0:	781b      	ldrb	r3, [r3, #0]
 8014fb2:	2b03      	cmp	r3, #3
 8014fb4:	d061      	beq.n	801507a <get_fat+0xf8>
 8014fb6:	2b03      	cmp	r3, #3
 8014fb8:	dc7b      	bgt.n	80150b2 <get_fat+0x130>
 8014fba:	2b01      	cmp	r3, #1
 8014fbc:	d002      	beq.n	8014fc4 <get_fat+0x42>
 8014fbe:	2b02      	cmp	r3, #2
 8014fc0:	d041      	beq.n	8015046 <get_fat+0xc4>
 8014fc2:	e076      	b.n	80150b2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014fc4:	683b      	ldr	r3, [r7, #0]
 8014fc6:	60fb      	str	r3, [r7, #12]
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	085b      	lsrs	r3, r3, #1
 8014fcc:	68fa      	ldr	r2, [r7, #12]
 8014fce:	4413      	add	r3, r2
 8014fd0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014fd2:	693b      	ldr	r3, [r7, #16]
 8014fd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014fd6:	68fb      	ldr	r3, [r7, #12]
 8014fd8:	0a5b      	lsrs	r3, r3, #9
 8014fda:	4413      	add	r3, r2
 8014fdc:	4619      	mov	r1, r3
 8014fde:	6938      	ldr	r0, [r7, #16]
 8014fe0:	f7ff ff14 	bl	8014e0c <move_window>
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d166      	bne.n	80150b8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	1c5a      	adds	r2, r3, #1
 8014fee:	60fa      	str	r2, [r7, #12]
 8014ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ff4:	693a      	ldr	r2, [r7, #16]
 8014ff6:	4413      	add	r3, r2
 8014ff8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014ffc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014ffe:	693b      	ldr	r3, [r7, #16]
 8015000:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015002:	68fb      	ldr	r3, [r7, #12]
 8015004:	0a5b      	lsrs	r3, r3, #9
 8015006:	4413      	add	r3, r2
 8015008:	4619      	mov	r1, r3
 801500a:	6938      	ldr	r0, [r7, #16]
 801500c:	f7ff fefe 	bl	8014e0c <move_window>
 8015010:	4603      	mov	r3, r0
 8015012:	2b00      	cmp	r3, #0
 8015014:	d152      	bne.n	80150bc <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801501c:	693a      	ldr	r2, [r7, #16]
 801501e:	4413      	add	r3, r2
 8015020:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015024:	021b      	lsls	r3, r3, #8
 8015026:	68ba      	ldr	r2, [r7, #8]
 8015028:	4313      	orrs	r3, r2
 801502a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801502c:	683b      	ldr	r3, [r7, #0]
 801502e:	f003 0301 	and.w	r3, r3, #1
 8015032:	2b00      	cmp	r3, #0
 8015034:	d002      	beq.n	801503c <get_fat+0xba>
 8015036:	68bb      	ldr	r3, [r7, #8]
 8015038:	091b      	lsrs	r3, r3, #4
 801503a:	e002      	b.n	8015042 <get_fat+0xc0>
 801503c:	68bb      	ldr	r3, [r7, #8]
 801503e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015042:	617b      	str	r3, [r7, #20]
			break;
 8015044:	e03f      	b.n	80150c6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8015046:	693b      	ldr	r3, [r7, #16]
 8015048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801504a:	683b      	ldr	r3, [r7, #0]
 801504c:	0a1b      	lsrs	r3, r3, #8
 801504e:	4413      	add	r3, r2
 8015050:	4619      	mov	r1, r3
 8015052:	6938      	ldr	r0, [r7, #16]
 8015054:	f7ff feda 	bl	8014e0c <move_window>
 8015058:	4603      	mov	r3, r0
 801505a:	2b00      	cmp	r3, #0
 801505c:	d130      	bne.n	80150c0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801505e:	693b      	ldr	r3, [r7, #16]
 8015060:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015064:	683b      	ldr	r3, [r7, #0]
 8015066:	005b      	lsls	r3, r3, #1
 8015068:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801506c:	4413      	add	r3, r2
 801506e:	4618      	mov	r0, r3
 8015070:	f7ff fc1a 	bl	80148a8 <ld_word>
 8015074:	4603      	mov	r3, r0
 8015076:	617b      	str	r3, [r7, #20]
			break;
 8015078:	e025      	b.n	80150c6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801507a:	693b      	ldr	r3, [r7, #16]
 801507c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801507e:	683b      	ldr	r3, [r7, #0]
 8015080:	09db      	lsrs	r3, r3, #7
 8015082:	4413      	add	r3, r2
 8015084:	4619      	mov	r1, r3
 8015086:	6938      	ldr	r0, [r7, #16]
 8015088:	f7ff fec0 	bl	8014e0c <move_window>
 801508c:	4603      	mov	r3, r0
 801508e:	2b00      	cmp	r3, #0
 8015090:	d118      	bne.n	80150c4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8015092:	693b      	ldr	r3, [r7, #16]
 8015094:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015098:	683b      	ldr	r3, [r7, #0]
 801509a:	009b      	lsls	r3, r3, #2
 801509c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80150a0:	4413      	add	r3, r2
 80150a2:	4618      	mov	r0, r3
 80150a4:	f7ff fc19 	bl	80148da <ld_dword>
 80150a8:	4603      	mov	r3, r0
 80150aa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80150ae:	617b      	str	r3, [r7, #20]
			break;
 80150b0:	e009      	b.n	80150c6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80150b2:	2301      	movs	r3, #1
 80150b4:	617b      	str	r3, [r7, #20]
 80150b6:	e006      	b.n	80150c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80150b8:	bf00      	nop
 80150ba:	e004      	b.n	80150c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80150bc:	bf00      	nop
 80150be:	e002      	b.n	80150c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80150c0:	bf00      	nop
 80150c2:	e000      	b.n	80150c6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80150c4:	bf00      	nop
		}
	}

	return val;
 80150c6:	697b      	ldr	r3, [r7, #20]
}
 80150c8:	4618      	mov	r0, r3
 80150ca:	3718      	adds	r7, #24
 80150cc:	46bd      	mov	sp, r7
 80150ce:	bd80      	pop	{r7, pc}

080150d0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80150d0:	b590      	push	{r4, r7, lr}
 80150d2:	b089      	sub	sp, #36	@ 0x24
 80150d4:	af00      	add	r7, sp, #0
 80150d6:	60f8      	str	r0, [r7, #12]
 80150d8:	60b9      	str	r1, [r7, #8]
 80150da:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80150dc:	2302      	movs	r3, #2
 80150de:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	2b01      	cmp	r3, #1
 80150e4:	f240 80d9 	bls.w	801529a <put_fat+0x1ca>
 80150e8:	68fb      	ldr	r3, [r7, #12]
 80150ea:	699b      	ldr	r3, [r3, #24]
 80150ec:	68ba      	ldr	r2, [r7, #8]
 80150ee:	429a      	cmp	r2, r3
 80150f0:	f080 80d3 	bcs.w	801529a <put_fat+0x1ca>
		switch (fs->fs_type) {
 80150f4:	68fb      	ldr	r3, [r7, #12]
 80150f6:	781b      	ldrb	r3, [r3, #0]
 80150f8:	2b03      	cmp	r3, #3
 80150fa:	f000 8096 	beq.w	801522a <put_fat+0x15a>
 80150fe:	2b03      	cmp	r3, #3
 8015100:	f300 80cb 	bgt.w	801529a <put_fat+0x1ca>
 8015104:	2b01      	cmp	r3, #1
 8015106:	d002      	beq.n	801510e <put_fat+0x3e>
 8015108:	2b02      	cmp	r3, #2
 801510a:	d06e      	beq.n	80151ea <put_fat+0x11a>
 801510c:	e0c5      	b.n	801529a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801510e:	68bb      	ldr	r3, [r7, #8]
 8015110:	61bb      	str	r3, [r7, #24]
 8015112:	69bb      	ldr	r3, [r7, #24]
 8015114:	085b      	lsrs	r3, r3, #1
 8015116:	69ba      	ldr	r2, [r7, #24]
 8015118:	4413      	add	r3, r2
 801511a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015120:	69bb      	ldr	r3, [r7, #24]
 8015122:	0a5b      	lsrs	r3, r3, #9
 8015124:	4413      	add	r3, r2
 8015126:	4619      	mov	r1, r3
 8015128:	68f8      	ldr	r0, [r7, #12]
 801512a:	f7ff fe6f 	bl	8014e0c <move_window>
 801512e:	4603      	mov	r3, r0
 8015130:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015132:	7ffb      	ldrb	r3, [r7, #31]
 8015134:	2b00      	cmp	r3, #0
 8015136:	f040 80a9 	bne.w	801528c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015140:	69bb      	ldr	r3, [r7, #24]
 8015142:	1c59      	adds	r1, r3, #1
 8015144:	61b9      	str	r1, [r7, #24]
 8015146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801514a:	4413      	add	r3, r2
 801514c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801514e:	68bb      	ldr	r3, [r7, #8]
 8015150:	f003 0301 	and.w	r3, r3, #1
 8015154:	2b00      	cmp	r3, #0
 8015156:	d00d      	beq.n	8015174 <put_fat+0xa4>
 8015158:	697b      	ldr	r3, [r7, #20]
 801515a:	781b      	ldrb	r3, [r3, #0]
 801515c:	b25b      	sxtb	r3, r3
 801515e:	f003 030f 	and.w	r3, r3, #15
 8015162:	b25a      	sxtb	r2, r3
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	b25b      	sxtb	r3, r3
 8015168:	011b      	lsls	r3, r3, #4
 801516a:	b25b      	sxtb	r3, r3
 801516c:	4313      	orrs	r3, r2
 801516e:	b25b      	sxtb	r3, r3
 8015170:	b2db      	uxtb	r3, r3
 8015172:	e001      	b.n	8015178 <put_fat+0xa8>
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	b2db      	uxtb	r3, r3
 8015178:	697a      	ldr	r2, [r7, #20]
 801517a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	2201      	movs	r2, #1
 8015180:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015186:	69bb      	ldr	r3, [r7, #24]
 8015188:	0a5b      	lsrs	r3, r3, #9
 801518a:	4413      	add	r3, r2
 801518c:	4619      	mov	r1, r3
 801518e:	68f8      	ldr	r0, [r7, #12]
 8015190:	f7ff fe3c 	bl	8014e0c <move_window>
 8015194:	4603      	mov	r3, r0
 8015196:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015198:	7ffb      	ldrb	r3, [r7, #31]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d178      	bne.n	8015290 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80151a4:	69bb      	ldr	r3, [r7, #24]
 80151a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80151aa:	4413      	add	r3, r2
 80151ac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80151ae:	68bb      	ldr	r3, [r7, #8]
 80151b0:	f003 0301 	and.w	r3, r3, #1
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d003      	beq.n	80151c0 <put_fat+0xf0>
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	091b      	lsrs	r3, r3, #4
 80151bc:	b2db      	uxtb	r3, r3
 80151be:	e00e      	b.n	80151de <put_fat+0x10e>
 80151c0:	697b      	ldr	r3, [r7, #20]
 80151c2:	781b      	ldrb	r3, [r3, #0]
 80151c4:	b25b      	sxtb	r3, r3
 80151c6:	f023 030f 	bic.w	r3, r3, #15
 80151ca:	b25a      	sxtb	r2, r3
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	0a1b      	lsrs	r3, r3, #8
 80151d0:	b25b      	sxtb	r3, r3
 80151d2:	f003 030f 	and.w	r3, r3, #15
 80151d6:	b25b      	sxtb	r3, r3
 80151d8:	4313      	orrs	r3, r2
 80151da:	b25b      	sxtb	r3, r3
 80151dc:	b2db      	uxtb	r3, r3
 80151de:	697a      	ldr	r2, [r7, #20]
 80151e0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	2201      	movs	r2, #1
 80151e6:	70da      	strb	r2, [r3, #3]
			break;
 80151e8:	e057      	b.n	801529a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80151ee:	68bb      	ldr	r3, [r7, #8]
 80151f0:	0a1b      	lsrs	r3, r3, #8
 80151f2:	4413      	add	r3, r2
 80151f4:	4619      	mov	r1, r3
 80151f6:	68f8      	ldr	r0, [r7, #12]
 80151f8:	f7ff fe08 	bl	8014e0c <move_window>
 80151fc:	4603      	mov	r3, r0
 80151fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015200:	7ffb      	ldrb	r3, [r7, #31]
 8015202:	2b00      	cmp	r3, #0
 8015204:	d146      	bne.n	8015294 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8015206:	68fb      	ldr	r3, [r7, #12]
 8015208:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801520c:	68bb      	ldr	r3, [r7, #8]
 801520e:	005b      	lsls	r3, r3, #1
 8015210:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8015214:	4413      	add	r3, r2
 8015216:	687a      	ldr	r2, [r7, #4]
 8015218:	b292      	uxth	r2, r2
 801521a:	4611      	mov	r1, r2
 801521c:	4618      	mov	r0, r3
 801521e:	f7ff fb7f 	bl	8014920 <st_word>
			fs->wflag = 1;
 8015222:	68fb      	ldr	r3, [r7, #12]
 8015224:	2201      	movs	r2, #1
 8015226:	70da      	strb	r2, [r3, #3]
			break;
 8015228:	e037      	b.n	801529a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801522e:	68bb      	ldr	r3, [r7, #8]
 8015230:	09db      	lsrs	r3, r3, #7
 8015232:	4413      	add	r3, r2
 8015234:	4619      	mov	r1, r3
 8015236:	68f8      	ldr	r0, [r7, #12]
 8015238:	f7ff fde8 	bl	8014e0c <move_window>
 801523c:	4603      	mov	r3, r0
 801523e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015240:	7ffb      	ldrb	r3, [r7, #31]
 8015242:	2b00      	cmp	r3, #0
 8015244:	d128      	bne.n	8015298 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 801524c:	68fb      	ldr	r3, [r7, #12]
 801524e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015252:	68bb      	ldr	r3, [r7, #8]
 8015254:	009b      	lsls	r3, r3, #2
 8015256:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801525a:	4413      	add	r3, r2
 801525c:	4618      	mov	r0, r3
 801525e:	f7ff fb3c 	bl	80148da <ld_dword>
 8015262:	4603      	mov	r3, r0
 8015264:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8015268:	4323      	orrs	r3, r4
 801526a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015272:	68bb      	ldr	r3, [r7, #8]
 8015274:	009b      	lsls	r3, r3, #2
 8015276:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801527a:	4413      	add	r3, r2
 801527c:	6879      	ldr	r1, [r7, #4]
 801527e:	4618      	mov	r0, r3
 8015280:	f7ff fb69 	bl	8014956 <st_dword>
			fs->wflag = 1;
 8015284:	68fb      	ldr	r3, [r7, #12]
 8015286:	2201      	movs	r2, #1
 8015288:	70da      	strb	r2, [r3, #3]
			break;
 801528a:	e006      	b.n	801529a <put_fat+0x1ca>
			if (res != FR_OK) break;
 801528c:	bf00      	nop
 801528e:	e004      	b.n	801529a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015290:	bf00      	nop
 8015292:	e002      	b.n	801529a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015294:	bf00      	nop
 8015296:	e000      	b.n	801529a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015298:	bf00      	nop
		}
	}
	return res;
 801529a:	7ffb      	ldrb	r3, [r7, #31]
}
 801529c:	4618      	mov	r0, r3
 801529e:	3724      	adds	r7, #36	@ 0x24
 80152a0:	46bd      	mov	sp, r7
 80152a2:	bd90      	pop	{r4, r7, pc}

080152a4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80152a4:	b580      	push	{r7, lr}
 80152a6:	b088      	sub	sp, #32
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	60f8      	str	r0, [r7, #12]
 80152ac:	60b9      	str	r1, [r7, #8]
 80152ae:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80152b0:	2300      	movs	r3, #0
 80152b2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80152b4:	68fb      	ldr	r3, [r7, #12]
 80152b6:	681b      	ldr	r3, [r3, #0]
 80152b8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80152ba:	68bb      	ldr	r3, [r7, #8]
 80152bc:	2b01      	cmp	r3, #1
 80152be:	d904      	bls.n	80152ca <remove_chain+0x26>
 80152c0:	69bb      	ldr	r3, [r7, #24]
 80152c2:	699b      	ldr	r3, [r3, #24]
 80152c4:	68ba      	ldr	r2, [r7, #8]
 80152c6:	429a      	cmp	r2, r3
 80152c8:	d301      	bcc.n	80152ce <remove_chain+0x2a>
 80152ca:	2302      	movs	r3, #2
 80152cc:	e04b      	b.n	8015366 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d00c      	beq.n	80152ee <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80152d4:	f04f 32ff 	mov.w	r2, #4294967295
 80152d8:	6879      	ldr	r1, [r7, #4]
 80152da:	69b8      	ldr	r0, [r7, #24]
 80152dc:	f7ff fef8 	bl	80150d0 <put_fat>
 80152e0:	4603      	mov	r3, r0
 80152e2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80152e4:	7ffb      	ldrb	r3, [r7, #31]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d001      	beq.n	80152ee <remove_chain+0x4a>
 80152ea:	7ffb      	ldrb	r3, [r7, #31]
 80152ec:	e03b      	b.n	8015366 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80152ee:	68b9      	ldr	r1, [r7, #8]
 80152f0:	68f8      	ldr	r0, [r7, #12]
 80152f2:	f7ff fe46 	bl	8014f82 <get_fat>
 80152f6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80152f8:	697b      	ldr	r3, [r7, #20]
 80152fa:	2b00      	cmp	r3, #0
 80152fc:	d031      	beq.n	8015362 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80152fe:	697b      	ldr	r3, [r7, #20]
 8015300:	2b01      	cmp	r3, #1
 8015302:	d101      	bne.n	8015308 <remove_chain+0x64>
 8015304:	2302      	movs	r3, #2
 8015306:	e02e      	b.n	8015366 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8015308:	697b      	ldr	r3, [r7, #20]
 801530a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801530e:	d101      	bne.n	8015314 <remove_chain+0x70>
 8015310:	2301      	movs	r3, #1
 8015312:	e028      	b.n	8015366 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8015314:	2200      	movs	r2, #0
 8015316:	68b9      	ldr	r1, [r7, #8]
 8015318:	69b8      	ldr	r0, [r7, #24]
 801531a:	f7ff fed9 	bl	80150d0 <put_fat>
 801531e:	4603      	mov	r3, r0
 8015320:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8015322:	7ffb      	ldrb	r3, [r7, #31]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d001      	beq.n	801532c <remove_chain+0x88>
 8015328:	7ffb      	ldrb	r3, [r7, #31]
 801532a:	e01c      	b.n	8015366 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801532c:	69bb      	ldr	r3, [r7, #24]
 801532e:	695a      	ldr	r2, [r3, #20]
 8015330:	69bb      	ldr	r3, [r7, #24]
 8015332:	699b      	ldr	r3, [r3, #24]
 8015334:	3b02      	subs	r3, #2
 8015336:	429a      	cmp	r2, r3
 8015338:	d20b      	bcs.n	8015352 <remove_chain+0xae>
			fs->free_clst++;
 801533a:	69bb      	ldr	r3, [r7, #24]
 801533c:	695b      	ldr	r3, [r3, #20]
 801533e:	1c5a      	adds	r2, r3, #1
 8015340:	69bb      	ldr	r3, [r7, #24]
 8015342:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8015344:	69bb      	ldr	r3, [r7, #24]
 8015346:	791b      	ldrb	r3, [r3, #4]
 8015348:	f043 0301 	orr.w	r3, r3, #1
 801534c:	b2da      	uxtb	r2, r3
 801534e:	69bb      	ldr	r3, [r7, #24]
 8015350:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015352:	697b      	ldr	r3, [r7, #20]
 8015354:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8015356:	69bb      	ldr	r3, [r7, #24]
 8015358:	699b      	ldr	r3, [r3, #24]
 801535a:	68ba      	ldr	r2, [r7, #8]
 801535c:	429a      	cmp	r2, r3
 801535e:	d3c6      	bcc.n	80152ee <remove_chain+0x4a>
 8015360:	e000      	b.n	8015364 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015362:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015364:	2300      	movs	r3, #0
}
 8015366:	4618      	mov	r0, r3
 8015368:	3720      	adds	r7, #32
 801536a:	46bd      	mov	sp, r7
 801536c:	bd80      	pop	{r7, pc}

0801536e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801536e:	b580      	push	{r7, lr}
 8015370:	b088      	sub	sp, #32
 8015372:	af00      	add	r7, sp, #0
 8015374:	6078      	str	r0, [r7, #4]
 8015376:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801537e:	683b      	ldr	r3, [r7, #0]
 8015380:	2b00      	cmp	r3, #0
 8015382:	d10d      	bne.n	80153a0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8015384:	693b      	ldr	r3, [r7, #16]
 8015386:	691b      	ldr	r3, [r3, #16]
 8015388:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801538a:	69bb      	ldr	r3, [r7, #24]
 801538c:	2b00      	cmp	r3, #0
 801538e:	d004      	beq.n	801539a <create_chain+0x2c>
 8015390:	693b      	ldr	r3, [r7, #16]
 8015392:	699b      	ldr	r3, [r3, #24]
 8015394:	69ba      	ldr	r2, [r7, #24]
 8015396:	429a      	cmp	r2, r3
 8015398:	d31b      	bcc.n	80153d2 <create_chain+0x64>
 801539a:	2301      	movs	r3, #1
 801539c:	61bb      	str	r3, [r7, #24]
 801539e:	e018      	b.n	80153d2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80153a0:	6839      	ldr	r1, [r7, #0]
 80153a2:	6878      	ldr	r0, [r7, #4]
 80153a4:	f7ff fded 	bl	8014f82 <get_fat>
 80153a8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	2b01      	cmp	r3, #1
 80153ae:	d801      	bhi.n	80153b4 <create_chain+0x46>
 80153b0:	2301      	movs	r3, #1
 80153b2:	e070      	b.n	8015496 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153ba:	d101      	bne.n	80153c0 <create_chain+0x52>
 80153bc:	68fb      	ldr	r3, [r7, #12]
 80153be:	e06a      	b.n	8015496 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80153c0:	693b      	ldr	r3, [r7, #16]
 80153c2:	699b      	ldr	r3, [r3, #24]
 80153c4:	68fa      	ldr	r2, [r7, #12]
 80153c6:	429a      	cmp	r2, r3
 80153c8:	d201      	bcs.n	80153ce <create_chain+0x60>
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	e063      	b.n	8015496 <create_chain+0x128>
		scl = clst;
 80153ce:	683b      	ldr	r3, [r7, #0]
 80153d0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80153d2:	69bb      	ldr	r3, [r7, #24]
 80153d4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80153d6:	69fb      	ldr	r3, [r7, #28]
 80153d8:	3301      	adds	r3, #1
 80153da:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80153dc:	693b      	ldr	r3, [r7, #16]
 80153de:	699b      	ldr	r3, [r3, #24]
 80153e0:	69fa      	ldr	r2, [r7, #28]
 80153e2:	429a      	cmp	r2, r3
 80153e4:	d307      	bcc.n	80153f6 <create_chain+0x88>
				ncl = 2;
 80153e6:	2302      	movs	r3, #2
 80153e8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80153ea:	69fa      	ldr	r2, [r7, #28]
 80153ec:	69bb      	ldr	r3, [r7, #24]
 80153ee:	429a      	cmp	r2, r3
 80153f0:	d901      	bls.n	80153f6 <create_chain+0x88>
 80153f2:	2300      	movs	r3, #0
 80153f4:	e04f      	b.n	8015496 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80153f6:	69f9      	ldr	r1, [r7, #28]
 80153f8:	6878      	ldr	r0, [r7, #4]
 80153fa:	f7ff fdc2 	bl	8014f82 <get_fat>
 80153fe:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	2b00      	cmp	r3, #0
 8015404:	d00e      	beq.n	8015424 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8015406:	68fb      	ldr	r3, [r7, #12]
 8015408:	2b01      	cmp	r3, #1
 801540a:	d003      	beq.n	8015414 <create_chain+0xa6>
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015412:	d101      	bne.n	8015418 <create_chain+0xaa>
 8015414:	68fb      	ldr	r3, [r7, #12]
 8015416:	e03e      	b.n	8015496 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8015418:	69fa      	ldr	r2, [r7, #28]
 801541a:	69bb      	ldr	r3, [r7, #24]
 801541c:	429a      	cmp	r2, r3
 801541e:	d1da      	bne.n	80153d6 <create_chain+0x68>
 8015420:	2300      	movs	r3, #0
 8015422:	e038      	b.n	8015496 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8015424:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8015426:	f04f 32ff 	mov.w	r2, #4294967295
 801542a:	69f9      	ldr	r1, [r7, #28]
 801542c:	6938      	ldr	r0, [r7, #16]
 801542e:	f7ff fe4f 	bl	80150d0 <put_fat>
 8015432:	4603      	mov	r3, r0
 8015434:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8015436:	7dfb      	ldrb	r3, [r7, #23]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d109      	bne.n	8015450 <create_chain+0xe2>
 801543c:	683b      	ldr	r3, [r7, #0]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d006      	beq.n	8015450 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8015442:	69fa      	ldr	r2, [r7, #28]
 8015444:	6839      	ldr	r1, [r7, #0]
 8015446:	6938      	ldr	r0, [r7, #16]
 8015448:	f7ff fe42 	bl	80150d0 <put_fat>
 801544c:	4603      	mov	r3, r0
 801544e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8015450:	7dfb      	ldrb	r3, [r7, #23]
 8015452:	2b00      	cmp	r3, #0
 8015454:	d116      	bne.n	8015484 <create_chain+0x116>
		fs->last_clst = ncl;
 8015456:	693b      	ldr	r3, [r7, #16]
 8015458:	69fa      	ldr	r2, [r7, #28]
 801545a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801545c:	693b      	ldr	r3, [r7, #16]
 801545e:	695a      	ldr	r2, [r3, #20]
 8015460:	693b      	ldr	r3, [r7, #16]
 8015462:	699b      	ldr	r3, [r3, #24]
 8015464:	3b02      	subs	r3, #2
 8015466:	429a      	cmp	r2, r3
 8015468:	d804      	bhi.n	8015474 <create_chain+0x106>
 801546a:	693b      	ldr	r3, [r7, #16]
 801546c:	695b      	ldr	r3, [r3, #20]
 801546e:	1e5a      	subs	r2, r3, #1
 8015470:	693b      	ldr	r3, [r7, #16]
 8015472:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8015474:	693b      	ldr	r3, [r7, #16]
 8015476:	791b      	ldrb	r3, [r3, #4]
 8015478:	f043 0301 	orr.w	r3, r3, #1
 801547c:	b2da      	uxtb	r2, r3
 801547e:	693b      	ldr	r3, [r7, #16]
 8015480:	711a      	strb	r2, [r3, #4]
 8015482:	e007      	b.n	8015494 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8015484:	7dfb      	ldrb	r3, [r7, #23]
 8015486:	2b01      	cmp	r3, #1
 8015488:	d102      	bne.n	8015490 <create_chain+0x122>
 801548a:	f04f 33ff 	mov.w	r3, #4294967295
 801548e:	e000      	b.n	8015492 <create_chain+0x124>
 8015490:	2301      	movs	r3, #1
 8015492:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8015494:	69fb      	ldr	r3, [r7, #28]
}
 8015496:	4618      	mov	r0, r3
 8015498:	3720      	adds	r7, #32
 801549a:	46bd      	mov	sp, r7
 801549c:	bd80      	pop	{r7, pc}

0801549e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801549e:	b480      	push	{r7}
 80154a0:	b087      	sub	sp, #28
 80154a2:	af00      	add	r7, sp, #0
 80154a4:	6078      	str	r0, [r7, #4]
 80154a6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154b2:	3304      	adds	r3, #4
 80154b4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80154b6:	683b      	ldr	r3, [r7, #0]
 80154b8:	0a5b      	lsrs	r3, r3, #9
 80154ba:	68fa      	ldr	r2, [r7, #12]
 80154bc:	8952      	ldrh	r2, [r2, #10]
 80154be:	fbb3 f3f2 	udiv	r3, r3, r2
 80154c2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80154c4:	693b      	ldr	r3, [r7, #16]
 80154c6:	1d1a      	adds	r2, r3, #4
 80154c8:	613a      	str	r2, [r7, #16]
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80154ce:	68bb      	ldr	r3, [r7, #8]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d101      	bne.n	80154d8 <clmt_clust+0x3a>
 80154d4:	2300      	movs	r3, #0
 80154d6:	e010      	b.n	80154fa <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80154d8:	697a      	ldr	r2, [r7, #20]
 80154da:	68bb      	ldr	r3, [r7, #8]
 80154dc:	429a      	cmp	r2, r3
 80154de:	d307      	bcc.n	80154f0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80154e0:	697a      	ldr	r2, [r7, #20]
 80154e2:	68bb      	ldr	r3, [r7, #8]
 80154e4:	1ad3      	subs	r3, r2, r3
 80154e6:	617b      	str	r3, [r7, #20]
 80154e8:	693b      	ldr	r3, [r7, #16]
 80154ea:	3304      	adds	r3, #4
 80154ec:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80154ee:	e7e9      	b.n	80154c4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80154f0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80154f2:	693b      	ldr	r3, [r7, #16]
 80154f4:	681a      	ldr	r2, [r3, #0]
 80154f6:	697b      	ldr	r3, [r7, #20]
 80154f8:	4413      	add	r3, r2
}
 80154fa:	4618      	mov	r0, r3
 80154fc:	371c      	adds	r7, #28
 80154fe:	46bd      	mov	sp, r7
 8015500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015504:	4770      	bx	lr

08015506 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8015506:	b580      	push	{r7, lr}
 8015508:	b086      	sub	sp, #24
 801550a:	af00      	add	r7, sp, #0
 801550c:	6078      	str	r0, [r7, #4]
 801550e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8015516:	683b      	ldr	r3, [r7, #0]
 8015518:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801551c:	d204      	bcs.n	8015528 <dir_sdi+0x22>
 801551e:	683b      	ldr	r3, [r7, #0]
 8015520:	f003 031f 	and.w	r3, r3, #31
 8015524:	2b00      	cmp	r3, #0
 8015526:	d001      	beq.n	801552c <dir_sdi+0x26>
		return FR_INT_ERR;
 8015528:	2302      	movs	r3, #2
 801552a:	e063      	b.n	80155f4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	683a      	ldr	r2, [r7, #0]
 8015530:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	689b      	ldr	r3, [r3, #8]
 8015536:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8015538:	697b      	ldr	r3, [r7, #20]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d106      	bne.n	801554c <dir_sdi+0x46>
 801553e:	693b      	ldr	r3, [r7, #16]
 8015540:	781b      	ldrb	r3, [r3, #0]
 8015542:	2b02      	cmp	r3, #2
 8015544:	d902      	bls.n	801554c <dir_sdi+0x46>
		clst = fs->dirbase;
 8015546:	693b      	ldr	r3, [r7, #16]
 8015548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801554a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801554c:	697b      	ldr	r3, [r7, #20]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d10c      	bne.n	801556c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8015552:	683b      	ldr	r3, [r7, #0]
 8015554:	095b      	lsrs	r3, r3, #5
 8015556:	693a      	ldr	r2, [r7, #16]
 8015558:	8912      	ldrh	r2, [r2, #8]
 801555a:	4293      	cmp	r3, r2
 801555c:	d301      	bcc.n	8015562 <dir_sdi+0x5c>
 801555e:	2302      	movs	r3, #2
 8015560:	e048      	b.n	80155f4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8015562:	693b      	ldr	r3, [r7, #16]
 8015564:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	61da      	str	r2, [r3, #28]
 801556a:	e029      	b.n	80155c0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801556c:	693b      	ldr	r3, [r7, #16]
 801556e:	895b      	ldrh	r3, [r3, #10]
 8015570:	025b      	lsls	r3, r3, #9
 8015572:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8015574:	e019      	b.n	80155aa <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	6979      	ldr	r1, [r7, #20]
 801557a:	4618      	mov	r0, r3
 801557c:	f7ff fd01 	bl	8014f82 <get_fat>
 8015580:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015582:	697b      	ldr	r3, [r7, #20]
 8015584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015588:	d101      	bne.n	801558e <dir_sdi+0x88>
 801558a:	2301      	movs	r3, #1
 801558c:	e032      	b.n	80155f4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801558e:	697b      	ldr	r3, [r7, #20]
 8015590:	2b01      	cmp	r3, #1
 8015592:	d904      	bls.n	801559e <dir_sdi+0x98>
 8015594:	693b      	ldr	r3, [r7, #16]
 8015596:	699b      	ldr	r3, [r3, #24]
 8015598:	697a      	ldr	r2, [r7, #20]
 801559a:	429a      	cmp	r2, r3
 801559c:	d301      	bcc.n	80155a2 <dir_sdi+0x9c>
 801559e:	2302      	movs	r3, #2
 80155a0:	e028      	b.n	80155f4 <dir_sdi+0xee>
			ofs -= csz;
 80155a2:	683a      	ldr	r2, [r7, #0]
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	1ad3      	subs	r3, r2, r3
 80155a8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80155aa:	683a      	ldr	r2, [r7, #0]
 80155ac:	68fb      	ldr	r3, [r7, #12]
 80155ae:	429a      	cmp	r2, r3
 80155b0:	d2e1      	bcs.n	8015576 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80155b2:	6979      	ldr	r1, [r7, #20]
 80155b4:	6938      	ldr	r0, [r7, #16]
 80155b6:	f7ff fcc5 	bl	8014f44 <clust2sect>
 80155ba:	4602      	mov	r2, r0
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	697a      	ldr	r2, [r7, #20]
 80155c4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	69db      	ldr	r3, [r3, #28]
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d101      	bne.n	80155d2 <dir_sdi+0xcc>
 80155ce:	2302      	movs	r3, #2
 80155d0:	e010      	b.n	80155f4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	69da      	ldr	r2, [r3, #28]
 80155d6:	683b      	ldr	r3, [r7, #0]
 80155d8:	0a5b      	lsrs	r3, r3, #9
 80155da:	441a      	add	r2, r3
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80155e0:	693b      	ldr	r3, [r7, #16]
 80155e2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80155e6:	683b      	ldr	r3, [r7, #0]
 80155e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80155ec:	441a      	add	r2, r3
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80155f2:	2300      	movs	r3, #0
}
 80155f4:	4618      	mov	r0, r3
 80155f6:	3718      	adds	r7, #24
 80155f8:	46bd      	mov	sp, r7
 80155fa:	bd80      	pop	{r7, pc}

080155fc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80155fc:	b580      	push	{r7, lr}
 80155fe:	b086      	sub	sp, #24
 8015600:	af00      	add	r7, sp, #0
 8015602:	6078      	str	r0, [r7, #4]
 8015604:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	695b      	ldr	r3, [r3, #20]
 8015610:	3320      	adds	r3, #32
 8015612:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	69db      	ldr	r3, [r3, #28]
 8015618:	2b00      	cmp	r3, #0
 801561a:	d003      	beq.n	8015624 <dir_next+0x28>
 801561c:	68bb      	ldr	r3, [r7, #8]
 801561e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8015622:	d301      	bcc.n	8015628 <dir_next+0x2c>
 8015624:	2304      	movs	r3, #4
 8015626:	e0aa      	b.n	801577e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8015628:	68bb      	ldr	r3, [r7, #8]
 801562a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801562e:	2b00      	cmp	r3, #0
 8015630:	f040 8098 	bne.w	8015764 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	69db      	ldr	r3, [r3, #28]
 8015638:	1c5a      	adds	r2, r3, #1
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	699b      	ldr	r3, [r3, #24]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d10b      	bne.n	801565e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8015646:	68bb      	ldr	r3, [r7, #8]
 8015648:	095b      	lsrs	r3, r3, #5
 801564a:	68fa      	ldr	r2, [r7, #12]
 801564c:	8912      	ldrh	r2, [r2, #8]
 801564e:	4293      	cmp	r3, r2
 8015650:	f0c0 8088 	bcc.w	8015764 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	2200      	movs	r2, #0
 8015658:	61da      	str	r2, [r3, #28]
 801565a:	2304      	movs	r3, #4
 801565c:	e08f      	b.n	801577e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801565e:	68bb      	ldr	r3, [r7, #8]
 8015660:	0a5b      	lsrs	r3, r3, #9
 8015662:	68fa      	ldr	r2, [r7, #12]
 8015664:	8952      	ldrh	r2, [r2, #10]
 8015666:	3a01      	subs	r2, #1
 8015668:	4013      	ands	r3, r2
 801566a:	2b00      	cmp	r3, #0
 801566c:	d17a      	bne.n	8015764 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801566e:	687a      	ldr	r2, [r7, #4]
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	699b      	ldr	r3, [r3, #24]
 8015674:	4619      	mov	r1, r3
 8015676:	4610      	mov	r0, r2
 8015678:	f7ff fc83 	bl	8014f82 <get_fat>
 801567c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801567e:	697b      	ldr	r3, [r7, #20]
 8015680:	2b01      	cmp	r3, #1
 8015682:	d801      	bhi.n	8015688 <dir_next+0x8c>
 8015684:	2302      	movs	r3, #2
 8015686:	e07a      	b.n	801577e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015688:	697b      	ldr	r3, [r7, #20]
 801568a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801568e:	d101      	bne.n	8015694 <dir_next+0x98>
 8015690:	2301      	movs	r3, #1
 8015692:	e074      	b.n	801577e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	699b      	ldr	r3, [r3, #24]
 8015698:	697a      	ldr	r2, [r7, #20]
 801569a:	429a      	cmp	r2, r3
 801569c:	d358      	bcc.n	8015750 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801569e:	683b      	ldr	r3, [r7, #0]
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d104      	bne.n	80156ae <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	2200      	movs	r2, #0
 80156a8:	61da      	str	r2, [r3, #28]
 80156aa:	2304      	movs	r3, #4
 80156ac:	e067      	b.n	801577e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80156ae:	687a      	ldr	r2, [r7, #4]
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	699b      	ldr	r3, [r3, #24]
 80156b4:	4619      	mov	r1, r3
 80156b6:	4610      	mov	r0, r2
 80156b8:	f7ff fe59 	bl	801536e <create_chain>
 80156bc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80156be:	697b      	ldr	r3, [r7, #20]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d101      	bne.n	80156c8 <dir_next+0xcc>
 80156c4:	2307      	movs	r3, #7
 80156c6:	e05a      	b.n	801577e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80156c8:	697b      	ldr	r3, [r7, #20]
 80156ca:	2b01      	cmp	r3, #1
 80156cc:	d101      	bne.n	80156d2 <dir_next+0xd6>
 80156ce:	2302      	movs	r3, #2
 80156d0:	e055      	b.n	801577e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80156d2:	697b      	ldr	r3, [r7, #20]
 80156d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156d8:	d101      	bne.n	80156de <dir_next+0xe2>
 80156da:	2301      	movs	r3, #1
 80156dc:	e04f      	b.n	801577e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80156de:	68f8      	ldr	r0, [r7, #12]
 80156e0:	f7ff fb50 	bl	8014d84 <sync_window>
 80156e4:	4603      	mov	r3, r0
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	d001      	beq.n	80156ee <dir_next+0xf2>
 80156ea:	2301      	movs	r3, #1
 80156ec:	e047      	b.n	801577e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80156ee:	68fb      	ldr	r3, [r7, #12]
 80156f0:	3334      	adds	r3, #52	@ 0x34
 80156f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80156f6:	2100      	movs	r1, #0
 80156f8:	4618      	mov	r0, r3
 80156fa:	f7ff f979 	bl	80149f0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80156fe:	2300      	movs	r3, #0
 8015700:	613b      	str	r3, [r7, #16]
 8015702:	6979      	ldr	r1, [r7, #20]
 8015704:	68f8      	ldr	r0, [r7, #12]
 8015706:	f7ff fc1d 	bl	8014f44 <clust2sect>
 801570a:	4602      	mov	r2, r0
 801570c:	68fb      	ldr	r3, [r7, #12]
 801570e:	631a      	str	r2, [r3, #48]	@ 0x30
 8015710:	e012      	b.n	8015738 <dir_next+0x13c>
						fs->wflag = 1;
 8015712:	68fb      	ldr	r3, [r7, #12]
 8015714:	2201      	movs	r2, #1
 8015716:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8015718:	68f8      	ldr	r0, [r7, #12]
 801571a:	f7ff fb33 	bl	8014d84 <sync_window>
 801571e:	4603      	mov	r3, r0
 8015720:	2b00      	cmp	r3, #0
 8015722:	d001      	beq.n	8015728 <dir_next+0x12c>
 8015724:	2301      	movs	r3, #1
 8015726:	e02a      	b.n	801577e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8015728:	693b      	ldr	r3, [r7, #16]
 801572a:	3301      	adds	r3, #1
 801572c:	613b      	str	r3, [r7, #16]
 801572e:	68fb      	ldr	r3, [r7, #12]
 8015730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015732:	1c5a      	adds	r2, r3, #1
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	631a      	str	r2, [r3, #48]	@ 0x30
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	895b      	ldrh	r3, [r3, #10]
 801573c:	461a      	mov	r2, r3
 801573e:	693b      	ldr	r3, [r7, #16]
 8015740:	4293      	cmp	r3, r2
 8015742:	d3e6      	bcc.n	8015712 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8015744:	68fb      	ldr	r3, [r7, #12]
 8015746:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015748:	693b      	ldr	r3, [r7, #16]
 801574a:	1ad2      	subs	r2, r2, r3
 801574c:	68fb      	ldr	r3, [r7, #12]
 801574e:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	697a      	ldr	r2, [r7, #20]
 8015754:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015756:	6979      	ldr	r1, [r7, #20]
 8015758:	68f8      	ldr	r0, [r7, #12]
 801575a:	f7ff fbf3 	bl	8014f44 <clust2sect>
 801575e:	4602      	mov	r2, r0
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015764:	687b      	ldr	r3, [r7, #4]
 8015766:	68ba      	ldr	r2, [r7, #8]
 8015768:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015776:	441a      	add	r2, r3
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801577c:	2300      	movs	r3, #0
}
 801577e:	4618      	mov	r0, r3
 8015780:	3718      	adds	r7, #24
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}

08015786 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015786:	b580      	push	{r7, lr}
 8015788:	b086      	sub	sp, #24
 801578a:	af00      	add	r7, sp, #0
 801578c:	6078      	str	r0, [r7, #4]
 801578e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	681b      	ldr	r3, [r3, #0]
 8015794:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015796:	2100      	movs	r1, #0
 8015798:	6878      	ldr	r0, [r7, #4]
 801579a:	f7ff feb4 	bl	8015506 <dir_sdi>
 801579e:	4603      	mov	r3, r0
 80157a0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80157a2:	7dfb      	ldrb	r3, [r7, #23]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d12b      	bne.n	8015800 <dir_alloc+0x7a>
		n = 0;
 80157a8:	2300      	movs	r3, #0
 80157aa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	69db      	ldr	r3, [r3, #28]
 80157b0:	4619      	mov	r1, r3
 80157b2:	68f8      	ldr	r0, [r7, #12]
 80157b4:	f7ff fb2a 	bl	8014e0c <move_window>
 80157b8:	4603      	mov	r3, r0
 80157ba:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80157bc:	7dfb      	ldrb	r3, [r7, #23]
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d11d      	bne.n	80157fe <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	6a1b      	ldr	r3, [r3, #32]
 80157c6:	781b      	ldrb	r3, [r3, #0]
 80157c8:	2be5      	cmp	r3, #229	@ 0xe5
 80157ca:	d004      	beq.n	80157d6 <dir_alloc+0x50>
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	6a1b      	ldr	r3, [r3, #32]
 80157d0:	781b      	ldrb	r3, [r3, #0]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d107      	bne.n	80157e6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80157d6:	693b      	ldr	r3, [r7, #16]
 80157d8:	3301      	adds	r3, #1
 80157da:	613b      	str	r3, [r7, #16]
 80157dc:	693a      	ldr	r2, [r7, #16]
 80157de:	683b      	ldr	r3, [r7, #0]
 80157e0:	429a      	cmp	r2, r3
 80157e2:	d102      	bne.n	80157ea <dir_alloc+0x64>
 80157e4:	e00c      	b.n	8015800 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80157e6:	2300      	movs	r3, #0
 80157e8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80157ea:	2101      	movs	r1, #1
 80157ec:	6878      	ldr	r0, [r7, #4]
 80157ee:	f7ff ff05 	bl	80155fc <dir_next>
 80157f2:	4603      	mov	r3, r0
 80157f4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80157f6:	7dfb      	ldrb	r3, [r7, #23]
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d0d7      	beq.n	80157ac <dir_alloc+0x26>
 80157fc:	e000      	b.n	8015800 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80157fe:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8015800:	7dfb      	ldrb	r3, [r7, #23]
 8015802:	2b04      	cmp	r3, #4
 8015804:	d101      	bne.n	801580a <dir_alloc+0x84>
 8015806:	2307      	movs	r3, #7
 8015808:	75fb      	strb	r3, [r7, #23]
	return res;
 801580a:	7dfb      	ldrb	r3, [r7, #23]
}
 801580c:	4618      	mov	r0, r3
 801580e:	3718      	adds	r7, #24
 8015810:	46bd      	mov	sp, r7
 8015812:	bd80      	pop	{r7, pc}

08015814 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015814:	b580      	push	{r7, lr}
 8015816:	b084      	sub	sp, #16
 8015818:	af00      	add	r7, sp, #0
 801581a:	6078      	str	r0, [r7, #4]
 801581c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801581e:	683b      	ldr	r3, [r7, #0]
 8015820:	331a      	adds	r3, #26
 8015822:	4618      	mov	r0, r3
 8015824:	f7ff f840 	bl	80148a8 <ld_word>
 8015828:	4603      	mov	r3, r0
 801582a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	781b      	ldrb	r3, [r3, #0]
 8015830:	2b03      	cmp	r3, #3
 8015832:	d109      	bne.n	8015848 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015834:	683b      	ldr	r3, [r7, #0]
 8015836:	3314      	adds	r3, #20
 8015838:	4618      	mov	r0, r3
 801583a:	f7ff f835 	bl	80148a8 <ld_word>
 801583e:	4603      	mov	r3, r0
 8015840:	041b      	lsls	r3, r3, #16
 8015842:	68fa      	ldr	r2, [r7, #12]
 8015844:	4313      	orrs	r3, r2
 8015846:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015848:	68fb      	ldr	r3, [r7, #12]
}
 801584a:	4618      	mov	r0, r3
 801584c:	3710      	adds	r7, #16
 801584e:	46bd      	mov	sp, r7
 8015850:	bd80      	pop	{r7, pc}

08015852 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015852:	b580      	push	{r7, lr}
 8015854:	b084      	sub	sp, #16
 8015856:	af00      	add	r7, sp, #0
 8015858:	60f8      	str	r0, [r7, #12]
 801585a:	60b9      	str	r1, [r7, #8]
 801585c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801585e:	68bb      	ldr	r3, [r7, #8]
 8015860:	331a      	adds	r3, #26
 8015862:	687a      	ldr	r2, [r7, #4]
 8015864:	b292      	uxth	r2, r2
 8015866:	4611      	mov	r1, r2
 8015868:	4618      	mov	r0, r3
 801586a:	f7ff f859 	bl	8014920 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	781b      	ldrb	r3, [r3, #0]
 8015872:	2b03      	cmp	r3, #3
 8015874:	d109      	bne.n	801588a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015876:	68bb      	ldr	r3, [r7, #8]
 8015878:	f103 0214 	add.w	r2, r3, #20
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	0c1b      	lsrs	r3, r3, #16
 8015880:	b29b      	uxth	r3, r3
 8015882:	4619      	mov	r1, r3
 8015884:	4610      	mov	r0, r2
 8015886:	f7ff f84b 	bl	8014920 <st_word>
	}
}
 801588a:	bf00      	nop
 801588c:	3710      	adds	r7, #16
 801588e:	46bd      	mov	sp, r7
 8015890:	bd80      	pop	{r7, pc}
	...

08015894 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015894:	b590      	push	{r4, r7, lr}
 8015896:	b087      	sub	sp, #28
 8015898:	af00      	add	r7, sp, #0
 801589a:	6078      	str	r0, [r7, #4]
 801589c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801589e:	683b      	ldr	r3, [r7, #0]
 80158a0:	331a      	adds	r3, #26
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7ff f800 	bl	80148a8 <ld_word>
 80158a8:	4603      	mov	r3, r0
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d001      	beq.n	80158b2 <cmp_lfn+0x1e>
 80158ae:	2300      	movs	r3, #0
 80158b0:	e059      	b.n	8015966 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80158b2:	683b      	ldr	r3, [r7, #0]
 80158b4:	781b      	ldrb	r3, [r3, #0]
 80158b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80158ba:	1e5a      	subs	r2, r3, #1
 80158bc:	4613      	mov	r3, r2
 80158be:	005b      	lsls	r3, r3, #1
 80158c0:	4413      	add	r3, r2
 80158c2:	009b      	lsls	r3, r3, #2
 80158c4:	4413      	add	r3, r2
 80158c6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80158c8:	2301      	movs	r3, #1
 80158ca:	81fb      	strh	r3, [r7, #14]
 80158cc:	2300      	movs	r3, #0
 80158ce:	613b      	str	r3, [r7, #16]
 80158d0:	e033      	b.n	801593a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80158d2:	4a27      	ldr	r2, [pc, #156]	@ (8015970 <cmp_lfn+0xdc>)
 80158d4:	693b      	ldr	r3, [r7, #16]
 80158d6:	4413      	add	r3, r2
 80158d8:	781b      	ldrb	r3, [r3, #0]
 80158da:	461a      	mov	r2, r3
 80158dc:	683b      	ldr	r3, [r7, #0]
 80158de:	4413      	add	r3, r2
 80158e0:	4618      	mov	r0, r3
 80158e2:	f7fe ffe1 	bl	80148a8 <ld_word>
 80158e6:	4603      	mov	r3, r0
 80158e8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80158ea:	89fb      	ldrh	r3, [r7, #14]
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d01a      	beq.n	8015926 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80158f0:	697b      	ldr	r3, [r7, #20]
 80158f2:	2bfe      	cmp	r3, #254	@ 0xfe
 80158f4:	d812      	bhi.n	801591c <cmp_lfn+0x88>
 80158f6:	89bb      	ldrh	r3, [r7, #12]
 80158f8:	4618      	mov	r0, r3
 80158fa:	f001 ff13 	bl	8017724 <ff_wtoupper>
 80158fe:	4603      	mov	r3, r0
 8015900:	461c      	mov	r4, r3
 8015902:	697b      	ldr	r3, [r7, #20]
 8015904:	1c5a      	adds	r2, r3, #1
 8015906:	617a      	str	r2, [r7, #20]
 8015908:	005b      	lsls	r3, r3, #1
 801590a:	687a      	ldr	r2, [r7, #4]
 801590c:	4413      	add	r3, r2
 801590e:	881b      	ldrh	r3, [r3, #0]
 8015910:	4618      	mov	r0, r3
 8015912:	f001 ff07 	bl	8017724 <ff_wtoupper>
 8015916:	4603      	mov	r3, r0
 8015918:	429c      	cmp	r4, r3
 801591a:	d001      	beq.n	8015920 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801591c:	2300      	movs	r3, #0
 801591e:	e022      	b.n	8015966 <cmp_lfn+0xd2>
			}
			wc = uc;
 8015920:	89bb      	ldrh	r3, [r7, #12]
 8015922:	81fb      	strh	r3, [r7, #14]
 8015924:	e006      	b.n	8015934 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015926:	89bb      	ldrh	r3, [r7, #12]
 8015928:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801592c:	4293      	cmp	r3, r2
 801592e:	d001      	beq.n	8015934 <cmp_lfn+0xa0>
 8015930:	2300      	movs	r3, #0
 8015932:	e018      	b.n	8015966 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015934:	693b      	ldr	r3, [r7, #16]
 8015936:	3301      	adds	r3, #1
 8015938:	613b      	str	r3, [r7, #16]
 801593a:	693b      	ldr	r3, [r7, #16]
 801593c:	2b0c      	cmp	r3, #12
 801593e:	d9c8      	bls.n	80158d2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8015940:	683b      	ldr	r3, [r7, #0]
 8015942:	781b      	ldrb	r3, [r3, #0]
 8015944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015948:	2b00      	cmp	r3, #0
 801594a:	d00b      	beq.n	8015964 <cmp_lfn+0xd0>
 801594c:	89fb      	ldrh	r3, [r7, #14]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d008      	beq.n	8015964 <cmp_lfn+0xd0>
 8015952:	697b      	ldr	r3, [r7, #20]
 8015954:	005b      	lsls	r3, r3, #1
 8015956:	687a      	ldr	r2, [r7, #4]
 8015958:	4413      	add	r3, r2
 801595a:	881b      	ldrh	r3, [r3, #0]
 801595c:	2b00      	cmp	r3, #0
 801595e:	d001      	beq.n	8015964 <cmp_lfn+0xd0>
 8015960:	2300      	movs	r3, #0
 8015962:	e000      	b.n	8015966 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015964:	2301      	movs	r3, #1
}
 8015966:	4618      	mov	r0, r3
 8015968:	371c      	adds	r7, #28
 801596a:	46bd      	mov	sp, r7
 801596c:	bd90      	pop	{r4, r7, pc}
 801596e:	bf00      	nop
 8015970:	0801cfc8 	.word	0x0801cfc8

08015974 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b088      	sub	sp, #32
 8015978:	af00      	add	r7, sp, #0
 801597a:	60f8      	str	r0, [r7, #12]
 801597c:	60b9      	str	r1, [r7, #8]
 801597e:	4611      	mov	r1, r2
 8015980:	461a      	mov	r2, r3
 8015982:	460b      	mov	r3, r1
 8015984:	71fb      	strb	r3, [r7, #7]
 8015986:	4613      	mov	r3, r2
 8015988:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801598a:	68bb      	ldr	r3, [r7, #8]
 801598c:	330d      	adds	r3, #13
 801598e:	79ba      	ldrb	r2, [r7, #6]
 8015990:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015992:	68bb      	ldr	r3, [r7, #8]
 8015994:	330b      	adds	r3, #11
 8015996:	220f      	movs	r2, #15
 8015998:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	330c      	adds	r3, #12
 801599e:	2200      	movs	r2, #0
 80159a0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80159a2:	68bb      	ldr	r3, [r7, #8]
 80159a4:	331a      	adds	r3, #26
 80159a6:	2100      	movs	r1, #0
 80159a8:	4618      	mov	r0, r3
 80159aa:	f7fe ffb9 	bl	8014920 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80159ae:	79fb      	ldrb	r3, [r7, #7]
 80159b0:	1e5a      	subs	r2, r3, #1
 80159b2:	4613      	mov	r3, r2
 80159b4:	005b      	lsls	r3, r3, #1
 80159b6:	4413      	add	r3, r2
 80159b8:	009b      	lsls	r3, r3, #2
 80159ba:	4413      	add	r3, r2
 80159bc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80159be:	2300      	movs	r3, #0
 80159c0:	82fb      	strh	r3, [r7, #22]
 80159c2:	2300      	movs	r3, #0
 80159c4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80159c6:	8afb      	ldrh	r3, [r7, #22]
 80159c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80159cc:	4293      	cmp	r3, r2
 80159ce:	d007      	beq.n	80159e0 <put_lfn+0x6c>
 80159d0:	69fb      	ldr	r3, [r7, #28]
 80159d2:	1c5a      	adds	r2, r3, #1
 80159d4:	61fa      	str	r2, [r7, #28]
 80159d6:	005b      	lsls	r3, r3, #1
 80159d8:	68fa      	ldr	r2, [r7, #12]
 80159da:	4413      	add	r3, r2
 80159dc:	881b      	ldrh	r3, [r3, #0]
 80159de:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80159e0:	4a17      	ldr	r2, [pc, #92]	@ (8015a40 <put_lfn+0xcc>)
 80159e2:	69bb      	ldr	r3, [r7, #24]
 80159e4:	4413      	add	r3, r2
 80159e6:	781b      	ldrb	r3, [r3, #0]
 80159e8:	461a      	mov	r2, r3
 80159ea:	68bb      	ldr	r3, [r7, #8]
 80159ec:	4413      	add	r3, r2
 80159ee:	8afa      	ldrh	r2, [r7, #22]
 80159f0:	4611      	mov	r1, r2
 80159f2:	4618      	mov	r0, r3
 80159f4:	f7fe ff94 	bl	8014920 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80159f8:	8afb      	ldrh	r3, [r7, #22]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d102      	bne.n	8015a04 <put_lfn+0x90>
 80159fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015a02:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015a04:	69bb      	ldr	r3, [r7, #24]
 8015a06:	3301      	adds	r3, #1
 8015a08:	61bb      	str	r3, [r7, #24]
 8015a0a:	69bb      	ldr	r3, [r7, #24]
 8015a0c:	2b0c      	cmp	r3, #12
 8015a0e:	d9da      	bls.n	80159c6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8015a10:	8afb      	ldrh	r3, [r7, #22]
 8015a12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015a16:	4293      	cmp	r3, r2
 8015a18:	d006      	beq.n	8015a28 <put_lfn+0xb4>
 8015a1a:	69fb      	ldr	r3, [r7, #28]
 8015a1c:	005b      	lsls	r3, r3, #1
 8015a1e:	68fa      	ldr	r2, [r7, #12]
 8015a20:	4413      	add	r3, r2
 8015a22:	881b      	ldrh	r3, [r3, #0]
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d103      	bne.n	8015a30 <put_lfn+0xbc>
 8015a28:	79fb      	ldrb	r3, [r7, #7]
 8015a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a2e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8015a30:	68bb      	ldr	r3, [r7, #8]
 8015a32:	79fa      	ldrb	r2, [r7, #7]
 8015a34:	701a      	strb	r2, [r3, #0]
}
 8015a36:	bf00      	nop
 8015a38:	3720      	adds	r7, #32
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	bd80      	pop	{r7, pc}
 8015a3e:	bf00      	nop
 8015a40:	0801cfc8 	.word	0x0801cfc8

08015a44 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b08c      	sub	sp, #48	@ 0x30
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	60f8      	str	r0, [r7, #12]
 8015a4c:	60b9      	str	r1, [r7, #8]
 8015a4e:	607a      	str	r2, [r7, #4]
 8015a50:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015a52:	220b      	movs	r2, #11
 8015a54:	68b9      	ldr	r1, [r7, #8]
 8015a56:	68f8      	ldr	r0, [r7, #12]
 8015a58:	f7fe ffa9 	bl	80149ae <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8015a5c:	683b      	ldr	r3, [r7, #0]
 8015a5e:	2b05      	cmp	r3, #5
 8015a60:	d92b      	bls.n	8015aba <gen_numname+0x76>
		sr = seq;
 8015a62:	683b      	ldr	r3, [r7, #0]
 8015a64:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8015a66:	e022      	b.n	8015aae <gen_numname+0x6a>
			wc = *lfn++;
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	1c9a      	adds	r2, r3, #2
 8015a6c:	607a      	str	r2, [r7, #4]
 8015a6e:	881b      	ldrh	r3, [r3, #0]
 8015a70:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015a72:	2300      	movs	r3, #0
 8015a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015a76:	e017      	b.n	8015aa8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015a78:	69fb      	ldr	r3, [r7, #28]
 8015a7a:	005a      	lsls	r2, r3, #1
 8015a7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015a7e:	f003 0301 	and.w	r3, r3, #1
 8015a82:	4413      	add	r3, r2
 8015a84:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8015a86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015a88:	085b      	lsrs	r3, r3, #1
 8015a8a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8015a8c:	69fb      	ldr	r3, [r7, #28]
 8015a8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d005      	beq.n	8015aa2 <gen_numname+0x5e>
 8015a96:	69fb      	ldr	r3, [r7, #28]
 8015a98:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8015a9c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015aa0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aa4:	3301      	adds	r3, #1
 8015aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aaa:	2b0f      	cmp	r3, #15
 8015aac:	d9e4      	bls.n	8015a78 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	881b      	ldrh	r3, [r3, #0]
 8015ab2:	2b00      	cmp	r3, #0
 8015ab4:	d1d8      	bne.n	8015a68 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015ab6:	69fb      	ldr	r3, [r7, #28]
 8015ab8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015aba:	2307      	movs	r3, #7
 8015abc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8015abe:	683b      	ldr	r3, [r7, #0]
 8015ac0:	b2db      	uxtb	r3, r3
 8015ac2:	f003 030f 	and.w	r3, r3, #15
 8015ac6:	b2db      	uxtb	r3, r3
 8015ac8:	3330      	adds	r3, #48	@ 0x30
 8015aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8015ace:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015ad2:	2b39      	cmp	r3, #57	@ 0x39
 8015ad4:	d904      	bls.n	8015ae0 <gen_numname+0x9c>
 8015ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015ada:	3307      	adds	r3, #7
 8015adc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ae2:	1e5a      	subs	r2, r3, #1
 8015ae4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015ae6:	3330      	adds	r3, #48	@ 0x30
 8015ae8:	443b      	add	r3, r7
 8015aea:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8015aee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8015af2:	683b      	ldr	r3, [r7, #0]
 8015af4:	091b      	lsrs	r3, r3, #4
 8015af6:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015af8:	683b      	ldr	r3, [r7, #0]
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d1df      	bne.n	8015abe <gen_numname+0x7a>
	ns[i] = '~';
 8015afe:	f107 0214 	add.w	r2, r7, #20
 8015b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b04:	4413      	add	r3, r2
 8015b06:	227e      	movs	r2, #126	@ 0x7e
 8015b08:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015b0a:	2300      	movs	r3, #0
 8015b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8015b0e:	e002      	b.n	8015b16 <gen_numname+0xd2>
 8015b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b12:	3301      	adds	r3, #1
 8015b14:	627b      	str	r3, [r7, #36]	@ 0x24
 8015b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b1a:	429a      	cmp	r2, r3
 8015b1c:	d205      	bcs.n	8015b2a <gen_numname+0xe6>
 8015b1e:	68fa      	ldr	r2, [r7, #12]
 8015b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b22:	4413      	add	r3, r2
 8015b24:	781b      	ldrb	r3, [r3, #0]
 8015b26:	2b20      	cmp	r3, #32
 8015b28:	d1f2      	bne.n	8015b10 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b2c:	2b07      	cmp	r3, #7
 8015b2e:	d807      	bhi.n	8015b40 <gen_numname+0xfc>
 8015b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b32:	1c5a      	adds	r2, r3, #1
 8015b34:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015b36:	3330      	adds	r3, #48	@ 0x30
 8015b38:	443b      	add	r3, r7
 8015b3a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8015b3e:	e000      	b.n	8015b42 <gen_numname+0xfe>
 8015b40:	2120      	movs	r1, #32
 8015b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b44:	1c5a      	adds	r2, r3, #1
 8015b46:	627a      	str	r2, [r7, #36]	@ 0x24
 8015b48:	68fa      	ldr	r2, [r7, #12]
 8015b4a:	4413      	add	r3, r2
 8015b4c:	460a      	mov	r2, r1
 8015b4e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b52:	2b07      	cmp	r3, #7
 8015b54:	d9e9      	bls.n	8015b2a <gen_numname+0xe6>
}
 8015b56:	bf00      	nop
 8015b58:	bf00      	nop
 8015b5a:	3730      	adds	r7, #48	@ 0x30
 8015b5c:	46bd      	mov	sp, r7
 8015b5e:	bd80      	pop	{r7, pc}

08015b60 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015b60:	b480      	push	{r7}
 8015b62:	b085      	sub	sp, #20
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015b68:	2300      	movs	r3, #0
 8015b6a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015b6c:	230b      	movs	r3, #11
 8015b6e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015b70:	7bfb      	ldrb	r3, [r7, #15]
 8015b72:	b2da      	uxtb	r2, r3
 8015b74:	0852      	lsrs	r2, r2, #1
 8015b76:	01db      	lsls	r3, r3, #7
 8015b78:	4313      	orrs	r3, r2
 8015b7a:	b2da      	uxtb	r2, r3
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	1c59      	adds	r1, r3, #1
 8015b80:	6079      	str	r1, [r7, #4]
 8015b82:	781b      	ldrb	r3, [r3, #0]
 8015b84:	4413      	add	r3, r2
 8015b86:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015b88:	68bb      	ldr	r3, [r7, #8]
 8015b8a:	3b01      	subs	r3, #1
 8015b8c:	60bb      	str	r3, [r7, #8]
 8015b8e:	68bb      	ldr	r3, [r7, #8]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d1ed      	bne.n	8015b70 <sum_sfn+0x10>
	return sum;
 8015b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b96:	4618      	mov	r0, r3
 8015b98:	3714      	adds	r7, #20
 8015b9a:	46bd      	mov	sp, r7
 8015b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ba0:	4770      	bx	lr

08015ba2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015ba2:	b580      	push	{r7, lr}
 8015ba4:	b086      	sub	sp, #24
 8015ba6:	af00      	add	r7, sp, #0
 8015ba8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015bb0:	2100      	movs	r1, #0
 8015bb2:	6878      	ldr	r0, [r7, #4]
 8015bb4:	f7ff fca7 	bl	8015506 <dir_sdi>
 8015bb8:	4603      	mov	r3, r0
 8015bba:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015bbc:	7dfb      	ldrb	r3, [r7, #23]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d001      	beq.n	8015bc6 <dir_find+0x24>
 8015bc2:	7dfb      	ldrb	r3, [r7, #23]
 8015bc4:	e0a9      	b.n	8015d1a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015bc6:	23ff      	movs	r3, #255	@ 0xff
 8015bc8:	753b      	strb	r3, [r7, #20]
 8015bca:	7d3b      	ldrb	r3, [r7, #20]
 8015bcc:	757b      	strb	r3, [r7, #21]
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8015bd4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	69db      	ldr	r3, [r3, #28]
 8015bda:	4619      	mov	r1, r3
 8015bdc:	6938      	ldr	r0, [r7, #16]
 8015bde:	f7ff f915 	bl	8014e0c <move_window>
 8015be2:	4603      	mov	r3, r0
 8015be4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015be6:	7dfb      	ldrb	r3, [r7, #23]
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	f040 8090 	bne.w	8015d0e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	6a1b      	ldr	r3, [r3, #32]
 8015bf2:	781b      	ldrb	r3, [r3, #0]
 8015bf4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015bf6:	7dbb      	ldrb	r3, [r7, #22]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d102      	bne.n	8015c02 <dir_find+0x60>
 8015bfc:	2304      	movs	r3, #4
 8015bfe:	75fb      	strb	r3, [r7, #23]
 8015c00:	e08a      	b.n	8015d18 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	6a1b      	ldr	r3, [r3, #32]
 8015c06:	330b      	adds	r3, #11
 8015c08:	781b      	ldrb	r3, [r3, #0]
 8015c0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015c0e:	73fb      	strb	r3, [r7, #15]
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	7bfa      	ldrb	r2, [r7, #15]
 8015c14:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015c16:	7dbb      	ldrb	r3, [r7, #22]
 8015c18:	2be5      	cmp	r3, #229	@ 0xe5
 8015c1a:	d007      	beq.n	8015c2c <dir_find+0x8a>
 8015c1c:	7bfb      	ldrb	r3, [r7, #15]
 8015c1e:	f003 0308 	and.w	r3, r3, #8
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d009      	beq.n	8015c3a <dir_find+0x98>
 8015c26:	7bfb      	ldrb	r3, [r7, #15]
 8015c28:	2b0f      	cmp	r3, #15
 8015c2a:	d006      	beq.n	8015c3a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015c2c:	23ff      	movs	r3, #255	@ 0xff
 8015c2e:	757b      	strb	r3, [r7, #21]
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	f04f 32ff 	mov.w	r2, #4294967295
 8015c36:	631a      	str	r2, [r3, #48]	@ 0x30
 8015c38:	e05e      	b.n	8015cf8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015c3a:	7bfb      	ldrb	r3, [r7, #15]
 8015c3c:	2b0f      	cmp	r3, #15
 8015c3e:	d136      	bne.n	8015cae <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d154      	bne.n	8015cf8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015c4e:	7dbb      	ldrb	r3, [r7, #22]
 8015c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015c54:	2b00      	cmp	r3, #0
 8015c56:	d00d      	beq.n	8015c74 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	6a1b      	ldr	r3, [r3, #32]
 8015c5c:	7b5b      	ldrb	r3, [r3, #13]
 8015c5e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015c60:	7dbb      	ldrb	r3, [r7, #22]
 8015c62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015c66:	75bb      	strb	r3, [r7, #22]
 8015c68:	7dbb      	ldrb	r3, [r7, #22]
 8015c6a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	695a      	ldr	r2, [r3, #20]
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015c74:	7dba      	ldrb	r2, [r7, #22]
 8015c76:	7d7b      	ldrb	r3, [r7, #21]
 8015c78:	429a      	cmp	r2, r3
 8015c7a:	d115      	bne.n	8015ca8 <dir_find+0x106>
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	6a1b      	ldr	r3, [r3, #32]
 8015c80:	330d      	adds	r3, #13
 8015c82:	781b      	ldrb	r3, [r3, #0]
 8015c84:	7d3a      	ldrb	r2, [r7, #20]
 8015c86:	429a      	cmp	r2, r3
 8015c88:	d10e      	bne.n	8015ca8 <dir_find+0x106>
 8015c8a:	693b      	ldr	r3, [r7, #16]
 8015c8c:	68da      	ldr	r2, [r3, #12]
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	6a1b      	ldr	r3, [r3, #32]
 8015c92:	4619      	mov	r1, r3
 8015c94:	4610      	mov	r0, r2
 8015c96:	f7ff fdfd 	bl	8015894 <cmp_lfn>
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d003      	beq.n	8015ca8 <dir_find+0x106>
 8015ca0:	7d7b      	ldrb	r3, [r7, #21]
 8015ca2:	3b01      	subs	r3, #1
 8015ca4:	b2db      	uxtb	r3, r3
 8015ca6:	e000      	b.n	8015caa <dir_find+0x108>
 8015ca8:	23ff      	movs	r3, #255	@ 0xff
 8015caa:	757b      	strb	r3, [r7, #21]
 8015cac:	e024      	b.n	8015cf8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015cae:	7d7b      	ldrb	r3, [r7, #21]
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	d109      	bne.n	8015cc8 <dir_find+0x126>
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	6a1b      	ldr	r3, [r3, #32]
 8015cb8:	4618      	mov	r0, r3
 8015cba:	f7ff ff51 	bl	8015b60 <sum_sfn>
 8015cbe:	4603      	mov	r3, r0
 8015cc0:	461a      	mov	r2, r3
 8015cc2:	7d3b      	ldrb	r3, [r7, #20]
 8015cc4:	4293      	cmp	r3, r2
 8015cc6:	d024      	beq.n	8015d12 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015cce:	f003 0301 	and.w	r3, r3, #1
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d10a      	bne.n	8015cec <dir_find+0x14a>
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	6a18      	ldr	r0, [r3, #32]
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	3324      	adds	r3, #36	@ 0x24
 8015cde:	220b      	movs	r2, #11
 8015ce0:	4619      	mov	r1, r3
 8015ce2:	f7fe fea0 	bl	8014a26 <mem_cmp>
 8015ce6:	4603      	mov	r3, r0
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d014      	beq.n	8015d16 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015cec:	23ff      	movs	r3, #255	@ 0xff
 8015cee:	757b      	strb	r3, [r7, #21]
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8015cf6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015cf8:	2100      	movs	r1, #0
 8015cfa:	6878      	ldr	r0, [r7, #4]
 8015cfc:	f7ff fc7e 	bl	80155fc <dir_next>
 8015d00:	4603      	mov	r3, r0
 8015d02:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015d04:	7dfb      	ldrb	r3, [r7, #23]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	f43f af65 	beq.w	8015bd6 <dir_find+0x34>
 8015d0c:	e004      	b.n	8015d18 <dir_find+0x176>
		if (res != FR_OK) break;
 8015d0e:	bf00      	nop
 8015d10:	e002      	b.n	8015d18 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015d12:	bf00      	nop
 8015d14:	e000      	b.n	8015d18 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015d16:	bf00      	nop

	return res;
 8015d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8015d1a:	4618      	mov	r0, r3
 8015d1c:	3718      	adds	r7, #24
 8015d1e:	46bd      	mov	sp, r7
 8015d20:	bd80      	pop	{r7, pc}
	...

08015d24 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015d24:	b580      	push	{r7, lr}
 8015d26:	b08c      	sub	sp, #48	@ 0x30
 8015d28:	af00      	add	r7, sp, #0
 8015d2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015d2c:	687b      	ldr	r3, [r7, #4]
 8015d2e:	681b      	ldr	r3, [r3, #0]
 8015d30:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015d38:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d001      	beq.n	8015d44 <dir_register+0x20>
 8015d40:	2306      	movs	r3, #6
 8015d42:	e0e0      	b.n	8015f06 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015d44:	2300      	movs	r3, #0
 8015d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8015d48:	e002      	b.n	8015d50 <dir_register+0x2c>
 8015d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d4c:	3301      	adds	r3, #1
 8015d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8015d50:	69fb      	ldr	r3, [r7, #28]
 8015d52:	68da      	ldr	r2, [r3, #12]
 8015d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d56:	005b      	lsls	r3, r3, #1
 8015d58:	4413      	add	r3, r2
 8015d5a:	881b      	ldrh	r3, [r3, #0]
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d1f4      	bne.n	8015d4a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8015d66:	f107 030c 	add.w	r3, r7, #12
 8015d6a:	220c      	movs	r2, #12
 8015d6c:	4618      	mov	r0, r3
 8015d6e:	f7fe fe1e 	bl	80149ae <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8015d72:	7dfb      	ldrb	r3, [r7, #23]
 8015d74:	f003 0301 	and.w	r3, r3, #1
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d032      	beq.n	8015de2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	2240      	movs	r2, #64	@ 0x40
 8015d80:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8015d84:	2301      	movs	r3, #1
 8015d86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015d88:	e016      	b.n	8015db8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015d90:	69fb      	ldr	r3, [r7, #28]
 8015d92:	68da      	ldr	r2, [r3, #12]
 8015d94:	f107 010c 	add.w	r1, r7, #12
 8015d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d9a:	f7ff fe53 	bl	8015a44 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015d9e:	6878      	ldr	r0, [r7, #4]
 8015da0:	f7ff feff 	bl	8015ba2 <dir_find>
 8015da4:	4603      	mov	r3, r0
 8015da6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8015daa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d106      	bne.n	8015dc0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8015db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015db4:	3301      	adds	r3, #1
 8015db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dba:	2b63      	cmp	r3, #99	@ 0x63
 8015dbc:	d9e5      	bls.n	8015d8a <dir_register+0x66>
 8015dbe:	e000      	b.n	8015dc2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015dc0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dc4:	2b64      	cmp	r3, #100	@ 0x64
 8015dc6:	d101      	bne.n	8015dcc <dir_register+0xa8>
 8015dc8:	2307      	movs	r3, #7
 8015dca:	e09c      	b.n	8015f06 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015dd0:	2b04      	cmp	r3, #4
 8015dd2:	d002      	beq.n	8015dda <dir_register+0xb6>
 8015dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015dd8:	e095      	b.n	8015f06 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015dda:	7dfa      	ldrb	r2, [r7, #23]
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8015de2:	7dfb      	ldrb	r3, [r7, #23]
 8015de4:	f003 0302 	and.w	r3, r3, #2
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d007      	beq.n	8015dfc <dir_register+0xd8>
 8015dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dee:	330c      	adds	r3, #12
 8015df0:	4a47      	ldr	r2, [pc, #284]	@ (8015f10 <dir_register+0x1ec>)
 8015df2:	fba2 2303 	umull	r2, r3, r2, r3
 8015df6:	089b      	lsrs	r3, r3, #2
 8015df8:	3301      	adds	r3, #1
 8015dfa:	e000      	b.n	8015dfe <dir_register+0xda>
 8015dfc:	2301      	movs	r3, #1
 8015dfe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015e00:	6a39      	ldr	r1, [r7, #32]
 8015e02:	6878      	ldr	r0, [r7, #4]
 8015e04:	f7ff fcbf 	bl	8015786 <dir_alloc>
 8015e08:	4603      	mov	r3, r0
 8015e0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8015e0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d148      	bne.n	8015ea8 <dir_register+0x184>
 8015e16:	6a3b      	ldr	r3, [r7, #32]
 8015e18:	3b01      	subs	r3, #1
 8015e1a:	623b      	str	r3, [r7, #32]
 8015e1c:	6a3b      	ldr	r3, [r7, #32]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d042      	beq.n	8015ea8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	695a      	ldr	r2, [r3, #20]
 8015e26:	6a3b      	ldr	r3, [r7, #32]
 8015e28:	015b      	lsls	r3, r3, #5
 8015e2a:	1ad3      	subs	r3, r2, r3
 8015e2c:	4619      	mov	r1, r3
 8015e2e:	6878      	ldr	r0, [r7, #4]
 8015e30:	f7ff fb69 	bl	8015506 <dir_sdi>
 8015e34:	4603      	mov	r3, r0
 8015e36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d132      	bne.n	8015ea8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	3324      	adds	r3, #36	@ 0x24
 8015e46:	4618      	mov	r0, r3
 8015e48:	f7ff fe8a 	bl	8015b60 <sum_sfn>
 8015e4c:	4603      	mov	r3, r0
 8015e4e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	69db      	ldr	r3, [r3, #28]
 8015e54:	4619      	mov	r1, r3
 8015e56:	69f8      	ldr	r0, [r7, #28]
 8015e58:	f7fe ffd8 	bl	8014e0c <move_window>
 8015e5c:	4603      	mov	r3, r0
 8015e5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8015e62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d11d      	bne.n	8015ea6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8015e6a:	69fb      	ldr	r3, [r7, #28]
 8015e6c:	68d8      	ldr	r0, [r3, #12]
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	6a19      	ldr	r1, [r3, #32]
 8015e72:	6a3b      	ldr	r3, [r7, #32]
 8015e74:	b2da      	uxtb	r2, r3
 8015e76:	7efb      	ldrb	r3, [r7, #27]
 8015e78:	f7ff fd7c 	bl	8015974 <put_lfn>
				fs->wflag = 1;
 8015e7c:	69fb      	ldr	r3, [r7, #28]
 8015e7e:	2201      	movs	r2, #1
 8015e80:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015e82:	2100      	movs	r1, #0
 8015e84:	6878      	ldr	r0, [r7, #4]
 8015e86:	f7ff fbb9 	bl	80155fc <dir_next>
 8015e8a:	4603      	mov	r3, r0
 8015e8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d107      	bne.n	8015ea8 <dir_register+0x184>
 8015e98:	6a3b      	ldr	r3, [r7, #32]
 8015e9a:	3b01      	subs	r3, #1
 8015e9c:	623b      	str	r3, [r7, #32]
 8015e9e:	6a3b      	ldr	r3, [r7, #32]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d1d5      	bne.n	8015e50 <dir_register+0x12c>
 8015ea4:	e000      	b.n	8015ea8 <dir_register+0x184>
				if (res != FR_OK) break;
 8015ea6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d128      	bne.n	8015f02 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015eb0:	687b      	ldr	r3, [r7, #4]
 8015eb2:	69db      	ldr	r3, [r3, #28]
 8015eb4:	4619      	mov	r1, r3
 8015eb6:	69f8      	ldr	r0, [r7, #28]
 8015eb8:	f7fe ffa8 	bl	8014e0c <move_window>
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d11b      	bne.n	8015f02 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	6a1b      	ldr	r3, [r3, #32]
 8015ece:	2220      	movs	r2, #32
 8015ed0:	2100      	movs	r1, #0
 8015ed2:	4618      	mov	r0, r3
 8015ed4:	f7fe fd8c 	bl	80149f0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	6a18      	ldr	r0, [r3, #32]
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	3324      	adds	r3, #36	@ 0x24
 8015ee0:	220b      	movs	r2, #11
 8015ee2:	4619      	mov	r1, r3
 8015ee4:	f7fe fd63 	bl	80149ae <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	6a1b      	ldr	r3, [r3, #32]
 8015ef2:	330c      	adds	r3, #12
 8015ef4:	f002 0218 	and.w	r2, r2, #24
 8015ef8:	b2d2      	uxtb	r2, r2
 8015efa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015efc:	69fb      	ldr	r3, [r7, #28]
 8015efe:	2201      	movs	r2, #1
 8015f00:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015f02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8015f06:	4618      	mov	r0, r3
 8015f08:	3730      	adds	r7, #48	@ 0x30
 8015f0a:	46bd      	mov	sp, r7
 8015f0c:	bd80      	pop	{r7, pc}
 8015f0e:	bf00      	nop
 8015f10:	4ec4ec4f 	.word	0x4ec4ec4f

08015f14 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015f14:	b580      	push	{r7, lr}
 8015f16:	b08a      	sub	sp, #40	@ 0x28
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	6078      	str	r0, [r7, #4]
 8015f1c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015f1e:	683b      	ldr	r3, [r7, #0]
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	613b      	str	r3, [r7, #16]
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	68db      	ldr	r3, [r3, #12]
 8015f2a:	60fb      	str	r3, [r7, #12]
 8015f2c:	2300      	movs	r3, #0
 8015f2e:	617b      	str	r3, [r7, #20]
 8015f30:	697b      	ldr	r3, [r7, #20]
 8015f32:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015f34:	69bb      	ldr	r3, [r7, #24]
 8015f36:	1c5a      	adds	r2, r3, #1
 8015f38:	61ba      	str	r2, [r7, #24]
 8015f3a:	693a      	ldr	r2, [r7, #16]
 8015f3c:	4413      	add	r3, r2
 8015f3e:	781b      	ldrb	r3, [r3, #0]
 8015f40:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015f42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f44:	2b1f      	cmp	r3, #31
 8015f46:	d940      	bls.n	8015fca <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015f48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f4a:	2b2f      	cmp	r3, #47	@ 0x2f
 8015f4c:	d006      	beq.n	8015f5c <create_name+0x48>
 8015f4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f50:	2b5c      	cmp	r3, #92	@ 0x5c
 8015f52:	d110      	bne.n	8015f76 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015f54:	e002      	b.n	8015f5c <create_name+0x48>
 8015f56:	69bb      	ldr	r3, [r7, #24]
 8015f58:	3301      	adds	r3, #1
 8015f5a:	61bb      	str	r3, [r7, #24]
 8015f5c:	693a      	ldr	r2, [r7, #16]
 8015f5e:	69bb      	ldr	r3, [r7, #24]
 8015f60:	4413      	add	r3, r2
 8015f62:	781b      	ldrb	r3, [r3, #0]
 8015f64:	2b2f      	cmp	r3, #47	@ 0x2f
 8015f66:	d0f6      	beq.n	8015f56 <create_name+0x42>
 8015f68:	693a      	ldr	r2, [r7, #16]
 8015f6a:	69bb      	ldr	r3, [r7, #24]
 8015f6c:	4413      	add	r3, r2
 8015f6e:	781b      	ldrb	r3, [r3, #0]
 8015f70:	2b5c      	cmp	r3, #92	@ 0x5c
 8015f72:	d0f0      	beq.n	8015f56 <create_name+0x42>
			break;
 8015f74:	e02a      	b.n	8015fcc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8015f76:	697b      	ldr	r3, [r7, #20]
 8015f78:	2bfe      	cmp	r3, #254	@ 0xfe
 8015f7a:	d901      	bls.n	8015f80 <create_name+0x6c>
 8015f7c:	2306      	movs	r3, #6
 8015f7e:	e17d      	b.n	801627c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015f80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f82:	b2db      	uxtb	r3, r3
 8015f84:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8015f86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f88:	2101      	movs	r1, #1
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	f001 fb8e 	bl	80176ac <ff_convert>
 8015f90:	4603      	mov	r3, r0
 8015f92:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015f94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d101      	bne.n	8015f9e <create_name+0x8a>
 8015f9a:	2306      	movs	r3, #6
 8015f9c:	e16e      	b.n	801627c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015f9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8015fa2:	d809      	bhi.n	8015fb8 <create_name+0xa4>
 8015fa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fa6:	4619      	mov	r1, r3
 8015fa8:	488d      	ldr	r0, [pc, #564]	@ (80161e0 <create_name+0x2cc>)
 8015faa:	f7fe fd63 	bl	8014a74 <chk_chr>
 8015fae:	4603      	mov	r3, r0
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d001      	beq.n	8015fb8 <create_name+0xa4>
 8015fb4:	2306      	movs	r3, #6
 8015fb6:	e161      	b.n	801627c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015fb8:	697b      	ldr	r3, [r7, #20]
 8015fba:	1c5a      	adds	r2, r3, #1
 8015fbc:	617a      	str	r2, [r7, #20]
 8015fbe:	005b      	lsls	r3, r3, #1
 8015fc0:	68fa      	ldr	r2, [r7, #12]
 8015fc2:	4413      	add	r3, r2
 8015fc4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015fc6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015fc8:	e7b4      	b.n	8015f34 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015fca:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015fcc:	693a      	ldr	r2, [r7, #16]
 8015fce:	69bb      	ldr	r3, [r7, #24]
 8015fd0:	441a      	add	r2, r3
 8015fd2:	683b      	ldr	r3, [r7, #0]
 8015fd4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015fd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fd8:	2b1f      	cmp	r3, #31
 8015fda:	d801      	bhi.n	8015fe0 <create_name+0xcc>
 8015fdc:	2304      	movs	r3, #4
 8015fde:	e000      	b.n	8015fe2 <create_name+0xce>
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015fe6:	e011      	b.n	801600c <create_name+0xf8>
		w = lfn[di - 1];
 8015fe8:	697b      	ldr	r3, [r7, #20]
 8015fea:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015fee:	3b01      	subs	r3, #1
 8015ff0:	005b      	lsls	r3, r3, #1
 8015ff2:	68fa      	ldr	r2, [r7, #12]
 8015ff4:	4413      	add	r3, r2
 8015ff6:	881b      	ldrh	r3, [r3, #0]
 8015ff8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8015ffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ffc:	2b20      	cmp	r3, #32
 8015ffe:	d002      	beq.n	8016006 <create_name+0xf2>
 8016000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016002:	2b2e      	cmp	r3, #46	@ 0x2e
 8016004:	d106      	bne.n	8016014 <create_name+0x100>
		di--;
 8016006:	697b      	ldr	r3, [r7, #20]
 8016008:	3b01      	subs	r3, #1
 801600a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801600c:	697b      	ldr	r3, [r7, #20]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d1ea      	bne.n	8015fe8 <create_name+0xd4>
 8016012:	e000      	b.n	8016016 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8016014:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8016016:	697b      	ldr	r3, [r7, #20]
 8016018:	005b      	lsls	r3, r3, #1
 801601a:	68fa      	ldr	r2, [r7, #12]
 801601c:	4413      	add	r3, r2
 801601e:	2200      	movs	r2, #0
 8016020:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8016022:	697b      	ldr	r3, [r7, #20]
 8016024:	2b00      	cmp	r3, #0
 8016026:	d101      	bne.n	801602c <create_name+0x118>
 8016028:	2306      	movs	r3, #6
 801602a:	e127      	b.n	801627c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	3324      	adds	r3, #36	@ 0x24
 8016030:	220b      	movs	r2, #11
 8016032:	2120      	movs	r1, #32
 8016034:	4618      	mov	r0, r3
 8016036:	f7fe fcdb 	bl	80149f0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801603a:	2300      	movs	r3, #0
 801603c:	61bb      	str	r3, [r7, #24]
 801603e:	e002      	b.n	8016046 <create_name+0x132>
 8016040:	69bb      	ldr	r3, [r7, #24]
 8016042:	3301      	adds	r3, #1
 8016044:	61bb      	str	r3, [r7, #24]
 8016046:	69bb      	ldr	r3, [r7, #24]
 8016048:	005b      	lsls	r3, r3, #1
 801604a:	68fa      	ldr	r2, [r7, #12]
 801604c:	4413      	add	r3, r2
 801604e:	881b      	ldrh	r3, [r3, #0]
 8016050:	2b20      	cmp	r3, #32
 8016052:	d0f5      	beq.n	8016040 <create_name+0x12c>
 8016054:	69bb      	ldr	r3, [r7, #24]
 8016056:	005b      	lsls	r3, r3, #1
 8016058:	68fa      	ldr	r2, [r7, #12]
 801605a:	4413      	add	r3, r2
 801605c:	881b      	ldrh	r3, [r3, #0]
 801605e:	2b2e      	cmp	r3, #46	@ 0x2e
 8016060:	d0ee      	beq.n	8016040 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8016062:	69bb      	ldr	r3, [r7, #24]
 8016064:	2b00      	cmp	r3, #0
 8016066:	d009      	beq.n	801607c <create_name+0x168>
 8016068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801606c:	f043 0303 	orr.w	r3, r3, #3
 8016070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8016074:	e002      	b.n	801607c <create_name+0x168>
 8016076:	697b      	ldr	r3, [r7, #20]
 8016078:	3b01      	subs	r3, #1
 801607a:	617b      	str	r3, [r7, #20]
 801607c:	697b      	ldr	r3, [r7, #20]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d009      	beq.n	8016096 <create_name+0x182>
 8016082:	697b      	ldr	r3, [r7, #20]
 8016084:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8016088:	3b01      	subs	r3, #1
 801608a:	005b      	lsls	r3, r3, #1
 801608c:	68fa      	ldr	r2, [r7, #12]
 801608e:	4413      	add	r3, r2
 8016090:	881b      	ldrh	r3, [r3, #0]
 8016092:	2b2e      	cmp	r3, #46	@ 0x2e
 8016094:	d1ef      	bne.n	8016076 <create_name+0x162>

	i = b = 0; ni = 8;
 8016096:	2300      	movs	r3, #0
 8016098:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801609c:	2300      	movs	r3, #0
 801609e:	623b      	str	r3, [r7, #32]
 80160a0:	2308      	movs	r3, #8
 80160a2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80160a4:	69bb      	ldr	r3, [r7, #24]
 80160a6:	1c5a      	adds	r2, r3, #1
 80160a8:	61ba      	str	r2, [r7, #24]
 80160aa:	005b      	lsls	r3, r3, #1
 80160ac:	68fa      	ldr	r2, [r7, #12]
 80160ae:	4413      	add	r3, r2
 80160b0:	881b      	ldrh	r3, [r3, #0]
 80160b2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80160b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	f000 8090 	beq.w	80161dc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80160bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160be:	2b20      	cmp	r3, #32
 80160c0:	d006      	beq.n	80160d0 <create_name+0x1bc>
 80160c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80160c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80160c6:	d10a      	bne.n	80160de <create_name+0x1ca>
 80160c8:	69ba      	ldr	r2, [r7, #24]
 80160ca:	697b      	ldr	r3, [r7, #20]
 80160cc:	429a      	cmp	r2, r3
 80160ce:	d006      	beq.n	80160de <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80160d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160d4:	f043 0303 	orr.w	r3, r3, #3
 80160d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80160dc:	e07d      	b.n	80161da <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80160de:	6a3a      	ldr	r2, [r7, #32]
 80160e0:	69fb      	ldr	r3, [r7, #28]
 80160e2:	429a      	cmp	r2, r3
 80160e4:	d203      	bcs.n	80160ee <create_name+0x1da>
 80160e6:	69ba      	ldr	r2, [r7, #24]
 80160e8:	697b      	ldr	r3, [r7, #20]
 80160ea:	429a      	cmp	r2, r3
 80160ec:	d123      	bne.n	8016136 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80160ee:	69fb      	ldr	r3, [r7, #28]
 80160f0:	2b0b      	cmp	r3, #11
 80160f2:	d106      	bne.n	8016102 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80160f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160f8:	f043 0303 	orr.w	r3, r3, #3
 80160fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016100:	e075      	b.n	80161ee <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8016102:	69ba      	ldr	r2, [r7, #24]
 8016104:	697b      	ldr	r3, [r7, #20]
 8016106:	429a      	cmp	r2, r3
 8016108:	d005      	beq.n	8016116 <create_name+0x202>
 801610a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801610e:	f043 0303 	orr.w	r3, r3, #3
 8016112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8016116:	69ba      	ldr	r2, [r7, #24]
 8016118:	697b      	ldr	r3, [r7, #20]
 801611a:	429a      	cmp	r2, r3
 801611c:	d866      	bhi.n	80161ec <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801611e:	697b      	ldr	r3, [r7, #20]
 8016120:	61bb      	str	r3, [r7, #24]
 8016122:	2308      	movs	r3, #8
 8016124:	623b      	str	r3, [r7, #32]
 8016126:	230b      	movs	r3, #11
 8016128:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801612a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801612e:	009b      	lsls	r3, r3, #2
 8016130:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016134:	e051      	b.n	80161da <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8016136:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016138:	2b7f      	cmp	r3, #127	@ 0x7f
 801613a:	d914      	bls.n	8016166 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801613c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801613e:	2100      	movs	r1, #0
 8016140:	4618      	mov	r0, r3
 8016142:	f001 fab3 	bl	80176ac <ff_convert>
 8016146:	4603      	mov	r3, r0
 8016148:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801614a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801614c:	2b00      	cmp	r3, #0
 801614e:	d004      	beq.n	801615a <create_name+0x246>
 8016150:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016152:	3b80      	subs	r3, #128	@ 0x80
 8016154:	4a23      	ldr	r2, [pc, #140]	@ (80161e4 <create_name+0x2d0>)
 8016156:	5cd3      	ldrb	r3, [r2, r3]
 8016158:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801615a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801615e:	f043 0302 	orr.w	r3, r3, #2
 8016162:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8016166:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016168:	2b00      	cmp	r3, #0
 801616a:	d007      	beq.n	801617c <create_name+0x268>
 801616c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801616e:	4619      	mov	r1, r3
 8016170:	481d      	ldr	r0, [pc, #116]	@ (80161e8 <create_name+0x2d4>)
 8016172:	f7fe fc7f 	bl	8014a74 <chk_chr>
 8016176:	4603      	mov	r3, r0
 8016178:	2b00      	cmp	r3, #0
 801617a:	d008      	beq.n	801618e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801617c:	235f      	movs	r3, #95	@ 0x5f
 801617e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016180:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016184:	f043 0303 	orr.w	r3, r3, #3
 8016188:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801618c:	e01b      	b.n	80161c6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801618e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016190:	2b40      	cmp	r3, #64	@ 0x40
 8016192:	d909      	bls.n	80161a8 <create_name+0x294>
 8016194:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016196:	2b5a      	cmp	r3, #90	@ 0x5a
 8016198:	d806      	bhi.n	80161a8 <create_name+0x294>
					b |= 2;
 801619a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801619e:	f043 0302 	orr.w	r3, r3, #2
 80161a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80161a6:	e00e      	b.n	80161c6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80161a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80161aa:	2b60      	cmp	r3, #96	@ 0x60
 80161ac:	d90b      	bls.n	80161c6 <create_name+0x2b2>
 80161ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80161b0:	2b7a      	cmp	r3, #122	@ 0x7a
 80161b2:	d808      	bhi.n	80161c6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80161b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80161b8:	f043 0301 	orr.w	r3, r3, #1
 80161bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80161c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80161c2:	3b20      	subs	r3, #32
 80161c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80161c6:	6a3b      	ldr	r3, [r7, #32]
 80161c8:	1c5a      	adds	r2, r3, #1
 80161ca:	623a      	str	r2, [r7, #32]
 80161cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80161ce:	b2d1      	uxtb	r1, r2
 80161d0:	687a      	ldr	r2, [r7, #4]
 80161d2:	4413      	add	r3, r2
 80161d4:	460a      	mov	r2, r1
 80161d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80161da:	e763      	b.n	80160a4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80161dc:	bf00      	nop
 80161de:	e006      	b.n	80161ee <create_name+0x2da>
 80161e0:	0801b39c 	.word	0x0801b39c
 80161e4:	0801cf48 	.word	0x0801cf48
 80161e8:	0801b3a8 	.word	0x0801b3a8
			if (si > di) break;			/* No extension */
 80161ec:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80161f4:	2be5      	cmp	r3, #229	@ 0xe5
 80161f6:	d103      	bne.n	8016200 <create_name+0x2ec>
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	2205      	movs	r2, #5
 80161fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8016200:	69fb      	ldr	r3, [r7, #28]
 8016202:	2b08      	cmp	r3, #8
 8016204:	d104      	bne.n	8016210 <create_name+0x2fc>
 8016206:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801620a:	009b      	lsls	r3, r3, #2
 801620c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8016210:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016214:	f003 030c 	and.w	r3, r3, #12
 8016218:	2b0c      	cmp	r3, #12
 801621a:	d005      	beq.n	8016228 <create_name+0x314>
 801621c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016220:	f003 0303 	and.w	r3, r3, #3
 8016224:	2b03      	cmp	r3, #3
 8016226:	d105      	bne.n	8016234 <create_name+0x320>
 8016228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801622c:	f043 0302 	orr.w	r3, r3, #2
 8016230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8016234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016238:	f003 0302 	and.w	r3, r3, #2
 801623c:	2b00      	cmp	r3, #0
 801623e:	d117      	bne.n	8016270 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8016240:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016244:	f003 0303 	and.w	r3, r3, #3
 8016248:	2b01      	cmp	r3, #1
 801624a:	d105      	bne.n	8016258 <create_name+0x344>
 801624c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016250:	f043 0310 	orr.w	r3, r3, #16
 8016254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8016258:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801625c:	f003 030c 	and.w	r3, r3, #12
 8016260:	2b04      	cmp	r3, #4
 8016262:	d105      	bne.n	8016270 <create_name+0x35c>
 8016264:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016268:	f043 0308 	orr.w	r3, r3, #8
 801626c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016276:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801627a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801627c:	4618      	mov	r0, r3
 801627e:	3728      	adds	r7, #40	@ 0x28
 8016280:	46bd      	mov	sp, r7
 8016282:	bd80      	pop	{r7, pc}

08016284 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016284:	b580      	push	{r7, lr}
 8016286:	b086      	sub	sp, #24
 8016288:	af00      	add	r7, sp, #0
 801628a:	6078      	str	r0, [r7, #4]
 801628c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016292:	693b      	ldr	r3, [r7, #16]
 8016294:	681b      	ldr	r3, [r3, #0]
 8016296:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016298:	e002      	b.n	80162a0 <follow_path+0x1c>
 801629a:	683b      	ldr	r3, [r7, #0]
 801629c:	3301      	adds	r3, #1
 801629e:	603b      	str	r3, [r7, #0]
 80162a0:	683b      	ldr	r3, [r7, #0]
 80162a2:	781b      	ldrb	r3, [r3, #0]
 80162a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80162a6:	d0f8      	beq.n	801629a <follow_path+0x16>
 80162a8:	683b      	ldr	r3, [r7, #0]
 80162aa:	781b      	ldrb	r3, [r3, #0]
 80162ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80162ae:	d0f4      	beq.n	801629a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80162b0:	693b      	ldr	r3, [r7, #16]
 80162b2:	2200      	movs	r2, #0
 80162b4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80162b6:	683b      	ldr	r3, [r7, #0]
 80162b8:	781b      	ldrb	r3, [r3, #0]
 80162ba:	2b1f      	cmp	r3, #31
 80162bc:	d80a      	bhi.n	80162d4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	2280      	movs	r2, #128	@ 0x80
 80162c2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80162c6:	2100      	movs	r1, #0
 80162c8:	6878      	ldr	r0, [r7, #4]
 80162ca:	f7ff f91c 	bl	8015506 <dir_sdi>
 80162ce:	4603      	mov	r3, r0
 80162d0:	75fb      	strb	r3, [r7, #23]
 80162d2:	e043      	b.n	801635c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80162d4:	463b      	mov	r3, r7
 80162d6:	4619      	mov	r1, r3
 80162d8:	6878      	ldr	r0, [r7, #4]
 80162da:	f7ff fe1b 	bl	8015f14 <create_name>
 80162de:	4603      	mov	r3, r0
 80162e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80162e2:	7dfb      	ldrb	r3, [r7, #23]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d134      	bne.n	8016352 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80162e8:	6878      	ldr	r0, [r7, #4]
 80162ea:	f7ff fc5a 	bl	8015ba2 <dir_find>
 80162ee:	4603      	mov	r3, r0
 80162f0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80162f8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80162fa:	7dfb      	ldrb	r3, [r7, #23]
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d00a      	beq.n	8016316 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8016300:	7dfb      	ldrb	r3, [r7, #23]
 8016302:	2b04      	cmp	r3, #4
 8016304:	d127      	bne.n	8016356 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8016306:	7afb      	ldrb	r3, [r7, #11]
 8016308:	f003 0304 	and.w	r3, r3, #4
 801630c:	2b00      	cmp	r3, #0
 801630e:	d122      	bne.n	8016356 <follow_path+0xd2>
 8016310:	2305      	movs	r3, #5
 8016312:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8016314:	e01f      	b.n	8016356 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8016316:	7afb      	ldrb	r3, [r7, #11]
 8016318:	f003 0304 	and.w	r3, r3, #4
 801631c:	2b00      	cmp	r3, #0
 801631e:	d11c      	bne.n	801635a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8016320:	693b      	ldr	r3, [r7, #16]
 8016322:	799b      	ldrb	r3, [r3, #6]
 8016324:	f003 0310 	and.w	r3, r3, #16
 8016328:	2b00      	cmp	r3, #0
 801632a:	d102      	bne.n	8016332 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801632c:	2305      	movs	r3, #5
 801632e:	75fb      	strb	r3, [r7, #23]
 8016330:	e014      	b.n	801635c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8016332:	68fb      	ldr	r3, [r7, #12]
 8016334:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	695b      	ldr	r3, [r3, #20]
 801633c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016340:	4413      	add	r3, r2
 8016342:	4619      	mov	r1, r3
 8016344:	68f8      	ldr	r0, [r7, #12]
 8016346:	f7ff fa65 	bl	8015814 <ld_clust>
 801634a:	4602      	mov	r2, r0
 801634c:	693b      	ldr	r3, [r7, #16]
 801634e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016350:	e7c0      	b.n	80162d4 <follow_path+0x50>
			if (res != FR_OK) break;
 8016352:	bf00      	nop
 8016354:	e002      	b.n	801635c <follow_path+0xd8>
				break;
 8016356:	bf00      	nop
 8016358:	e000      	b.n	801635c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801635a:	bf00      	nop
			}
		}
	}

	return res;
 801635c:	7dfb      	ldrb	r3, [r7, #23]
}
 801635e:	4618      	mov	r0, r3
 8016360:	3718      	adds	r7, #24
 8016362:	46bd      	mov	sp, r7
 8016364:	bd80      	pop	{r7, pc}

08016366 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8016366:	b480      	push	{r7}
 8016368:	b087      	sub	sp, #28
 801636a:	af00      	add	r7, sp, #0
 801636c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801636e:	f04f 33ff 	mov.w	r3, #4294967295
 8016372:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	2b00      	cmp	r3, #0
 801637a:	d031      	beq.n	80163e0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	681b      	ldr	r3, [r3, #0]
 8016380:	617b      	str	r3, [r7, #20]
 8016382:	e002      	b.n	801638a <get_ldnumber+0x24>
 8016384:	697b      	ldr	r3, [r7, #20]
 8016386:	3301      	adds	r3, #1
 8016388:	617b      	str	r3, [r7, #20]
 801638a:	697b      	ldr	r3, [r7, #20]
 801638c:	781b      	ldrb	r3, [r3, #0]
 801638e:	2b1f      	cmp	r3, #31
 8016390:	d903      	bls.n	801639a <get_ldnumber+0x34>
 8016392:	697b      	ldr	r3, [r7, #20]
 8016394:	781b      	ldrb	r3, [r3, #0]
 8016396:	2b3a      	cmp	r3, #58	@ 0x3a
 8016398:	d1f4      	bne.n	8016384 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801639a:	697b      	ldr	r3, [r7, #20]
 801639c:	781b      	ldrb	r3, [r3, #0]
 801639e:	2b3a      	cmp	r3, #58	@ 0x3a
 80163a0:	d11c      	bne.n	80163dc <get_ldnumber+0x76>
			tp = *path;
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	681b      	ldr	r3, [r3, #0]
 80163a6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80163a8:	68fb      	ldr	r3, [r7, #12]
 80163aa:	1c5a      	adds	r2, r3, #1
 80163ac:	60fa      	str	r2, [r7, #12]
 80163ae:	781b      	ldrb	r3, [r3, #0]
 80163b0:	3b30      	subs	r3, #48	@ 0x30
 80163b2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80163b4:	68bb      	ldr	r3, [r7, #8]
 80163b6:	2b09      	cmp	r3, #9
 80163b8:	d80e      	bhi.n	80163d8 <get_ldnumber+0x72>
 80163ba:	68fa      	ldr	r2, [r7, #12]
 80163bc:	697b      	ldr	r3, [r7, #20]
 80163be:	429a      	cmp	r2, r3
 80163c0:	d10a      	bne.n	80163d8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80163c2:	68bb      	ldr	r3, [r7, #8]
 80163c4:	2b00      	cmp	r3, #0
 80163c6:	d107      	bne.n	80163d8 <get_ldnumber+0x72>
					vol = (int)i;
 80163c8:	68bb      	ldr	r3, [r7, #8]
 80163ca:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80163cc:	697b      	ldr	r3, [r7, #20]
 80163ce:	3301      	adds	r3, #1
 80163d0:	617b      	str	r3, [r7, #20]
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	697a      	ldr	r2, [r7, #20]
 80163d6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80163d8:	693b      	ldr	r3, [r7, #16]
 80163da:	e002      	b.n	80163e2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80163dc:	2300      	movs	r3, #0
 80163de:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80163e0:	693b      	ldr	r3, [r7, #16]
}
 80163e2:	4618      	mov	r0, r3
 80163e4:	371c      	adds	r7, #28
 80163e6:	46bd      	mov	sp, r7
 80163e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ec:	4770      	bx	lr
	...

080163f0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80163f0:	b580      	push	{r7, lr}
 80163f2:	b082      	sub	sp, #8
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	6078      	str	r0, [r7, #4]
 80163f8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	2200      	movs	r2, #0
 80163fe:	70da      	strb	r2, [r3, #3]
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	f04f 32ff 	mov.w	r2, #4294967295
 8016406:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8016408:	6839      	ldr	r1, [r7, #0]
 801640a:	6878      	ldr	r0, [r7, #4]
 801640c:	f7fe fcfe 	bl	8014e0c <move_window>
 8016410:	4603      	mov	r3, r0
 8016412:	2b00      	cmp	r3, #0
 8016414:	d001      	beq.n	801641a <check_fs+0x2a>
 8016416:	2304      	movs	r3, #4
 8016418:	e038      	b.n	801648c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	3334      	adds	r3, #52	@ 0x34
 801641e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016422:	4618      	mov	r0, r3
 8016424:	f7fe fa40 	bl	80148a8 <ld_word>
 8016428:	4603      	mov	r3, r0
 801642a:	461a      	mov	r2, r3
 801642c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016430:	429a      	cmp	r2, r3
 8016432:	d001      	beq.n	8016438 <check_fs+0x48>
 8016434:	2303      	movs	r3, #3
 8016436:	e029      	b.n	801648c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801643e:	2be9      	cmp	r3, #233	@ 0xe9
 8016440:	d009      	beq.n	8016456 <check_fs+0x66>
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8016448:	2beb      	cmp	r3, #235	@ 0xeb
 801644a:	d11e      	bne.n	801648a <check_fs+0x9a>
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8016452:	2b90      	cmp	r3, #144	@ 0x90
 8016454:	d119      	bne.n	801648a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	3334      	adds	r3, #52	@ 0x34
 801645a:	3336      	adds	r3, #54	@ 0x36
 801645c:	4618      	mov	r0, r3
 801645e:	f7fe fa3c 	bl	80148da <ld_dword>
 8016462:	4603      	mov	r3, r0
 8016464:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8016468:	4a0a      	ldr	r2, [pc, #40]	@ (8016494 <check_fs+0xa4>)
 801646a:	4293      	cmp	r3, r2
 801646c:	d101      	bne.n	8016472 <check_fs+0x82>
 801646e:	2300      	movs	r3, #0
 8016470:	e00c      	b.n	801648c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	3334      	adds	r3, #52	@ 0x34
 8016476:	3352      	adds	r3, #82	@ 0x52
 8016478:	4618      	mov	r0, r3
 801647a:	f7fe fa2e 	bl	80148da <ld_dword>
 801647e:	4603      	mov	r3, r0
 8016480:	4a05      	ldr	r2, [pc, #20]	@ (8016498 <check_fs+0xa8>)
 8016482:	4293      	cmp	r3, r2
 8016484:	d101      	bne.n	801648a <check_fs+0x9a>
 8016486:	2300      	movs	r3, #0
 8016488:	e000      	b.n	801648c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801648a:	2302      	movs	r3, #2
}
 801648c:	4618      	mov	r0, r3
 801648e:	3708      	adds	r7, #8
 8016490:	46bd      	mov	sp, r7
 8016492:	bd80      	pop	{r7, pc}
 8016494:	00544146 	.word	0x00544146
 8016498:	33544146 	.word	0x33544146

0801649c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b096      	sub	sp, #88	@ 0x58
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	60f8      	str	r0, [r7, #12]
 80164a4:	60b9      	str	r1, [r7, #8]
 80164a6:	4613      	mov	r3, r2
 80164a8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80164aa:	68bb      	ldr	r3, [r7, #8]
 80164ac:	2200      	movs	r2, #0
 80164ae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80164b0:	68f8      	ldr	r0, [r7, #12]
 80164b2:	f7ff ff58 	bl	8016366 <get_ldnumber>
 80164b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80164b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	da01      	bge.n	80164c2 <find_volume+0x26>
 80164be:	230b      	movs	r3, #11
 80164c0:	e230      	b.n	8016924 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80164c2:	4aa1      	ldr	r2, [pc, #644]	@ (8016748 <find_volume+0x2ac>)
 80164c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80164c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80164ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80164cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d101      	bne.n	80164d6 <find_volume+0x3a>
 80164d2:	230c      	movs	r3, #12
 80164d4:	e226      	b.n	8016924 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80164d6:	68bb      	ldr	r3, [r7, #8]
 80164d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80164da:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80164dc:	79fb      	ldrb	r3, [r7, #7]
 80164de:	f023 0301 	bic.w	r3, r3, #1
 80164e2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80164e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164e6:	781b      	ldrb	r3, [r3, #0]
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d01a      	beq.n	8016522 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80164ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164ee:	785b      	ldrb	r3, [r3, #1]
 80164f0:	4618      	mov	r0, r3
 80164f2:	f7fe f93b 	bl	801476c <disk_status>
 80164f6:	4603      	mov	r3, r0
 80164f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80164fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016500:	f003 0301 	and.w	r3, r3, #1
 8016504:	2b00      	cmp	r3, #0
 8016506:	d10c      	bne.n	8016522 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8016508:	79fb      	ldrb	r3, [r7, #7]
 801650a:	2b00      	cmp	r3, #0
 801650c:	d007      	beq.n	801651e <find_volume+0x82>
 801650e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016512:	f003 0304 	and.w	r3, r3, #4
 8016516:	2b00      	cmp	r3, #0
 8016518:	d001      	beq.n	801651e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801651a:	230a      	movs	r3, #10
 801651c:	e202      	b.n	8016924 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 801651e:	2300      	movs	r3, #0
 8016520:	e200      	b.n	8016924 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8016522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016524:	2200      	movs	r2, #0
 8016526:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8016528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801652a:	b2da      	uxtb	r2, r3
 801652c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801652e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8016530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016532:	785b      	ldrb	r3, [r3, #1]
 8016534:	4618      	mov	r0, r3
 8016536:	f7fe f933 	bl	80147a0 <disk_initialize>
 801653a:	4603      	mov	r3, r0
 801653c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8016540:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8016544:	f003 0301 	and.w	r3, r3, #1
 8016548:	2b00      	cmp	r3, #0
 801654a:	d001      	beq.n	8016550 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801654c:	2303      	movs	r3, #3
 801654e:	e1e9      	b.n	8016924 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016550:	79fb      	ldrb	r3, [r7, #7]
 8016552:	2b00      	cmp	r3, #0
 8016554:	d007      	beq.n	8016566 <find_volume+0xca>
 8016556:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801655a:	f003 0304 	and.w	r3, r3, #4
 801655e:	2b00      	cmp	r3, #0
 8016560:	d001      	beq.n	8016566 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016562:	230a      	movs	r3, #10
 8016564:	e1de      	b.n	8016924 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016566:	2300      	movs	r3, #0
 8016568:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801656a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801656c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801656e:	f7ff ff3f 	bl	80163f0 <check_fs>
 8016572:	4603      	mov	r3, r0
 8016574:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016578:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801657c:	2b02      	cmp	r3, #2
 801657e:	d149      	bne.n	8016614 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016580:	2300      	movs	r3, #0
 8016582:	643b      	str	r3, [r7, #64]	@ 0x40
 8016584:	e01e      	b.n	80165c4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8016586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016588:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801658c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801658e:	011b      	lsls	r3, r3, #4
 8016590:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016594:	4413      	add	r3, r2
 8016596:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801659a:	3304      	adds	r3, #4
 801659c:	781b      	ldrb	r3, [r3, #0]
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d006      	beq.n	80165b0 <find_volume+0x114>
 80165a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165a4:	3308      	adds	r3, #8
 80165a6:	4618      	mov	r0, r3
 80165a8:	f7fe f997 	bl	80148da <ld_dword>
 80165ac:	4602      	mov	r2, r0
 80165ae:	e000      	b.n	80165b2 <find_volume+0x116>
 80165b0:	2200      	movs	r2, #0
 80165b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165b4:	009b      	lsls	r3, r3, #2
 80165b6:	3358      	adds	r3, #88	@ 0x58
 80165b8:	443b      	add	r3, r7
 80165ba:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80165be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165c0:	3301      	adds	r3, #1
 80165c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80165c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165c6:	2b03      	cmp	r3, #3
 80165c8:	d9dd      	bls.n	8016586 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80165ca:	2300      	movs	r3, #0
 80165cc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80165ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d002      	beq.n	80165da <find_volume+0x13e>
 80165d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165d6:	3b01      	subs	r3, #1
 80165d8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80165da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80165dc:	009b      	lsls	r3, r3, #2
 80165de:	3358      	adds	r3, #88	@ 0x58
 80165e0:	443b      	add	r3, r7
 80165e2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80165e6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80165e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d005      	beq.n	80165fa <find_volume+0x15e>
 80165ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80165f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80165f2:	f7ff fefd 	bl	80163f0 <check_fs>
 80165f6:	4603      	mov	r3, r0
 80165f8:	e000      	b.n	80165fc <find_volume+0x160>
 80165fa:	2303      	movs	r3, #3
 80165fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8016600:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016604:	2b01      	cmp	r3, #1
 8016606:	d905      	bls.n	8016614 <find_volume+0x178>
 8016608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801660a:	3301      	adds	r3, #1
 801660c:	643b      	str	r3, [r7, #64]	@ 0x40
 801660e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016610:	2b03      	cmp	r3, #3
 8016612:	d9e2      	bls.n	80165da <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8016614:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016618:	2b04      	cmp	r3, #4
 801661a:	d101      	bne.n	8016620 <find_volume+0x184>
 801661c:	2301      	movs	r3, #1
 801661e:	e181      	b.n	8016924 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8016620:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016624:	2b01      	cmp	r3, #1
 8016626:	d901      	bls.n	801662c <find_volume+0x190>
 8016628:	230d      	movs	r3, #13
 801662a:	e17b      	b.n	8016924 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801662c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801662e:	3334      	adds	r3, #52	@ 0x34
 8016630:	330b      	adds	r3, #11
 8016632:	4618      	mov	r0, r3
 8016634:	f7fe f938 	bl	80148a8 <ld_word>
 8016638:	4603      	mov	r3, r0
 801663a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801663e:	d001      	beq.n	8016644 <find_volume+0x1a8>
 8016640:	230d      	movs	r3, #13
 8016642:	e16f      	b.n	8016924 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8016644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016646:	3334      	adds	r3, #52	@ 0x34
 8016648:	3316      	adds	r3, #22
 801664a:	4618      	mov	r0, r3
 801664c:	f7fe f92c 	bl	80148a8 <ld_word>
 8016650:	4603      	mov	r3, r0
 8016652:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016654:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016656:	2b00      	cmp	r3, #0
 8016658:	d106      	bne.n	8016668 <find_volume+0x1cc>
 801665a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801665c:	3334      	adds	r3, #52	@ 0x34
 801665e:	3324      	adds	r3, #36	@ 0x24
 8016660:	4618      	mov	r0, r3
 8016662:	f7fe f93a 	bl	80148da <ld_dword>
 8016666:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8016668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801666a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801666c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801666e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016670:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8016674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016676:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8016678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801667a:	789b      	ldrb	r3, [r3, #2]
 801667c:	2b01      	cmp	r3, #1
 801667e:	d005      	beq.n	801668c <find_volume+0x1f0>
 8016680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016682:	789b      	ldrb	r3, [r3, #2]
 8016684:	2b02      	cmp	r3, #2
 8016686:	d001      	beq.n	801668c <find_volume+0x1f0>
 8016688:	230d      	movs	r3, #13
 801668a:	e14b      	b.n	8016924 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801668c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801668e:	789b      	ldrb	r3, [r3, #2]
 8016690:	461a      	mov	r2, r3
 8016692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016694:	fb02 f303 	mul.w	r3, r2, r3
 8016698:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801669a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801669c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80166a0:	461a      	mov	r2, r3
 80166a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80166a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a8:	895b      	ldrh	r3, [r3, #10]
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d008      	beq.n	80166c0 <find_volume+0x224>
 80166ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b0:	895b      	ldrh	r3, [r3, #10]
 80166b2:	461a      	mov	r2, r3
 80166b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b6:	895b      	ldrh	r3, [r3, #10]
 80166b8:	3b01      	subs	r3, #1
 80166ba:	4013      	ands	r3, r2
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d001      	beq.n	80166c4 <find_volume+0x228>
 80166c0:	230d      	movs	r3, #13
 80166c2:	e12f      	b.n	8016924 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80166c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166c6:	3334      	adds	r3, #52	@ 0x34
 80166c8:	3311      	adds	r3, #17
 80166ca:	4618      	mov	r0, r3
 80166cc:	f7fe f8ec 	bl	80148a8 <ld_word>
 80166d0:	4603      	mov	r3, r0
 80166d2:	461a      	mov	r2, r3
 80166d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166d6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80166d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166da:	891b      	ldrh	r3, [r3, #8]
 80166dc:	f003 030f 	and.w	r3, r3, #15
 80166e0:	b29b      	uxth	r3, r3
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d001      	beq.n	80166ea <find_volume+0x24e>
 80166e6:	230d      	movs	r3, #13
 80166e8:	e11c      	b.n	8016924 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80166ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ec:	3334      	adds	r3, #52	@ 0x34
 80166ee:	3313      	adds	r3, #19
 80166f0:	4618      	mov	r0, r3
 80166f2:	f7fe f8d9 	bl	80148a8 <ld_word>
 80166f6:	4603      	mov	r3, r0
 80166f8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80166fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d106      	bne.n	801670e <find_volume+0x272>
 8016700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016702:	3334      	adds	r3, #52	@ 0x34
 8016704:	3320      	adds	r3, #32
 8016706:	4618      	mov	r0, r3
 8016708:	f7fe f8e7 	bl	80148da <ld_dword>
 801670c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801670e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016710:	3334      	adds	r3, #52	@ 0x34
 8016712:	330e      	adds	r3, #14
 8016714:	4618      	mov	r0, r3
 8016716:	f7fe f8c7 	bl	80148a8 <ld_word>
 801671a:	4603      	mov	r3, r0
 801671c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801671e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8016720:	2b00      	cmp	r3, #0
 8016722:	d101      	bne.n	8016728 <find_volume+0x28c>
 8016724:	230d      	movs	r3, #13
 8016726:	e0fd      	b.n	8016924 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8016728:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801672a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801672c:	4413      	add	r3, r2
 801672e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016730:	8912      	ldrh	r2, [r2, #8]
 8016732:	0912      	lsrs	r2, r2, #4
 8016734:	b292      	uxth	r2, r2
 8016736:	4413      	add	r3, r2
 8016738:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801673a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801673e:	429a      	cmp	r2, r3
 8016740:	d204      	bcs.n	801674c <find_volume+0x2b0>
 8016742:	230d      	movs	r3, #13
 8016744:	e0ee      	b.n	8016924 <find_volume+0x488>
 8016746:	bf00      	nop
 8016748:	20002994 	.word	0x20002994
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801674c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801674e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016750:	1ad3      	subs	r3, r2, r3
 8016752:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016754:	8952      	ldrh	r2, [r2, #10]
 8016756:	fbb3 f3f2 	udiv	r3, r3, r2
 801675a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801675c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801675e:	2b00      	cmp	r3, #0
 8016760:	d101      	bne.n	8016766 <find_volume+0x2ca>
 8016762:	230d      	movs	r3, #13
 8016764:	e0de      	b.n	8016924 <find_volume+0x488>
		fmt = FS_FAT32;
 8016766:	2303      	movs	r3, #3
 8016768:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801676e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016772:	4293      	cmp	r3, r2
 8016774:	d802      	bhi.n	801677c <find_volume+0x2e0>
 8016776:	2302      	movs	r3, #2
 8016778:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801677c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801677e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016782:	4293      	cmp	r3, r2
 8016784:	d802      	bhi.n	801678c <find_volume+0x2f0>
 8016786:	2301      	movs	r3, #1
 8016788:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801678c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801678e:	1c9a      	adds	r2, r3, #2
 8016790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016792:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8016794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016796:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016798:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801679a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801679c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801679e:	441a      	add	r2, r3
 80167a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167a2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80167a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80167a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167a8:	441a      	add	r2, r3
 80167aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167ac:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 80167ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80167b2:	2b03      	cmp	r3, #3
 80167b4:	d11e      	bne.n	80167f4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80167b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167b8:	3334      	adds	r3, #52	@ 0x34
 80167ba:	332a      	adds	r3, #42	@ 0x2a
 80167bc:	4618      	mov	r0, r3
 80167be:	f7fe f873 	bl	80148a8 <ld_word>
 80167c2:	4603      	mov	r3, r0
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d001      	beq.n	80167cc <find_volume+0x330>
 80167c8:	230d      	movs	r3, #13
 80167ca:	e0ab      	b.n	8016924 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80167cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167ce:	891b      	ldrh	r3, [r3, #8]
 80167d0:	2b00      	cmp	r3, #0
 80167d2:	d001      	beq.n	80167d8 <find_volume+0x33c>
 80167d4:	230d      	movs	r3, #13
 80167d6:	e0a5      	b.n	8016924 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80167d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167da:	3334      	adds	r3, #52	@ 0x34
 80167dc:	332c      	adds	r3, #44	@ 0x2c
 80167de:	4618      	mov	r0, r3
 80167e0:	f7fe f87b 	bl	80148da <ld_dword>
 80167e4:	4602      	mov	r2, r0
 80167e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167e8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80167ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167ec:	699b      	ldr	r3, [r3, #24]
 80167ee:	009b      	lsls	r3, r3, #2
 80167f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80167f2:	e01f      	b.n	8016834 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80167f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167f6:	891b      	ldrh	r3, [r3, #8]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d101      	bne.n	8016800 <find_volume+0x364>
 80167fc:	230d      	movs	r3, #13
 80167fe:	e091      	b.n	8016924 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8016800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016802:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016806:	441a      	add	r2, r3
 8016808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801680a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801680c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016810:	2b02      	cmp	r3, #2
 8016812:	d103      	bne.n	801681c <find_volume+0x380>
 8016814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016816:	699b      	ldr	r3, [r3, #24]
 8016818:	005b      	lsls	r3, r3, #1
 801681a:	e00a      	b.n	8016832 <find_volume+0x396>
 801681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801681e:	699a      	ldr	r2, [r3, #24]
 8016820:	4613      	mov	r3, r2
 8016822:	005b      	lsls	r3, r3, #1
 8016824:	4413      	add	r3, r2
 8016826:	085a      	lsrs	r2, r3, #1
 8016828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801682a:	699b      	ldr	r3, [r3, #24]
 801682c:	f003 0301 	and.w	r3, r3, #1
 8016830:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8016832:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016836:	69da      	ldr	r2, [r3, #28]
 8016838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801683a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 801683e:	0a5b      	lsrs	r3, r3, #9
 8016840:	429a      	cmp	r2, r3
 8016842:	d201      	bcs.n	8016848 <find_volume+0x3ac>
 8016844:	230d      	movs	r3, #13
 8016846:	e06d      	b.n	8016924 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801684a:	f04f 32ff 	mov.w	r2, #4294967295
 801684e:	615a      	str	r2, [r3, #20]
 8016850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016852:	695a      	ldr	r2, [r3, #20]
 8016854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016856:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801685a:	2280      	movs	r2, #128	@ 0x80
 801685c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801685e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016862:	2b03      	cmp	r3, #3
 8016864:	d149      	bne.n	80168fa <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016868:	3334      	adds	r3, #52	@ 0x34
 801686a:	3330      	adds	r3, #48	@ 0x30
 801686c:	4618      	mov	r0, r3
 801686e:	f7fe f81b 	bl	80148a8 <ld_word>
 8016872:	4603      	mov	r3, r0
 8016874:	2b01      	cmp	r3, #1
 8016876:	d140      	bne.n	80168fa <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016878:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801687a:	3301      	adds	r3, #1
 801687c:	4619      	mov	r1, r3
 801687e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016880:	f7fe fac4 	bl	8014e0c <move_window>
 8016884:	4603      	mov	r3, r0
 8016886:	2b00      	cmp	r3, #0
 8016888:	d137      	bne.n	80168fa <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 801688a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801688c:	2200      	movs	r2, #0
 801688e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016892:	3334      	adds	r3, #52	@ 0x34
 8016894:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016898:	4618      	mov	r0, r3
 801689a:	f7fe f805 	bl	80148a8 <ld_word>
 801689e:	4603      	mov	r3, r0
 80168a0:	461a      	mov	r2, r3
 80168a2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80168a6:	429a      	cmp	r2, r3
 80168a8:	d127      	bne.n	80168fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80168aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168ac:	3334      	adds	r3, #52	@ 0x34
 80168ae:	4618      	mov	r0, r3
 80168b0:	f7fe f813 	bl	80148da <ld_dword>
 80168b4:	4603      	mov	r3, r0
 80168b6:	4a1d      	ldr	r2, [pc, #116]	@ (801692c <find_volume+0x490>)
 80168b8:	4293      	cmp	r3, r2
 80168ba:	d11e      	bne.n	80168fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80168bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168be:	3334      	adds	r3, #52	@ 0x34
 80168c0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80168c4:	4618      	mov	r0, r3
 80168c6:	f7fe f808 	bl	80148da <ld_dword>
 80168ca:	4603      	mov	r3, r0
 80168cc:	4a18      	ldr	r2, [pc, #96]	@ (8016930 <find_volume+0x494>)
 80168ce:	4293      	cmp	r3, r2
 80168d0:	d113      	bne.n	80168fa <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80168d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168d4:	3334      	adds	r3, #52	@ 0x34
 80168d6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80168da:	4618      	mov	r0, r3
 80168dc:	f7fd fffd 	bl	80148da <ld_dword>
 80168e0:	4602      	mov	r2, r0
 80168e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168e4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80168e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168e8:	3334      	adds	r3, #52	@ 0x34
 80168ea:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80168ee:	4618      	mov	r0, r3
 80168f0:	f7fd fff3 	bl	80148da <ld_dword>
 80168f4:	4602      	mov	r2, r0
 80168f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168f8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80168fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80168fc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8016900:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8016902:	4b0c      	ldr	r3, [pc, #48]	@ (8016934 <find_volume+0x498>)
 8016904:	881b      	ldrh	r3, [r3, #0]
 8016906:	3301      	adds	r3, #1
 8016908:	b29a      	uxth	r2, r3
 801690a:	4b0a      	ldr	r3, [pc, #40]	@ (8016934 <find_volume+0x498>)
 801690c:	801a      	strh	r2, [r3, #0]
 801690e:	4b09      	ldr	r3, [pc, #36]	@ (8016934 <find_volume+0x498>)
 8016910:	881a      	ldrh	r2, [r3, #0]
 8016912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016914:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8016916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016918:	4a07      	ldr	r2, [pc, #28]	@ (8016938 <find_volume+0x49c>)
 801691a:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801691c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801691e:	f7fe fa0d 	bl	8014d3c <clear_lock>
#endif
	return FR_OK;
 8016922:	2300      	movs	r3, #0
}
 8016924:	4618      	mov	r0, r3
 8016926:	3758      	adds	r7, #88	@ 0x58
 8016928:	46bd      	mov	sp, r7
 801692a:	bd80      	pop	{r7, pc}
 801692c:	41615252 	.word	0x41615252
 8016930:	61417272 	.word	0x61417272
 8016934:	20002998 	.word	0x20002998
 8016938:	200029bc 	.word	0x200029bc

0801693c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801693c:	b580      	push	{r7, lr}
 801693e:	b084      	sub	sp, #16
 8016940:	af00      	add	r7, sp, #0
 8016942:	6078      	str	r0, [r7, #4]
 8016944:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016946:	2309      	movs	r3, #9
 8016948:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	2b00      	cmp	r3, #0
 801694e:	d01c      	beq.n	801698a <validate+0x4e>
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	681b      	ldr	r3, [r3, #0]
 8016954:	2b00      	cmp	r3, #0
 8016956:	d018      	beq.n	801698a <validate+0x4e>
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	681b      	ldr	r3, [r3, #0]
 801695c:	781b      	ldrb	r3, [r3, #0]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d013      	beq.n	801698a <validate+0x4e>
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	889a      	ldrh	r2, [r3, #4]
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	88db      	ldrh	r3, [r3, #6]
 801696c:	429a      	cmp	r2, r3
 801696e:	d10c      	bne.n	801698a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	681b      	ldr	r3, [r3, #0]
 8016974:	785b      	ldrb	r3, [r3, #1]
 8016976:	4618      	mov	r0, r3
 8016978:	f7fd fef8 	bl	801476c <disk_status>
 801697c:	4603      	mov	r3, r0
 801697e:	f003 0301 	and.w	r3, r3, #1
 8016982:	2b00      	cmp	r3, #0
 8016984:	d101      	bne.n	801698a <validate+0x4e>
			res = FR_OK;
 8016986:	2300      	movs	r3, #0
 8016988:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801698a:	7bfb      	ldrb	r3, [r7, #15]
 801698c:	2b00      	cmp	r3, #0
 801698e:	d102      	bne.n	8016996 <validate+0x5a>
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	681b      	ldr	r3, [r3, #0]
 8016994:	e000      	b.n	8016998 <validate+0x5c>
 8016996:	2300      	movs	r3, #0
 8016998:	683a      	ldr	r2, [r7, #0]
 801699a:	6013      	str	r3, [r2, #0]
	return res;
 801699c:	7bfb      	ldrb	r3, [r7, #15]
}
 801699e:	4618      	mov	r0, r3
 80169a0:	3710      	adds	r7, #16
 80169a2:	46bd      	mov	sp, r7
 80169a4:	bd80      	pop	{r7, pc}
	...

080169a8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80169a8:	b580      	push	{r7, lr}
 80169aa:	b088      	sub	sp, #32
 80169ac:	af00      	add	r7, sp, #0
 80169ae:	60f8      	str	r0, [r7, #12]
 80169b0:	60b9      	str	r1, [r7, #8]
 80169b2:	4613      	mov	r3, r2
 80169b4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80169b6:	68bb      	ldr	r3, [r7, #8]
 80169b8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80169ba:	f107 0310 	add.w	r3, r7, #16
 80169be:	4618      	mov	r0, r3
 80169c0:	f7ff fcd1 	bl	8016366 <get_ldnumber>
 80169c4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80169c6:	69fb      	ldr	r3, [r7, #28]
 80169c8:	2b00      	cmp	r3, #0
 80169ca:	da01      	bge.n	80169d0 <f_mount+0x28>
 80169cc:	230b      	movs	r3, #11
 80169ce:	e02b      	b.n	8016a28 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80169d0:	4a17      	ldr	r2, [pc, #92]	@ (8016a30 <f_mount+0x88>)
 80169d2:	69fb      	ldr	r3, [r7, #28]
 80169d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80169d8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80169da:	69bb      	ldr	r3, [r7, #24]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	d005      	beq.n	80169ec <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80169e0:	69b8      	ldr	r0, [r7, #24]
 80169e2:	f7fe f9ab 	bl	8014d3c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80169e6:	69bb      	ldr	r3, [r7, #24]
 80169e8:	2200      	movs	r2, #0
 80169ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d002      	beq.n	80169f8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	2200      	movs	r2, #0
 80169f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80169f8:	68fa      	ldr	r2, [r7, #12]
 80169fa:	490d      	ldr	r1, [pc, #52]	@ (8016a30 <f_mount+0x88>)
 80169fc:	69fb      	ldr	r3, [r7, #28]
 80169fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8016a02:	68fb      	ldr	r3, [r7, #12]
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d002      	beq.n	8016a0e <f_mount+0x66>
 8016a08:	79fb      	ldrb	r3, [r7, #7]
 8016a0a:	2b01      	cmp	r3, #1
 8016a0c:	d001      	beq.n	8016a12 <f_mount+0x6a>
 8016a0e:	2300      	movs	r3, #0
 8016a10:	e00a      	b.n	8016a28 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8016a12:	f107 010c 	add.w	r1, r7, #12
 8016a16:	f107 0308 	add.w	r3, r7, #8
 8016a1a:	2200      	movs	r2, #0
 8016a1c:	4618      	mov	r0, r3
 8016a1e:	f7ff fd3d 	bl	801649c <find_volume>
 8016a22:	4603      	mov	r3, r0
 8016a24:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8016a28:	4618      	mov	r0, r3
 8016a2a:	3720      	adds	r7, #32
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	bd80      	pop	{r7, pc}
 8016a30:	20002994 	.word	0x20002994

08016a34 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016a34:	b580      	push	{r7, lr}
 8016a36:	b09a      	sub	sp, #104	@ 0x68
 8016a38:	af00      	add	r7, sp, #0
 8016a3a:	60f8      	str	r0, [r7, #12]
 8016a3c:	60b9      	str	r1, [r7, #8]
 8016a3e:	4613      	mov	r3, r2
 8016a40:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d101      	bne.n	8016a4c <f_open+0x18>
 8016a48:	2309      	movs	r3, #9
 8016a4a:	e1a9      	b.n	8016da0 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8016a4c:	79fb      	ldrb	r3, [r7, #7]
 8016a4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016a52:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016a54:	79fa      	ldrb	r2, [r7, #7]
 8016a56:	f107 0114 	add.w	r1, r7, #20
 8016a5a:	f107 0308 	add.w	r3, r7, #8
 8016a5e:	4618      	mov	r0, r3
 8016a60:	f7ff fd1c 	bl	801649c <find_volume>
 8016a64:	4603      	mov	r3, r0
 8016a66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8016a6a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	f040 818d 	bne.w	8016d8e <f_open+0x35a>
		dj.obj.fs = fs;
 8016a74:	697b      	ldr	r3, [r7, #20]
 8016a76:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016a78:	68ba      	ldr	r2, [r7, #8]
 8016a7a:	f107 0318 	add.w	r3, r7, #24
 8016a7e:	4611      	mov	r1, r2
 8016a80:	4618      	mov	r0, r3
 8016a82:	f7ff fbff 	bl	8016284 <follow_path>
 8016a86:	4603      	mov	r3, r0
 8016a88:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8016a8c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016a90:	2b00      	cmp	r3, #0
 8016a92:	d118      	bne.n	8016ac6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016a94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016a98:	b25b      	sxtb	r3, r3
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	da03      	bge.n	8016aa6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8016a9e:	2306      	movs	r3, #6
 8016aa0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016aa4:	e00f      	b.n	8016ac6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016aa6:	79fb      	ldrb	r3, [r7, #7]
 8016aa8:	2b01      	cmp	r3, #1
 8016aaa:	bf8c      	ite	hi
 8016aac:	2301      	movhi	r3, #1
 8016aae:	2300      	movls	r3, #0
 8016ab0:	b2db      	uxtb	r3, r3
 8016ab2:	461a      	mov	r2, r3
 8016ab4:	f107 0318 	add.w	r3, r7, #24
 8016ab8:	4611      	mov	r1, r2
 8016aba:	4618      	mov	r0, r3
 8016abc:	f7fd fff6 	bl	8014aac <chk_lock>
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016ac6:	79fb      	ldrb	r3, [r7, #7]
 8016ac8:	f003 031c 	and.w	r3, r3, #28
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d07f      	beq.n	8016bd0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016ad0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d017      	beq.n	8016b08 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016ad8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016adc:	2b04      	cmp	r3, #4
 8016ade:	d10e      	bne.n	8016afe <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016ae0:	f7fe f840 	bl	8014b64 <enq_lock>
 8016ae4:	4603      	mov	r3, r0
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d006      	beq.n	8016af8 <f_open+0xc4>
 8016aea:	f107 0318 	add.w	r3, r7, #24
 8016aee:	4618      	mov	r0, r3
 8016af0:	f7ff f918 	bl	8015d24 <dir_register>
 8016af4:	4603      	mov	r3, r0
 8016af6:	e000      	b.n	8016afa <f_open+0xc6>
 8016af8:	2312      	movs	r3, #18
 8016afa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8016afe:	79fb      	ldrb	r3, [r7, #7]
 8016b00:	f043 0308 	orr.w	r3, r3, #8
 8016b04:	71fb      	strb	r3, [r7, #7]
 8016b06:	e010      	b.n	8016b2a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016b08:	7fbb      	ldrb	r3, [r7, #30]
 8016b0a:	f003 0311 	and.w	r3, r3, #17
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d003      	beq.n	8016b1a <f_open+0xe6>
					res = FR_DENIED;
 8016b12:	2307      	movs	r3, #7
 8016b14:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016b18:	e007      	b.n	8016b2a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016b1a:	79fb      	ldrb	r3, [r7, #7]
 8016b1c:	f003 0304 	and.w	r3, r3, #4
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d002      	beq.n	8016b2a <f_open+0xf6>
 8016b24:	2308      	movs	r3, #8
 8016b26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016b2a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d168      	bne.n	8016c04 <f_open+0x1d0>
 8016b32:	79fb      	ldrb	r3, [r7, #7]
 8016b34:	f003 0308 	and.w	r3, r3, #8
 8016b38:	2b00      	cmp	r3, #0
 8016b3a:	d063      	beq.n	8016c04 <f_open+0x1d0>
				dw = GET_FATTIME();
 8016b3c:	f7fc f974 	bl	8012e28 <get_fattime>
 8016b40:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b44:	330e      	adds	r3, #14
 8016b46:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016b48:	4618      	mov	r0, r3
 8016b4a:	f7fd ff04 	bl	8014956 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8016b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b50:	3316      	adds	r3, #22
 8016b52:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016b54:	4618      	mov	r0, r3
 8016b56:	f7fd fefe 	bl	8014956 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b5c:	330b      	adds	r3, #11
 8016b5e:	2220      	movs	r2, #32
 8016b60:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016b62:	697b      	ldr	r3, [r7, #20]
 8016b64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016b66:	4611      	mov	r1, r2
 8016b68:	4618      	mov	r0, r3
 8016b6a:	f7fe fe53 	bl	8015814 <ld_clust>
 8016b6e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016b70:	697b      	ldr	r3, [r7, #20]
 8016b72:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016b74:	2200      	movs	r2, #0
 8016b76:	4618      	mov	r0, r3
 8016b78:	f7fe fe6b 	bl	8015852 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b7e:	331c      	adds	r3, #28
 8016b80:	2100      	movs	r1, #0
 8016b82:	4618      	mov	r0, r3
 8016b84:	f7fd fee7 	bl	8014956 <st_dword>
					fs->wflag = 1;
 8016b88:	697b      	ldr	r3, [r7, #20]
 8016b8a:	2201      	movs	r2, #1
 8016b8c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016b8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d037      	beq.n	8016c04 <f_open+0x1d0>
						dw = fs->winsect;
 8016b94:	697b      	ldr	r3, [r7, #20]
 8016b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016b98:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016b9a:	f107 0318 	add.w	r3, r7, #24
 8016b9e:	2200      	movs	r2, #0
 8016ba0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016ba2:	4618      	mov	r0, r3
 8016ba4:	f7fe fb7e 	bl	80152a4 <remove_chain>
 8016ba8:	4603      	mov	r3, r0
 8016baa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016bae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d126      	bne.n	8016c04 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016bb6:	697b      	ldr	r3, [r7, #20]
 8016bb8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016bba:	4618      	mov	r0, r3
 8016bbc:	f7fe f926 	bl	8014e0c <move_window>
 8016bc0:	4603      	mov	r3, r0
 8016bc2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016bc6:	697b      	ldr	r3, [r7, #20]
 8016bc8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016bca:	3a01      	subs	r2, #1
 8016bcc:	611a      	str	r2, [r3, #16]
 8016bce:	e019      	b.n	8016c04 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016bd0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d115      	bne.n	8016c04 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016bd8:	7fbb      	ldrb	r3, [r7, #30]
 8016bda:	f003 0310 	and.w	r3, r3, #16
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d003      	beq.n	8016bea <f_open+0x1b6>
					res = FR_NO_FILE;
 8016be2:	2304      	movs	r3, #4
 8016be4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016be8:	e00c      	b.n	8016c04 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016bea:	79fb      	ldrb	r3, [r7, #7]
 8016bec:	f003 0302 	and.w	r3, r3, #2
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d007      	beq.n	8016c04 <f_open+0x1d0>
 8016bf4:	7fbb      	ldrb	r3, [r7, #30]
 8016bf6:	f003 0301 	and.w	r3, r3, #1
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d002      	beq.n	8016c04 <f_open+0x1d0>
						res = FR_DENIED;
 8016bfe:	2307      	movs	r3, #7
 8016c00:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016c04:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016c08:	2b00      	cmp	r3, #0
 8016c0a:	d126      	bne.n	8016c5a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016c0c:	79fb      	ldrb	r3, [r7, #7]
 8016c0e:	f003 0308 	and.w	r3, r3, #8
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d003      	beq.n	8016c1e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016c16:	79fb      	ldrb	r3, [r7, #7]
 8016c18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c1c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016c1e:	697b      	ldr	r3, [r7, #20]
 8016c20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016c22:	68fb      	ldr	r3, [r7, #12]
 8016c24:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016c26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c28:	68fb      	ldr	r3, [r7, #12]
 8016c2a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016c2c:	79fb      	ldrb	r3, [r7, #7]
 8016c2e:	2b01      	cmp	r3, #1
 8016c30:	bf8c      	ite	hi
 8016c32:	2301      	movhi	r3, #1
 8016c34:	2300      	movls	r3, #0
 8016c36:	b2db      	uxtb	r3, r3
 8016c38:	461a      	mov	r2, r3
 8016c3a:	f107 0318 	add.w	r3, r7, #24
 8016c3e:	4611      	mov	r1, r2
 8016c40:	4618      	mov	r0, r3
 8016c42:	f7fd ffb1 	bl	8014ba8 <inc_lock>
 8016c46:	4602      	mov	r2, r0
 8016c48:	68fb      	ldr	r3, [r7, #12]
 8016c4a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016c4c:	68fb      	ldr	r3, [r7, #12]
 8016c4e:	691b      	ldr	r3, [r3, #16]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d102      	bne.n	8016c5a <f_open+0x226>
 8016c54:	2302      	movs	r3, #2
 8016c56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016c5a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	f040 8095 	bne.w	8016d8e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016c64:	697b      	ldr	r3, [r7, #20]
 8016c66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016c68:	4611      	mov	r1, r2
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	f7fe fdd2 	bl	8015814 <ld_clust>
 8016c70:	4602      	mov	r2, r0
 8016c72:	68fb      	ldr	r3, [r7, #12]
 8016c74:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c78:	331c      	adds	r3, #28
 8016c7a:	4618      	mov	r0, r3
 8016c7c:	f7fd fe2d 	bl	80148da <ld_dword>
 8016c80:	4602      	mov	r2, r0
 8016c82:	68fb      	ldr	r3, [r7, #12]
 8016c84:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016c86:	68fb      	ldr	r3, [r7, #12]
 8016c88:	2200      	movs	r2, #0
 8016c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016c8c:	697a      	ldr	r2, [r7, #20]
 8016c8e:	68fb      	ldr	r3, [r7, #12]
 8016c90:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016c92:	697b      	ldr	r3, [r7, #20]
 8016c94:	88da      	ldrh	r2, [r3, #6]
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016c9a:	68fb      	ldr	r3, [r7, #12]
 8016c9c:	79fa      	ldrb	r2, [r7, #7]
 8016c9e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	2200      	movs	r2, #0
 8016ca4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016ca6:	68fb      	ldr	r3, [r7, #12]
 8016ca8:	2200      	movs	r2, #0
 8016caa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016cac:	68fb      	ldr	r3, [r7, #12]
 8016cae:	2200      	movs	r2, #0
 8016cb0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016cb2:	68fb      	ldr	r3, [r7, #12]
 8016cb4:	3330      	adds	r3, #48	@ 0x30
 8016cb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016cba:	2100      	movs	r1, #0
 8016cbc:	4618      	mov	r0, r3
 8016cbe:	f7fd fe97 	bl	80149f0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016cc2:	79fb      	ldrb	r3, [r7, #7]
 8016cc4:	f003 0320 	and.w	r3, r3, #32
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d060      	beq.n	8016d8e <f_open+0x35a>
 8016ccc:	68fb      	ldr	r3, [r7, #12]
 8016cce:	68db      	ldr	r3, [r3, #12]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d05c      	beq.n	8016d8e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016cd4:	68fb      	ldr	r3, [r7, #12]
 8016cd6:	68da      	ldr	r2, [r3, #12]
 8016cd8:	68fb      	ldr	r3, [r7, #12]
 8016cda:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016cdc:	697b      	ldr	r3, [r7, #20]
 8016cde:	895b      	ldrh	r3, [r3, #10]
 8016ce0:	025b      	lsls	r3, r3, #9
 8016ce2:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	689b      	ldr	r3, [r3, #8]
 8016ce8:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016cea:	68fb      	ldr	r3, [r7, #12]
 8016cec:	68db      	ldr	r3, [r3, #12]
 8016cee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016cf0:	e016      	b.n	8016d20 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016cf6:	4618      	mov	r0, r3
 8016cf8:	f7fe f943 	bl	8014f82 <get_fat>
 8016cfc:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016d00:	2b01      	cmp	r3, #1
 8016d02:	d802      	bhi.n	8016d0a <f_open+0x2d6>
 8016d04:	2302      	movs	r3, #2
 8016d06:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016d0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d10:	d102      	bne.n	8016d18 <f_open+0x2e4>
 8016d12:	2301      	movs	r3, #1
 8016d14:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016d18:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016d1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016d1c:	1ad3      	subs	r3, r2, r3
 8016d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016d20:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d103      	bne.n	8016d30 <f_open+0x2fc>
 8016d28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016d2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016d2c:	429a      	cmp	r2, r3
 8016d2e:	d8e0      	bhi.n	8016cf2 <f_open+0x2be>
				}
				fp->clust = clst;
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016d34:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016d36:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d127      	bne.n	8016d8e <f_open+0x35a>
 8016d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d022      	beq.n	8016d8e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016d48:	697b      	ldr	r3, [r7, #20]
 8016d4a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016d4c:	4618      	mov	r0, r3
 8016d4e:	f7fe f8f9 	bl	8014f44 <clust2sect>
 8016d52:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8016d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d103      	bne.n	8016d62 <f_open+0x32e>
						res = FR_INT_ERR;
 8016d5a:	2302      	movs	r3, #2
 8016d5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016d60:	e015      	b.n	8016d8e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8016d62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016d64:	0a5a      	lsrs	r2, r3, #9
 8016d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016d68:	441a      	add	r2, r3
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8016d6e:	697b      	ldr	r3, [r7, #20]
 8016d70:	7858      	ldrb	r0, [r3, #1]
 8016d72:	68fb      	ldr	r3, [r7, #12]
 8016d74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	6a1a      	ldr	r2, [r3, #32]
 8016d7c:	2301      	movs	r3, #1
 8016d7e:	f7fd fd35 	bl	80147ec <disk_read>
 8016d82:	4603      	mov	r3, r0
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d002      	beq.n	8016d8e <f_open+0x35a>
 8016d88:	2301      	movs	r3, #1
 8016d8a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8016d8e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d002      	beq.n	8016d9c <f_open+0x368>
 8016d96:	68fb      	ldr	r3, [r7, #12]
 8016d98:	2200      	movs	r2, #0
 8016d9a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8016da0:	4618      	mov	r0, r3
 8016da2:	3768      	adds	r7, #104	@ 0x68
 8016da4:	46bd      	mov	sp, r7
 8016da6:	bd80      	pop	{r7, pc}

08016da8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016da8:	b580      	push	{r7, lr}
 8016daa:	b08c      	sub	sp, #48	@ 0x30
 8016dac:	af00      	add	r7, sp, #0
 8016dae:	60f8      	str	r0, [r7, #12]
 8016db0:	60b9      	str	r1, [r7, #8]
 8016db2:	607a      	str	r2, [r7, #4]
 8016db4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016db6:	68bb      	ldr	r3, [r7, #8]
 8016db8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016dba:	683b      	ldr	r3, [r7, #0]
 8016dbc:	2200      	movs	r2, #0
 8016dbe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016dc0:	68fb      	ldr	r3, [r7, #12]
 8016dc2:	f107 0210 	add.w	r2, r7, #16
 8016dc6:	4611      	mov	r1, r2
 8016dc8:	4618      	mov	r0, r3
 8016dca:	f7ff fdb7 	bl	801693c <validate>
 8016dce:	4603      	mov	r3, r0
 8016dd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d107      	bne.n	8016dec <f_write+0x44>
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	7d5b      	ldrb	r3, [r3, #21]
 8016de0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016de4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d002      	beq.n	8016df2 <f_write+0x4a>
 8016dec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016df0:	e14b      	b.n	801708a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016df2:	68fb      	ldr	r3, [r7, #12]
 8016df4:	7d1b      	ldrb	r3, [r3, #20]
 8016df6:	f003 0302 	and.w	r3, r3, #2
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d101      	bne.n	8016e02 <f_write+0x5a>
 8016dfe:	2307      	movs	r3, #7
 8016e00:	e143      	b.n	801708a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016e02:	68fb      	ldr	r3, [r7, #12]
 8016e04:	699a      	ldr	r2, [r3, #24]
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	441a      	add	r2, r3
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	699b      	ldr	r3, [r3, #24]
 8016e0e:	429a      	cmp	r2, r3
 8016e10:	f080 812d 	bcs.w	801706e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016e14:	68fb      	ldr	r3, [r7, #12]
 8016e16:	699b      	ldr	r3, [r3, #24]
 8016e18:	43db      	mvns	r3, r3
 8016e1a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016e1c:	e127      	b.n	801706e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016e1e:	68fb      	ldr	r3, [r7, #12]
 8016e20:	699b      	ldr	r3, [r3, #24]
 8016e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	f040 80e3 	bne.w	8016ff2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016e2c:	68fb      	ldr	r3, [r7, #12]
 8016e2e:	699b      	ldr	r3, [r3, #24]
 8016e30:	0a5b      	lsrs	r3, r3, #9
 8016e32:	693a      	ldr	r2, [r7, #16]
 8016e34:	8952      	ldrh	r2, [r2, #10]
 8016e36:	3a01      	subs	r2, #1
 8016e38:	4013      	ands	r3, r2
 8016e3a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016e3c:	69bb      	ldr	r3, [r7, #24]
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d143      	bne.n	8016eca <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	699b      	ldr	r3, [r3, #24]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d10c      	bne.n	8016e64 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016e4a:	68fb      	ldr	r3, [r7, #12]
 8016e4c:	689b      	ldr	r3, [r3, #8]
 8016e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e52:	2b00      	cmp	r3, #0
 8016e54:	d11a      	bne.n	8016e8c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	2100      	movs	r1, #0
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f7fe fa87 	bl	801536e <create_chain>
 8016e60:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016e62:	e013      	b.n	8016e8c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d007      	beq.n	8016e7c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	699b      	ldr	r3, [r3, #24]
 8016e70:	4619      	mov	r1, r3
 8016e72:	68f8      	ldr	r0, [r7, #12]
 8016e74:	f7fe fb13 	bl	801549e <clmt_clust>
 8016e78:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016e7a:	e007      	b.n	8016e8c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016e7c:	68fa      	ldr	r2, [r7, #12]
 8016e7e:	68fb      	ldr	r3, [r7, #12]
 8016e80:	69db      	ldr	r3, [r3, #28]
 8016e82:	4619      	mov	r1, r3
 8016e84:	4610      	mov	r0, r2
 8016e86:	f7fe fa72 	bl	801536e <create_chain>
 8016e8a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	f000 80f2 	beq.w	8017078 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e96:	2b01      	cmp	r3, #1
 8016e98:	d104      	bne.n	8016ea4 <f_write+0xfc>
 8016e9a:	68fb      	ldr	r3, [r7, #12]
 8016e9c:	2202      	movs	r2, #2
 8016e9e:	755a      	strb	r2, [r3, #21]
 8016ea0:	2302      	movs	r3, #2
 8016ea2:	e0f2      	b.n	801708a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016eaa:	d104      	bne.n	8016eb6 <f_write+0x10e>
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	2201      	movs	r2, #1
 8016eb0:	755a      	strb	r2, [r3, #21]
 8016eb2:	2301      	movs	r3, #1
 8016eb4:	e0e9      	b.n	801708a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016eba:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016ebc:	68fb      	ldr	r3, [r7, #12]
 8016ebe:	689b      	ldr	r3, [r3, #8]
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d102      	bne.n	8016eca <f_write+0x122>
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016ec8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016eca:	68fb      	ldr	r3, [r7, #12]
 8016ecc:	7d1b      	ldrb	r3, [r3, #20]
 8016ece:	b25b      	sxtb	r3, r3
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	da18      	bge.n	8016f06 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016ed4:	693b      	ldr	r3, [r7, #16]
 8016ed6:	7858      	ldrb	r0, [r3, #1]
 8016ed8:	68fb      	ldr	r3, [r7, #12]
 8016eda:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	6a1a      	ldr	r2, [r3, #32]
 8016ee2:	2301      	movs	r3, #1
 8016ee4:	f7fd fca2 	bl	801482c <disk_write>
 8016ee8:	4603      	mov	r3, r0
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d004      	beq.n	8016ef8 <f_write+0x150>
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	2201      	movs	r2, #1
 8016ef2:	755a      	strb	r2, [r3, #21]
 8016ef4:	2301      	movs	r3, #1
 8016ef6:	e0c8      	b.n	801708a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	7d1b      	ldrb	r3, [r3, #20]
 8016efc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016f00:	b2da      	uxtb	r2, r3
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016f06:	693a      	ldr	r2, [r7, #16]
 8016f08:	68fb      	ldr	r3, [r7, #12]
 8016f0a:	69db      	ldr	r3, [r3, #28]
 8016f0c:	4619      	mov	r1, r3
 8016f0e:	4610      	mov	r0, r2
 8016f10:	f7fe f818 	bl	8014f44 <clust2sect>
 8016f14:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016f16:	697b      	ldr	r3, [r7, #20]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d104      	bne.n	8016f26 <f_write+0x17e>
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	2202      	movs	r2, #2
 8016f20:	755a      	strb	r2, [r3, #21]
 8016f22:	2302      	movs	r3, #2
 8016f24:	e0b1      	b.n	801708a <f_write+0x2e2>
			sect += csect;
 8016f26:	697a      	ldr	r2, [r7, #20]
 8016f28:	69bb      	ldr	r3, [r7, #24]
 8016f2a:	4413      	add	r3, r2
 8016f2c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016f2e:	687b      	ldr	r3, [r7, #4]
 8016f30:	0a5b      	lsrs	r3, r3, #9
 8016f32:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016f34:	6a3b      	ldr	r3, [r7, #32]
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d03c      	beq.n	8016fb4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016f3a:	69ba      	ldr	r2, [r7, #24]
 8016f3c:	6a3b      	ldr	r3, [r7, #32]
 8016f3e:	4413      	add	r3, r2
 8016f40:	693a      	ldr	r2, [r7, #16]
 8016f42:	8952      	ldrh	r2, [r2, #10]
 8016f44:	4293      	cmp	r3, r2
 8016f46:	d905      	bls.n	8016f54 <f_write+0x1ac>
					cc = fs->csize - csect;
 8016f48:	693b      	ldr	r3, [r7, #16]
 8016f4a:	895b      	ldrh	r3, [r3, #10]
 8016f4c:	461a      	mov	r2, r3
 8016f4e:	69bb      	ldr	r3, [r7, #24]
 8016f50:	1ad3      	subs	r3, r2, r3
 8016f52:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016f54:	693b      	ldr	r3, [r7, #16]
 8016f56:	7858      	ldrb	r0, [r3, #1]
 8016f58:	6a3b      	ldr	r3, [r7, #32]
 8016f5a:	697a      	ldr	r2, [r7, #20]
 8016f5c:	69f9      	ldr	r1, [r7, #28]
 8016f5e:	f7fd fc65 	bl	801482c <disk_write>
 8016f62:	4603      	mov	r3, r0
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d004      	beq.n	8016f72 <f_write+0x1ca>
 8016f68:	68fb      	ldr	r3, [r7, #12]
 8016f6a:	2201      	movs	r2, #1
 8016f6c:	755a      	strb	r2, [r3, #21]
 8016f6e:	2301      	movs	r3, #1
 8016f70:	e08b      	b.n	801708a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016f72:	68fb      	ldr	r3, [r7, #12]
 8016f74:	6a1a      	ldr	r2, [r3, #32]
 8016f76:	697b      	ldr	r3, [r7, #20]
 8016f78:	1ad3      	subs	r3, r2, r3
 8016f7a:	6a3a      	ldr	r2, [r7, #32]
 8016f7c:	429a      	cmp	r2, r3
 8016f7e:	d915      	bls.n	8016fac <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016f80:	68fb      	ldr	r3, [r7, #12]
 8016f82:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8016f86:	68fb      	ldr	r3, [r7, #12]
 8016f88:	6a1a      	ldr	r2, [r3, #32]
 8016f8a:	697b      	ldr	r3, [r7, #20]
 8016f8c:	1ad3      	subs	r3, r2, r3
 8016f8e:	025b      	lsls	r3, r3, #9
 8016f90:	69fa      	ldr	r2, [r7, #28]
 8016f92:	4413      	add	r3, r2
 8016f94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016f98:	4619      	mov	r1, r3
 8016f9a:	f7fd fd08 	bl	80149ae <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	7d1b      	ldrb	r3, [r3, #20]
 8016fa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016fa6:	b2da      	uxtb	r2, r3
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016fac:	6a3b      	ldr	r3, [r7, #32]
 8016fae:	025b      	lsls	r3, r3, #9
 8016fb0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016fb2:	e03f      	b.n	8017034 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	6a1b      	ldr	r3, [r3, #32]
 8016fb8:	697a      	ldr	r2, [r7, #20]
 8016fba:	429a      	cmp	r2, r3
 8016fbc:	d016      	beq.n	8016fec <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8016fbe:	68fb      	ldr	r3, [r7, #12]
 8016fc0:	699a      	ldr	r2, [r3, #24]
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016fc6:	429a      	cmp	r2, r3
 8016fc8:	d210      	bcs.n	8016fec <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016fca:	693b      	ldr	r3, [r7, #16]
 8016fcc:	7858      	ldrb	r0, [r3, #1]
 8016fce:	68fb      	ldr	r3, [r7, #12]
 8016fd0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	697a      	ldr	r2, [r7, #20]
 8016fd8:	f7fd fc08 	bl	80147ec <disk_read>
 8016fdc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	d004      	beq.n	8016fec <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8016fe2:	68fb      	ldr	r3, [r7, #12]
 8016fe4:	2201      	movs	r2, #1
 8016fe6:	755a      	strb	r2, [r3, #21]
 8016fe8:	2301      	movs	r3, #1
 8016fea:	e04e      	b.n	801708a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016fec:	68fb      	ldr	r3, [r7, #12]
 8016fee:	697a      	ldr	r2, [r7, #20]
 8016ff0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	699b      	ldr	r3, [r3, #24]
 8016ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016ffa:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016ffe:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8017000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	429a      	cmp	r2, r3
 8017006:	d901      	bls.n	801700c <f_write+0x264>
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801700c:	68fb      	ldr	r3, [r7, #12]
 801700e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	699b      	ldr	r3, [r3, #24]
 8017016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801701a:	4413      	add	r3, r2
 801701c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801701e:	69f9      	ldr	r1, [r7, #28]
 8017020:	4618      	mov	r0, r3
 8017022:	f7fd fcc4 	bl	80149ae <mem_cpy>
		fp->flag |= FA_DIRTY;
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	7d1b      	ldrb	r3, [r3, #20]
 801702a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801702e:	b2da      	uxtb	r2, r3
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8017034:	69fa      	ldr	r2, [r7, #28]
 8017036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017038:	4413      	add	r3, r2
 801703a:	61fb      	str	r3, [r7, #28]
 801703c:	68fb      	ldr	r3, [r7, #12]
 801703e:	699a      	ldr	r2, [r3, #24]
 8017040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017042:	441a      	add	r2, r3
 8017044:	68fb      	ldr	r3, [r7, #12]
 8017046:	619a      	str	r2, [r3, #24]
 8017048:	68fb      	ldr	r3, [r7, #12]
 801704a:	68da      	ldr	r2, [r3, #12]
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	699b      	ldr	r3, [r3, #24]
 8017050:	429a      	cmp	r2, r3
 8017052:	bf38      	it	cc
 8017054:	461a      	movcc	r2, r3
 8017056:	68fb      	ldr	r3, [r7, #12]
 8017058:	60da      	str	r2, [r3, #12]
 801705a:	683b      	ldr	r3, [r7, #0]
 801705c:	681a      	ldr	r2, [r3, #0]
 801705e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017060:	441a      	add	r2, r3
 8017062:	683b      	ldr	r3, [r7, #0]
 8017064:	601a      	str	r2, [r3, #0]
 8017066:	687a      	ldr	r2, [r7, #4]
 8017068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801706a:	1ad3      	subs	r3, r2, r3
 801706c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	2b00      	cmp	r3, #0
 8017072:	f47f aed4 	bne.w	8016e1e <f_write+0x76>
 8017076:	e000      	b.n	801707a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8017078:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801707a:	68fb      	ldr	r3, [r7, #12]
 801707c:	7d1b      	ldrb	r3, [r3, #20]
 801707e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017082:	b2da      	uxtb	r2, r3
 8017084:	68fb      	ldr	r3, [r7, #12]
 8017086:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8017088:	2300      	movs	r3, #0
}
 801708a:	4618      	mov	r0, r3
 801708c:	3730      	adds	r7, #48	@ 0x30
 801708e:	46bd      	mov	sp, r7
 8017090:	bd80      	pop	{r7, pc}

08017092 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8017092:	b580      	push	{r7, lr}
 8017094:	b086      	sub	sp, #24
 8017096:	af00      	add	r7, sp, #0
 8017098:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	f107 0208 	add.w	r2, r7, #8
 80170a0:	4611      	mov	r1, r2
 80170a2:	4618      	mov	r0, r3
 80170a4:	f7ff fc4a 	bl	801693c <validate>
 80170a8:	4603      	mov	r3, r0
 80170aa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80170ac:	7dfb      	ldrb	r3, [r7, #23]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d168      	bne.n	8017184 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	7d1b      	ldrb	r3, [r3, #20]
 80170b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80170ba:	2b00      	cmp	r3, #0
 80170bc:	d062      	beq.n	8017184 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	7d1b      	ldrb	r3, [r3, #20]
 80170c2:	b25b      	sxtb	r3, r3
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	da15      	bge.n	80170f4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80170c8:	68bb      	ldr	r3, [r7, #8]
 80170ca:	7858      	ldrb	r0, [r3, #1]
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	6a1a      	ldr	r2, [r3, #32]
 80170d6:	2301      	movs	r3, #1
 80170d8:	f7fd fba8 	bl	801482c <disk_write>
 80170dc:	4603      	mov	r3, r0
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d001      	beq.n	80170e6 <f_sync+0x54>
 80170e2:	2301      	movs	r3, #1
 80170e4:	e04f      	b.n	8017186 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	7d1b      	ldrb	r3, [r3, #20]
 80170ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80170ee:	b2da      	uxtb	r2, r3
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80170f4:	f7fb fe98 	bl	8012e28 <get_fattime>
 80170f8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80170fa:	68ba      	ldr	r2, [r7, #8]
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017100:	4619      	mov	r1, r3
 8017102:	4610      	mov	r0, r2
 8017104:	f7fd fe82 	bl	8014e0c <move_window>
 8017108:	4603      	mov	r3, r0
 801710a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801710c:	7dfb      	ldrb	r3, [r7, #23]
 801710e:	2b00      	cmp	r3, #0
 8017110:	d138      	bne.n	8017184 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8017112:	687b      	ldr	r3, [r7, #4]
 8017114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017116:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8017118:	68fb      	ldr	r3, [r7, #12]
 801711a:	330b      	adds	r3, #11
 801711c:	781a      	ldrb	r2, [r3, #0]
 801711e:	68fb      	ldr	r3, [r7, #12]
 8017120:	330b      	adds	r3, #11
 8017122:	f042 0220 	orr.w	r2, r2, #32
 8017126:	b2d2      	uxtb	r2, r2
 8017128:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	6818      	ldr	r0, [r3, #0]
 801712e:	687b      	ldr	r3, [r7, #4]
 8017130:	689b      	ldr	r3, [r3, #8]
 8017132:	461a      	mov	r2, r3
 8017134:	68f9      	ldr	r1, [r7, #12]
 8017136:	f7fe fb8c 	bl	8015852 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801713a:	68fb      	ldr	r3, [r7, #12]
 801713c:	f103 021c 	add.w	r2, r3, #28
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	68db      	ldr	r3, [r3, #12]
 8017144:	4619      	mov	r1, r3
 8017146:	4610      	mov	r0, r2
 8017148:	f7fd fc05 	bl	8014956 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801714c:	68fb      	ldr	r3, [r7, #12]
 801714e:	3316      	adds	r3, #22
 8017150:	6939      	ldr	r1, [r7, #16]
 8017152:	4618      	mov	r0, r3
 8017154:	f7fd fbff 	bl	8014956 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	3312      	adds	r3, #18
 801715c:	2100      	movs	r1, #0
 801715e:	4618      	mov	r0, r3
 8017160:	f7fd fbde 	bl	8014920 <st_word>
					fs->wflag = 1;
 8017164:	68bb      	ldr	r3, [r7, #8]
 8017166:	2201      	movs	r2, #1
 8017168:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801716a:	68bb      	ldr	r3, [r7, #8]
 801716c:	4618      	mov	r0, r3
 801716e:	f7fd fe7b 	bl	8014e68 <sync_fs>
 8017172:	4603      	mov	r3, r0
 8017174:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	7d1b      	ldrb	r3, [r3, #20]
 801717a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801717e:	b2da      	uxtb	r2, r3
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8017184:	7dfb      	ldrb	r3, [r7, #23]
}
 8017186:	4618      	mov	r0, r3
 8017188:	3718      	adds	r7, #24
 801718a:	46bd      	mov	sp, r7
 801718c:	bd80      	pop	{r7, pc}

0801718e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801718e:	b580      	push	{r7, lr}
 8017190:	b084      	sub	sp, #16
 8017192:	af00      	add	r7, sp, #0
 8017194:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8017196:	6878      	ldr	r0, [r7, #4]
 8017198:	f7ff ff7b 	bl	8017092 <f_sync>
 801719c:	4603      	mov	r3, r0
 801719e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80171a0:	7bfb      	ldrb	r3, [r7, #15]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d118      	bne.n	80171d8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80171a6:	687b      	ldr	r3, [r7, #4]
 80171a8:	f107 0208 	add.w	r2, r7, #8
 80171ac:	4611      	mov	r1, r2
 80171ae:	4618      	mov	r0, r3
 80171b0:	f7ff fbc4 	bl	801693c <validate>
 80171b4:	4603      	mov	r3, r0
 80171b6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80171b8:	7bfb      	ldrb	r3, [r7, #15]
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d10c      	bne.n	80171d8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	691b      	ldr	r3, [r3, #16]
 80171c2:	4618      	mov	r0, r3
 80171c4:	f7fd fd7e 	bl	8014cc4 <dec_lock>
 80171c8:	4603      	mov	r3, r0
 80171ca:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80171cc:	7bfb      	ldrb	r3, [r7, #15]
 80171ce:	2b00      	cmp	r3, #0
 80171d0:	d102      	bne.n	80171d8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	2200      	movs	r2, #0
 80171d6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80171d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80171da:	4618      	mov	r0, r3
 80171dc:	3710      	adds	r7, #16
 80171de:	46bd      	mov	sp, r7
 80171e0:	bd80      	pop	{r7, pc}

080171e2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80171e2:	b580      	push	{r7, lr}
 80171e4:	b090      	sub	sp, #64	@ 0x40
 80171e6:	af00      	add	r7, sp, #0
 80171e8:	6078      	str	r0, [r7, #4]
 80171ea:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	f107 0208 	add.w	r2, r7, #8
 80171f2:	4611      	mov	r1, r2
 80171f4:	4618      	mov	r0, r3
 80171f6:	f7ff fba1 	bl	801693c <validate>
 80171fa:	4603      	mov	r3, r0
 80171fc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8017200:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017204:	2b00      	cmp	r3, #0
 8017206:	d103      	bne.n	8017210 <f_lseek+0x2e>
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	7d5b      	ldrb	r3, [r3, #21]
 801720c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8017210:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017214:	2b00      	cmp	r3, #0
 8017216:	d002      	beq.n	801721e <f_lseek+0x3c>
 8017218:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801721c:	e1e6      	b.n	80175ec <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017222:	2b00      	cmp	r3, #0
 8017224:	f000 80d1 	beq.w	80173ca <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8017228:	683b      	ldr	r3, [r7, #0]
 801722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801722e:	d15a      	bne.n	80172e6 <f_lseek+0x104>
			tbl = fp->cltbl;
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017234:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8017236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017238:	1d1a      	adds	r2, r3, #4
 801723a:	627a      	str	r2, [r7, #36]	@ 0x24
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	617b      	str	r3, [r7, #20]
 8017240:	2302      	movs	r3, #2
 8017242:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	689b      	ldr	r3, [r3, #8]
 8017248:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801724c:	2b00      	cmp	r3, #0
 801724e:	d03a      	beq.n	80172c6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8017250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017252:	613b      	str	r3, [r7, #16]
 8017254:	2300      	movs	r3, #0
 8017256:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801725a:	3302      	adds	r3, #2
 801725c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017260:	60fb      	str	r3, [r7, #12]
 8017262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017264:	3301      	adds	r3, #1
 8017266:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801726c:	4618      	mov	r0, r3
 801726e:	f7fd fe88 	bl	8014f82 <get_fat>
 8017272:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8017274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017276:	2b01      	cmp	r3, #1
 8017278:	d804      	bhi.n	8017284 <f_lseek+0xa2>
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	2202      	movs	r2, #2
 801727e:	755a      	strb	r2, [r3, #21]
 8017280:	2302      	movs	r3, #2
 8017282:	e1b3      	b.n	80175ec <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017286:	f1b3 3fff 	cmp.w	r3, #4294967295
 801728a:	d104      	bne.n	8017296 <f_lseek+0xb4>
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	2201      	movs	r2, #1
 8017290:	755a      	strb	r2, [r3, #21]
 8017292:	2301      	movs	r3, #1
 8017294:	e1aa      	b.n	80175ec <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	3301      	adds	r3, #1
 801729a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801729c:	429a      	cmp	r2, r3
 801729e:	d0de      	beq.n	801725e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80172a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80172a2:	697b      	ldr	r3, [r7, #20]
 80172a4:	429a      	cmp	r2, r3
 80172a6:	d809      	bhi.n	80172bc <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80172a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172aa:	1d1a      	adds	r2, r3, #4
 80172ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80172ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80172b0:	601a      	str	r2, [r3, #0]
 80172b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b4:	1d1a      	adds	r2, r3, #4
 80172b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80172b8:	693a      	ldr	r2, [r7, #16]
 80172ba:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80172bc:	68bb      	ldr	r3, [r7, #8]
 80172be:	699b      	ldr	r3, [r3, #24]
 80172c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80172c2:	429a      	cmp	r2, r3
 80172c4:	d3c4      	bcc.n	8017250 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80172cc:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80172ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80172d0:	697b      	ldr	r3, [r7, #20]
 80172d2:	429a      	cmp	r2, r3
 80172d4:	d803      	bhi.n	80172de <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80172d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172d8:	2200      	movs	r2, #0
 80172da:	601a      	str	r2, [r3, #0]
 80172dc:	e184      	b.n	80175e8 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80172de:	2311      	movs	r3, #17
 80172e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80172e4:	e180      	b.n	80175e8 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80172e6:	687b      	ldr	r3, [r7, #4]
 80172e8:	68db      	ldr	r3, [r3, #12]
 80172ea:	683a      	ldr	r2, [r7, #0]
 80172ec:	429a      	cmp	r2, r3
 80172ee:	d902      	bls.n	80172f6 <f_lseek+0x114>
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	68db      	ldr	r3, [r3, #12]
 80172f4:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	683a      	ldr	r2, [r7, #0]
 80172fa:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80172fc:	683b      	ldr	r3, [r7, #0]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	f000 8172 	beq.w	80175e8 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8017304:	683b      	ldr	r3, [r7, #0]
 8017306:	3b01      	subs	r3, #1
 8017308:	4619      	mov	r1, r3
 801730a:	6878      	ldr	r0, [r7, #4]
 801730c:	f7fe f8c7 	bl	801549e <clmt_clust>
 8017310:	4602      	mov	r2, r0
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8017316:	68ba      	ldr	r2, [r7, #8]
 8017318:	687b      	ldr	r3, [r7, #4]
 801731a:	69db      	ldr	r3, [r3, #28]
 801731c:	4619      	mov	r1, r3
 801731e:	4610      	mov	r0, r2
 8017320:	f7fd fe10 	bl	8014f44 <clust2sect>
 8017324:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8017326:	69bb      	ldr	r3, [r7, #24]
 8017328:	2b00      	cmp	r3, #0
 801732a:	d104      	bne.n	8017336 <f_lseek+0x154>
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	2202      	movs	r2, #2
 8017330:	755a      	strb	r2, [r3, #21]
 8017332:	2302      	movs	r3, #2
 8017334:	e15a      	b.n	80175ec <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8017336:	683b      	ldr	r3, [r7, #0]
 8017338:	3b01      	subs	r3, #1
 801733a:	0a5b      	lsrs	r3, r3, #9
 801733c:	68ba      	ldr	r2, [r7, #8]
 801733e:	8952      	ldrh	r2, [r2, #10]
 8017340:	3a01      	subs	r2, #1
 8017342:	4013      	ands	r3, r2
 8017344:	69ba      	ldr	r2, [r7, #24]
 8017346:	4413      	add	r3, r2
 8017348:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	699b      	ldr	r3, [r3, #24]
 801734e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017352:	2b00      	cmp	r3, #0
 8017354:	f000 8148 	beq.w	80175e8 <f_lseek+0x406>
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	6a1b      	ldr	r3, [r3, #32]
 801735c:	69ba      	ldr	r2, [r7, #24]
 801735e:	429a      	cmp	r2, r3
 8017360:	f000 8142 	beq.w	80175e8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	7d1b      	ldrb	r3, [r3, #20]
 8017368:	b25b      	sxtb	r3, r3
 801736a:	2b00      	cmp	r3, #0
 801736c:	da18      	bge.n	80173a0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801736e:	68bb      	ldr	r3, [r7, #8]
 8017370:	7858      	ldrb	r0, [r3, #1]
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	6a1a      	ldr	r2, [r3, #32]
 801737c:	2301      	movs	r3, #1
 801737e:	f7fd fa55 	bl	801482c <disk_write>
 8017382:	4603      	mov	r3, r0
 8017384:	2b00      	cmp	r3, #0
 8017386:	d004      	beq.n	8017392 <f_lseek+0x1b0>
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	2201      	movs	r2, #1
 801738c:	755a      	strb	r2, [r3, #21]
 801738e:	2301      	movs	r3, #1
 8017390:	e12c      	b.n	80175ec <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	7d1b      	ldrb	r3, [r3, #20]
 8017396:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801739a:	b2da      	uxtb	r2, r3
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80173a0:	68bb      	ldr	r3, [r7, #8]
 80173a2:	7858      	ldrb	r0, [r3, #1]
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80173aa:	2301      	movs	r3, #1
 80173ac:	69ba      	ldr	r2, [r7, #24]
 80173ae:	f7fd fa1d 	bl	80147ec <disk_read>
 80173b2:	4603      	mov	r3, r0
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d004      	beq.n	80173c2 <f_lseek+0x1e0>
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2201      	movs	r2, #1
 80173bc:	755a      	strb	r2, [r3, #21]
 80173be:	2301      	movs	r3, #1
 80173c0:	e114      	b.n	80175ec <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	69ba      	ldr	r2, [r7, #24]
 80173c6:	621a      	str	r2, [r3, #32]
 80173c8:	e10e      	b.n	80175e8 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	68db      	ldr	r3, [r3, #12]
 80173ce:	683a      	ldr	r2, [r7, #0]
 80173d0:	429a      	cmp	r2, r3
 80173d2:	d908      	bls.n	80173e6 <f_lseek+0x204>
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	7d1b      	ldrb	r3, [r3, #20]
 80173d8:	f003 0302 	and.w	r3, r3, #2
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d102      	bne.n	80173e6 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	68db      	ldr	r3, [r3, #12]
 80173e4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	699b      	ldr	r3, [r3, #24]
 80173ea:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80173ec:	2300      	movs	r3, #0
 80173ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80173f4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80173f6:	683b      	ldr	r3, [r7, #0]
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	f000 80a7 	beq.w	801754c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80173fe:	68bb      	ldr	r3, [r7, #8]
 8017400:	895b      	ldrh	r3, [r3, #10]
 8017402:	025b      	lsls	r3, r3, #9
 8017404:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8017406:	6a3b      	ldr	r3, [r7, #32]
 8017408:	2b00      	cmp	r3, #0
 801740a:	d01b      	beq.n	8017444 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801740c:	683b      	ldr	r3, [r7, #0]
 801740e:	1e5a      	subs	r2, r3, #1
 8017410:	69fb      	ldr	r3, [r7, #28]
 8017412:	fbb2 f2f3 	udiv	r2, r2, r3
 8017416:	6a3b      	ldr	r3, [r7, #32]
 8017418:	1e59      	subs	r1, r3, #1
 801741a:	69fb      	ldr	r3, [r7, #28]
 801741c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8017420:	429a      	cmp	r2, r3
 8017422:	d30f      	bcc.n	8017444 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8017424:	6a3b      	ldr	r3, [r7, #32]
 8017426:	1e5a      	subs	r2, r3, #1
 8017428:	69fb      	ldr	r3, [r7, #28]
 801742a:	425b      	negs	r3, r3
 801742c:	401a      	ands	r2, r3
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	699b      	ldr	r3, [r3, #24]
 8017436:	683a      	ldr	r2, [r7, #0]
 8017438:	1ad3      	subs	r3, r2, r3
 801743a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	69db      	ldr	r3, [r3, #28]
 8017440:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017442:	e022      	b.n	801748a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	689b      	ldr	r3, [r3, #8]
 8017448:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801744a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801744c:	2b00      	cmp	r3, #0
 801744e:	d119      	bne.n	8017484 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	2100      	movs	r1, #0
 8017454:	4618      	mov	r0, r3
 8017456:	f7fd ff8a 	bl	801536e <create_chain>
 801745a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801745c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801745e:	2b01      	cmp	r3, #1
 8017460:	d104      	bne.n	801746c <f_lseek+0x28a>
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	2202      	movs	r2, #2
 8017466:	755a      	strb	r2, [r3, #21]
 8017468:	2302      	movs	r3, #2
 801746a:	e0bf      	b.n	80175ec <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801746c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801746e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017472:	d104      	bne.n	801747e <f_lseek+0x29c>
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	2201      	movs	r2, #1
 8017478:	755a      	strb	r2, [r3, #21]
 801747a:	2301      	movs	r3, #1
 801747c:	e0b6      	b.n	80175ec <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017482:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017488:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801748a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801748c:	2b00      	cmp	r3, #0
 801748e:	d05d      	beq.n	801754c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017490:	e03a      	b.n	8017508 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8017492:	683a      	ldr	r2, [r7, #0]
 8017494:	69fb      	ldr	r3, [r7, #28]
 8017496:	1ad3      	subs	r3, r2, r3
 8017498:	603b      	str	r3, [r7, #0]
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	699a      	ldr	r2, [r3, #24]
 801749e:	69fb      	ldr	r3, [r7, #28]
 80174a0:	441a      	add	r2, r3
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	7d1b      	ldrb	r3, [r3, #20]
 80174aa:	f003 0302 	and.w	r3, r3, #2
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d00b      	beq.n	80174ca <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80174b6:	4618      	mov	r0, r3
 80174b8:	f7fd ff59 	bl	801536e <create_chain>
 80174bc:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80174be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d108      	bne.n	80174d6 <f_lseek+0x2f4>
							ofs = 0; break;
 80174c4:	2300      	movs	r3, #0
 80174c6:	603b      	str	r3, [r7, #0]
 80174c8:	e022      	b.n	8017510 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80174ce:	4618      	mov	r0, r3
 80174d0:	f7fd fd57 	bl	8014f82 <get_fat>
 80174d4:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80174d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174dc:	d104      	bne.n	80174e8 <f_lseek+0x306>
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	2201      	movs	r2, #1
 80174e2:	755a      	strb	r2, [r3, #21]
 80174e4:	2301      	movs	r3, #1
 80174e6:	e081      	b.n	80175ec <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80174e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80174ea:	2b01      	cmp	r3, #1
 80174ec:	d904      	bls.n	80174f8 <f_lseek+0x316>
 80174ee:	68bb      	ldr	r3, [r7, #8]
 80174f0:	699b      	ldr	r3, [r3, #24]
 80174f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80174f4:	429a      	cmp	r2, r3
 80174f6:	d304      	bcc.n	8017502 <f_lseek+0x320>
 80174f8:	687b      	ldr	r3, [r7, #4]
 80174fa:	2202      	movs	r2, #2
 80174fc:	755a      	strb	r2, [r3, #21]
 80174fe:	2302      	movs	r3, #2
 8017500:	e074      	b.n	80175ec <f_lseek+0x40a>
					fp->clust = clst;
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017506:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8017508:	683a      	ldr	r2, [r7, #0]
 801750a:	69fb      	ldr	r3, [r7, #28]
 801750c:	429a      	cmp	r2, r3
 801750e:	d8c0      	bhi.n	8017492 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	699a      	ldr	r2, [r3, #24]
 8017514:	683b      	ldr	r3, [r7, #0]
 8017516:	441a      	add	r2, r3
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801751c:	683b      	ldr	r3, [r7, #0]
 801751e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017522:	2b00      	cmp	r3, #0
 8017524:	d012      	beq.n	801754c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8017526:	68bb      	ldr	r3, [r7, #8]
 8017528:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801752a:	4618      	mov	r0, r3
 801752c:	f7fd fd0a 	bl	8014f44 <clust2sect>
 8017530:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8017532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017534:	2b00      	cmp	r3, #0
 8017536:	d104      	bne.n	8017542 <f_lseek+0x360>
 8017538:	687b      	ldr	r3, [r7, #4]
 801753a:	2202      	movs	r2, #2
 801753c:	755a      	strb	r2, [r3, #21]
 801753e:	2302      	movs	r3, #2
 8017540:	e054      	b.n	80175ec <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8017542:	683b      	ldr	r3, [r7, #0]
 8017544:	0a5b      	lsrs	r3, r3, #9
 8017546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017548:	4413      	add	r3, r2
 801754a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801754c:	687b      	ldr	r3, [r7, #4]
 801754e:	699a      	ldr	r2, [r3, #24]
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	68db      	ldr	r3, [r3, #12]
 8017554:	429a      	cmp	r2, r3
 8017556:	d90a      	bls.n	801756e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	699a      	ldr	r2, [r3, #24]
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	7d1b      	ldrb	r3, [r3, #20]
 8017564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017568:	b2da      	uxtb	r2, r3
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	699b      	ldr	r3, [r3, #24]
 8017572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017576:	2b00      	cmp	r3, #0
 8017578:	d036      	beq.n	80175e8 <f_lseek+0x406>
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	6a1b      	ldr	r3, [r3, #32]
 801757e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017580:	429a      	cmp	r2, r3
 8017582:	d031      	beq.n	80175e8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	7d1b      	ldrb	r3, [r3, #20]
 8017588:	b25b      	sxtb	r3, r3
 801758a:	2b00      	cmp	r3, #0
 801758c:	da18      	bge.n	80175c0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801758e:	68bb      	ldr	r3, [r7, #8]
 8017590:	7858      	ldrb	r0, [r3, #1]
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	6a1a      	ldr	r2, [r3, #32]
 801759c:	2301      	movs	r3, #1
 801759e:	f7fd f945 	bl	801482c <disk_write>
 80175a2:	4603      	mov	r3, r0
 80175a4:	2b00      	cmp	r3, #0
 80175a6:	d004      	beq.n	80175b2 <f_lseek+0x3d0>
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	2201      	movs	r2, #1
 80175ac:	755a      	strb	r2, [r3, #21]
 80175ae:	2301      	movs	r3, #1
 80175b0:	e01c      	b.n	80175ec <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	7d1b      	ldrb	r3, [r3, #20]
 80175b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80175ba:	b2da      	uxtb	r2, r3
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80175c0:	68bb      	ldr	r3, [r7, #8]
 80175c2:	7858      	ldrb	r0, [r3, #1]
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80175ca:	2301      	movs	r3, #1
 80175cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80175ce:	f7fd f90d 	bl	80147ec <disk_read>
 80175d2:	4603      	mov	r3, r0
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	d004      	beq.n	80175e2 <f_lseek+0x400>
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2201      	movs	r2, #1
 80175dc:	755a      	strb	r2, [r3, #21]
 80175de:	2301      	movs	r3, #1
 80175e0:	e004      	b.n	80175ec <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80175e6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80175e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80175ec:	4618      	mov	r0, r3
 80175ee:	3740      	adds	r7, #64	@ 0x40
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bd80      	pop	{r7, pc}

080175f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80175f4:	b480      	push	{r7}
 80175f6:	b087      	sub	sp, #28
 80175f8:	af00      	add	r7, sp, #0
 80175fa:	60f8      	str	r0, [r7, #12]
 80175fc:	60b9      	str	r1, [r7, #8]
 80175fe:	4613      	mov	r3, r2
 8017600:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8017602:	2301      	movs	r3, #1
 8017604:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8017606:	2300      	movs	r3, #0
 8017608:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801760a:	4b1f      	ldr	r3, [pc, #124]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 801760c:	7a5b      	ldrb	r3, [r3, #9]
 801760e:	b2db      	uxtb	r3, r3
 8017610:	2b00      	cmp	r3, #0
 8017612:	d131      	bne.n	8017678 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8017614:	4b1c      	ldr	r3, [pc, #112]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 8017616:	7a5b      	ldrb	r3, [r3, #9]
 8017618:	b2db      	uxtb	r3, r3
 801761a:	461a      	mov	r2, r3
 801761c:	4b1a      	ldr	r3, [pc, #104]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 801761e:	2100      	movs	r1, #0
 8017620:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8017622:	4b19      	ldr	r3, [pc, #100]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 8017624:	7a5b      	ldrb	r3, [r3, #9]
 8017626:	b2db      	uxtb	r3, r3
 8017628:	4a17      	ldr	r2, [pc, #92]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 801762a:	009b      	lsls	r3, r3, #2
 801762c:	4413      	add	r3, r2
 801762e:	68fa      	ldr	r2, [r7, #12]
 8017630:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8017632:	4b15      	ldr	r3, [pc, #84]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 8017634:	7a5b      	ldrb	r3, [r3, #9]
 8017636:	b2db      	uxtb	r3, r3
 8017638:	461a      	mov	r2, r3
 801763a:	4b13      	ldr	r3, [pc, #76]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 801763c:	4413      	add	r3, r2
 801763e:	79fa      	ldrb	r2, [r7, #7]
 8017640:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8017642:	4b11      	ldr	r3, [pc, #68]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 8017644:	7a5b      	ldrb	r3, [r3, #9]
 8017646:	b2db      	uxtb	r3, r3
 8017648:	1c5a      	adds	r2, r3, #1
 801764a:	b2d1      	uxtb	r1, r2
 801764c:	4a0e      	ldr	r2, [pc, #56]	@ (8017688 <FATFS_LinkDriverEx+0x94>)
 801764e:	7251      	strb	r1, [r2, #9]
 8017650:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8017652:	7dbb      	ldrb	r3, [r7, #22]
 8017654:	3330      	adds	r3, #48	@ 0x30
 8017656:	b2da      	uxtb	r2, r3
 8017658:	68bb      	ldr	r3, [r7, #8]
 801765a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801765c:	68bb      	ldr	r3, [r7, #8]
 801765e:	3301      	adds	r3, #1
 8017660:	223a      	movs	r2, #58	@ 0x3a
 8017662:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017664:	68bb      	ldr	r3, [r7, #8]
 8017666:	3302      	adds	r3, #2
 8017668:	222f      	movs	r2, #47	@ 0x2f
 801766a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801766c:	68bb      	ldr	r3, [r7, #8]
 801766e:	3303      	adds	r3, #3
 8017670:	2200      	movs	r2, #0
 8017672:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017674:	2300      	movs	r3, #0
 8017676:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017678:	7dfb      	ldrb	r3, [r7, #23]
}
 801767a:	4618      	mov	r0, r3
 801767c:	371c      	adds	r7, #28
 801767e:	46bd      	mov	sp, r7
 8017680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017684:	4770      	bx	lr
 8017686:	bf00      	nop
 8017688:	20002bbc 	.word	0x20002bbc

0801768c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801768c:	b580      	push	{r7, lr}
 801768e:	b082      	sub	sp, #8
 8017690:	af00      	add	r7, sp, #0
 8017692:	6078      	str	r0, [r7, #4]
 8017694:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017696:	2200      	movs	r2, #0
 8017698:	6839      	ldr	r1, [r7, #0]
 801769a:	6878      	ldr	r0, [r7, #4]
 801769c:	f7ff ffaa 	bl	80175f4 <FATFS_LinkDriverEx>
 80176a0:	4603      	mov	r3, r0
}
 80176a2:	4618      	mov	r0, r3
 80176a4:	3708      	adds	r7, #8
 80176a6:	46bd      	mov	sp, r7
 80176a8:	bd80      	pop	{r7, pc}
	...

080176ac <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80176ac:	b480      	push	{r7}
 80176ae:	b085      	sub	sp, #20
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	4603      	mov	r3, r0
 80176b4:	6039      	str	r1, [r7, #0]
 80176b6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80176b8:	88fb      	ldrh	r3, [r7, #6]
 80176ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80176bc:	d802      	bhi.n	80176c4 <ff_convert+0x18>
		c = chr;
 80176be:	88fb      	ldrh	r3, [r7, #6]
 80176c0:	81fb      	strh	r3, [r7, #14]
 80176c2:	e025      	b.n	8017710 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80176c4:	683b      	ldr	r3, [r7, #0]
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d00b      	beq.n	80176e2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80176ca:	88fb      	ldrh	r3, [r7, #6]
 80176cc:	2bff      	cmp	r3, #255	@ 0xff
 80176ce:	d805      	bhi.n	80176dc <ff_convert+0x30>
 80176d0:	88fb      	ldrh	r3, [r7, #6]
 80176d2:	3b80      	subs	r3, #128	@ 0x80
 80176d4:	4a12      	ldr	r2, [pc, #72]	@ (8017720 <ff_convert+0x74>)
 80176d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80176da:	e000      	b.n	80176de <ff_convert+0x32>
 80176dc:	2300      	movs	r3, #0
 80176de:	81fb      	strh	r3, [r7, #14]
 80176e0:	e016      	b.n	8017710 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80176e2:	2300      	movs	r3, #0
 80176e4:	81fb      	strh	r3, [r7, #14]
 80176e6:	e009      	b.n	80176fc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80176e8:	89fb      	ldrh	r3, [r7, #14]
 80176ea:	4a0d      	ldr	r2, [pc, #52]	@ (8017720 <ff_convert+0x74>)
 80176ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80176f0:	88fa      	ldrh	r2, [r7, #6]
 80176f2:	429a      	cmp	r2, r3
 80176f4:	d006      	beq.n	8017704 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80176f6:	89fb      	ldrh	r3, [r7, #14]
 80176f8:	3301      	adds	r3, #1
 80176fa:	81fb      	strh	r3, [r7, #14]
 80176fc:	89fb      	ldrh	r3, [r7, #14]
 80176fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8017700:	d9f2      	bls.n	80176e8 <ff_convert+0x3c>
 8017702:	e000      	b.n	8017706 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8017704:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8017706:	89fb      	ldrh	r3, [r7, #14]
 8017708:	3380      	adds	r3, #128	@ 0x80
 801770a:	b29b      	uxth	r3, r3
 801770c:	b2db      	uxtb	r3, r3
 801770e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8017710:	89fb      	ldrh	r3, [r7, #14]
}
 8017712:	4618      	mov	r0, r3
 8017714:	3714      	adds	r7, #20
 8017716:	46bd      	mov	sp, r7
 8017718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801771c:	4770      	bx	lr
 801771e:	bf00      	nop
 8017720:	0801cfd8 	.word	0x0801cfd8

08017724 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8017724:	b480      	push	{r7}
 8017726:	b087      	sub	sp, #28
 8017728:	af00      	add	r7, sp, #0
 801772a:	4603      	mov	r3, r0
 801772c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801772e:	88fb      	ldrh	r3, [r7, #6]
 8017730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017734:	d201      	bcs.n	801773a <ff_wtoupper+0x16>
 8017736:	4b3e      	ldr	r3, [pc, #248]	@ (8017830 <ff_wtoupper+0x10c>)
 8017738:	e000      	b.n	801773c <ff_wtoupper+0x18>
 801773a:	4b3e      	ldr	r3, [pc, #248]	@ (8017834 <ff_wtoupper+0x110>)
 801773c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801773e:	697b      	ldr	r3, [r7, #20]
 8017740:	1c9a      	adds	r2, r3, #2
 8017742:	617a      	str	r2, [r7, #20]
 8017744:	881b      	ldrh	r3, [r3, #0]
 8017746:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8017748:	8a7b      	ldrh	r3, [r7, #18]
 801774a:	2b00      	cmp	r3, #0
 801774c:	d068      	beq.n	8017820 <ff_wtoupper+0xfc>
 801774e:	88fa      	ldrh	r2, [r7, #6]
 8017750:	8a7b      	ldrh	r3, [r7, #18]
 8017752:	429a      	cmp	r2, r3
 8017754:	d364      	bcc.n	8017820 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017756:	697b      	ldr	r3, [r7, #20]
 8017758:	1c9a      	adds	r2, r3, #2
 801775a:	617a      	str	r2, [r7, #20]
 801775c:	881b      	ldrh	r3, [r3, #0]
 801775e:	823b      	strh	r3, [r7, #16]
 8017760:	8a3b      	ldrh	r3, [r7, #16]
 8017762:	0a1b      	lsrs	r3, r3, #8
 8017764:	81fb      	strh	r3, [r7, #14]
 8017766:	8a3b      	ldrh	r3, [r7, #16]
 8017768:	b2db      	uxtb	r3, r3
 801776a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801776c:	88fa      	ldrh	r2, [r7, #6]
 801776e:	8a79      	ldrh	r1, [r7, #18]
 8017770:	8a3b      	ldrh	r3, [r7, #16]
 8017772:	440b      	add	r3, r1
 8017774:	429a      	cmp	r2, r3
 8017776:	da49      	bge.n	801780c <ff_wtoupper+0xe8>
			switch (cmd) {
 8017778:	89fb      	ldrh	r3, [r7, #14]
 801777a:	2b08      	cmp	r3, #8
 801777c:	d84f      	bhi.n	801781e <ff_wtoupper+0xfa>
 801777e:	a201      	add	r2, pc, #4	@ (adr r2, 8017784 <ff_wtoupper+0x60>)
 8017780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017784:	080177a9 	.word	0x080177a9
 8017788:	080177bb 	.word	0x080177bb
 801778c:	080177d1 	.word	0x080177d1
 8017790:	080177d9 	.word	0x080177d9
 8017794:	080177e1 	.word	0x080177e1
 8017798:	080177e9 	.word	0x080177e9
 801779c:	080177f1 	.word	0x080177f1
 80177a0:	080177f9 	.word	0x080177f9
 80177a4:	08017801 	.word	0x08017801
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80177a8:	88fa      	ldrh	r2, [r7, #6]
 80177aa:	8a7b      	ldrh	r3, [r7, #18]
 80177ac:	1ad3      	subs	r3, r2, r3
 80177ae:	005b      	lsls	r3, r3, #1
 80177b0:	697a      	ldr	r2, [r7, #20]
 80177b2:	4413      	add	r3, r2
 80177b4:	881b      	ldrh	r3, [r3, #0]
 80177b6:	80fb      	strh	r3, [r7, #6]
 80177b8:	e027      	b.n	801780a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80177ba:	88fa      	ldrh	r2, [r7, #6]
 80177bc:	8a7b      	ldrh	r3, [r7, #18]
 80177be:	1ad3      	subs	r3, r2, r3
 80177c0:	b29b      	uxth	r3, r3
 80177c2:	f003 0301 	and.w	r3, r3, #1
 80177c6:	b29b      	uxth	r3, r3
 80177c8:	88fa      	ldrh	r2, [r7, #6]
 80177ca:	1ad3      	subs	r3, r2, r3
 80177cc:	80fb      	strh	r3, [r7, #6]
 80177ce:	e01c      	b.n	801780a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80177d0:	88fb      	ldrh	r3, [r7, #6]
 80177d2:	3b10      	subs	r3, #16
 80177d4:	80fb      	strh	r3, [r7, #6]
 80177d6:	e018      	b.n	801780a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80177d8:	88fb      	ldrh	r3, [r7, #6]
 80177da:	3b20      	subs	r3, #32
 80177dc:	80fb      	strh	r3, [r7, #6]
 80177de:	e014      	b.n	801780a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80177e0:	88fb      	ldrh	r3, [r7, #6]
 80177e2:	3b30      	subs	r3, #48	@ 0x30
 80177e4:	80fb      	strh	r3, [r7, #6]
 80177e6:	e010      	b.n	801780a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80177e8:	88fb      	ldrh	r3, [r7, #6]
 80177ea:	3b1a      	subs	r3, #26
 80177ec:	80fb      	strh	r3, [r7, #6]
 80177ee:	e00c      	b.n	801780a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80177f0:	88fb      	ldrh	r3, [r7, #6]
 80177f2:	3308      	adds	r3, #8
 80177f4:	80fb      	strh	r3, [r7, #6]
 80177f6:	e008      	b.n	801780a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80177f8:	88fb      	ldrh	r3, [r7, #6]
 80177fa:	3b50      	subs	r3, #80	@ 0x50
 80177fc:	80fb      	strh	r3, [r7, #6]
 80177fe:	e004      	b.n	801780a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017800:	88fb      	ldrh	r3, [r7, #6]
 8017802:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8017806:	80fb      	strh	r3, [r7, #6]
 8017808:	bf00      	nop
			}
			break;
 801780a:	e008      	b.n	801781e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801780c:	89fb      	ldrh	r3, [r7, #14]
 801780e:	2b00      	cmp	r3, #0
 8017810:	d195      	bne.n	801773e <ff_wtoupper+0x1a>
 8017812:	8a3b      	ldrh	r3, [r7, #16]
 8017814:	005b      	lsls	r3, r3, #1
 8017816:	697a      	ldr	r2, [r7, #20]
 8017818:	4413      	add	r3, r2
 801781a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801781c:	e78f      	b.n	801773e <ff_wtoupper+0x1a>
			break;
 801781e:	bf00      	nop
	}

	return chr;
 8017820:	88fb      	ldrh	r3, [r7, #6]
}
 8017822:	4618      	mov	r0, r3
 8017824:	371c      	adds	r7, #28
 8017826:	46bd      	mov	sp, r7
 8017828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801782c:	4770      	bx	lr
 801782e:	bf00      	nop
 8017830:	0801d0d8 	.word	0x0801d0d8
 8017834:	0801d2cc 	.word	0x0801d2cc

08017838 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 801783c:	2200      	movs	r2, #0
 801783e:	4912      	ldr	r1, [pc, #72]	@ (8017888 <MX_USB_Device_Init+0x50>)
 8017840:	4812      	ldr	r0, [pc, #72]	@ (801788c <MX_USB_Device_Init+0x54>)
 8017842:	f7fb fe71 	bl	8013528 <USBD_Init>
 8017846:	4603      	mov	r3, r0
 8017848:	2b00      	cmp	r3, #0
 801784a:	d001      	beq.n	8017850 <MX_USB_Device_Init+0x18>
    Error_Handler();
 801784c:	f7ed fa72 	bl	8004d34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017850:	490f      	ldr	r1, [pc, #60]	@ (8017890 <MX_USB_Device_Init+0x58>)
 8017852:	480e      	ldr	r0, [pc, #56]	@ (801788c <MX_USB_Device_Init+0x54>)
 8017854:	f7fb fe98 	bl	8013588 <USBD_RegisterClass>
 8017858:	4603      	mov	r3, r0
 801785a:	2b00      	cmp	r3, #0
 801785c:	d001      	beq.n	8017862 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801785e:	f7ed fa69 	bl	8004d34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017862:	490c      	ldr	r1, [pc, #48]	@ (8017894 <MX_USB_Device_Init+0x5c>)
 8017864:	4809      	ldr	r0, [pc, #36]	@ (801788c <MX_USB_Device_Init+0x54>)
 8017866:	f7fb fdb9 	bl	80133dc <USBD_CDC_RegisterInterface>
 801786a:	4603      	mov	r3, r0
 801786c:	2b00      	cmp	r3, #0
 801786e:	d001      	beq.n	8017874 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017870:	f7ed fa60 	bl	8004d34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017874:	4805      	ldr	r0, [pc, #20]	@ (801788c <MX_USB_Device_Init+0x54>)
 8017876:	f7fb feae 	bl	80135d6 <USBD_Start>
 801787a:	4603      	mov	r3, r0
 801787c:	2b00      	cmp	r3, #0
 801787e:	d001      	beq.n	8017884 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017880:	f7ed fa58 	bl	8004d34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017884:	bf00      	nop
 8017886:	bd80      	pop	{r7, pc}
 8017888:	2000014c 	.word	0x2000014c
 801788c:	20002bc8 	.word	0x20002bc8
 8017890:	20000034 	.word	0x20000034
 8017894:	20000138 	.word	0x20000138

08017898 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017898:	b580      	push	{r7, lr}
 801789a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801789c:	2200      	movs	r2, #0
 801789e:	4905      	ldr	r1, [pc, #20]	@ (80178b4 <CDC_Init_FS+0x1c>)
 80178a0:	4805      	ldr	r0, [pc, #20]	@ (80178b8 <CDC_Init_FS+0x20>)
 80178a2:	f7fb fdb0 	bl	8013406 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80178a6:	4905      	ldr	r1, [pc, #20]	@ (80178bc <CDC_Init_FS+0x24>)
 80178a8:	4803      	ldr	r0, [pc, #12]	@ (80178b8 <CDC_Init_FS+0x20>)
 80178aa:	f7fb fdca 	bl	8013442 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80178ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80178b0:	4618      	mov	r0, r3
 80178b2:	bd80      	pop	{r7, pc}
 80178b4:	20003298 	.word	0x20003298
 80178b8:	20002bc8 	.word	0x20002bc8
 80178bc:	20002e98 	.word	0x20002e98

080178c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80178c0:	b480      	push	{r7}
 80178c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80178c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80178c6:	4618      	mov	r0, r3
 80178c8:	46bd      	mov	sp, r7
 80178ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ce:	4770      	bx	lr

080178d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80178d0:	b480      	push	{r7}
 80178d2:	b083      	sub	sp, #12
 80178d4:	af00      	add	r7, sp, #0
 80178d6:	4603      	mov	r3, r0
 80178d8:	6039      	str	r1, [r7, #0]
 80178da:	71fb      	strb	r3, [r7, #7]
 80178dc:	4613      	mov	r3, r2
 80178de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80178e0:	79fb      	ldrb	r3, [r7, #7]
 80178e2:	2b23      	cmp	r3, #35	@ 0x23
 80178e4:	d84a      	bhi.n	801797c <CDC_Control_FS+0xac>
 80178e6:	a201      	add	r2, pc, #4	@ (adr r2, 80178ec <CDC_Control_FS+0x1c>)
 80178e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80178ec:	0801797d 	.word	0x0801797d
 80178f0:	0801797d 	.word	0x0801797d
 80178f4:	0801797d 	.word	0x0801797d
 80178f8:	0801797d 	.word	0x0801797d
 80178fc:	0801797d 	.word	0x0801797d
 8017900:	0801797d 	.word	0x0801797d
 8017904:	0801797d 	.word	0x0801797d
 8017908:	0801797d 	.word	0x0801797d
 801790c:	0801797d 	.word	0x0801797d
 8017910:	0801797d 	.word	0x0801797d
 8017914:	0801797d 	.word	0x0801797d
 8017918:	0801797d 	.word	0x0801797d
 801791c:	0801797d 	.word	0x0801797d
 8017920:	0801797d 	.word	0x0801797d
 8017924:	0801797d 	.word	0x0801797d
 8017928:	0801797d 	.word	0x0801797d
 801792c:	0801797d 	.word	0x0801797d
 8017930:	0801797d 	.word	0x0801797d
 8017934:	0801797d 	.word	0x0801797d
 8017938:	0801797d 	.word	0x0801797d
 801793c:	0801797d 	.word	0x0801797d
 8017940:	0801797d 	.word	0x0801797d
 8017944:	0801797d 	.word	0x0801797d
 8017948:	0801797d 	.word	0x0801797d
 801794c:	0801797d 	.word	0x0801797d
 8017950:	0801797d 	.word	0x0801797d
 8017954:	0801797d 	.word	0x0801797d
 8017958:	0801797d 	.word	0x0801797d
 801795c:	0801797d 	.word	0x0801797d
 8017960:	0801797d 	.word	0x0801797d
 8017964:	0801797d 	.word	0x0801797d
 8017968:	0801797d 	.word	0x0801797d
 801796c:	0801797d 	.word	0x0801797d
 8017970:	0801797d 	.word	0x0801797d
 8017974:	0801797d 	.word	0x0801797d
 8017978:	0801797d 	.word	0x0801797d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801797c:	bf00      	nop
  }

  return (USBD_OK);
 801797e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017980:	4618      	mov	r0, r3
 8017982:	370c      	adds	r7, #12
 8017984:	46bd      	mov	sp, r7
 8017986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801798a:	4770      	bx	lr

0801798c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801798c:	b580      	push	{r7, lr}
 801798e:	b082      	sub	sp, #8
 8017990:	af00      	add	r7, sp, #0
 8017992:	6078      	str	r0, [r7, #4]
 8017994:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017996:	6879      	ldr	r1, [r7, #4]
 8017998:	4805      	ldr	r0, [pc, #20]	@ (80179b0 <CDC_Receive_FS+0x24>)
 801799a:	f7fb fd52 	bl	8013442 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801799e:	4804      	ldr	r0, [pc, #16]	@ (80179b0 <CDC_Receive_FS+0x24>)
 80179a0:	f7fb fd98 	bl	80134d4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80179a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80179a6:	4618      	mov	r0, r3
 80179a8:	3708      	adds	r7, #8
 80179aa:	46bd      	mov	sp, r7
 80179ac:	bd80      	pop	{r7, pc}
 80179ae:	bf00      	nop
 80179b0:	20002bc8 	.word	0x20002bc8

080179b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80179b4:	b580      	push	{r7, lr}
 80179b6:	b084      	sub	sp, #16
 80179b8:	af00      	add	r7, sp, #0
 80179ba:	6078      	str	r0, [r7, #4]
 80179bc:	460b      	mov	r3, r1
 80179be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80179c0:	2300      	movs	r3, #0
 80179c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80179c4:	4b0d      	ldr	r3, [pc, #52]	@ (80179fc <CDC_Transmit_FS+0x48>)
 80179c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80179ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80179cc:	68bb      	ldr	r3, [r7, #8]
 80179ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d001      	beq.n	80179da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80179d6:	2301      	movs	r3, #1
 80179d8:	e00b      	b.n	80179f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80179da:	887b      	ldrh	r3, [r7, #2]
 80179dc:	461a      	mov	r2, r3
 80179de:	6879      	ldr	r1, [r7, #4]
 80179e0:	4806      	ldr	r0, [pc, #24]	@ (80179fc <CDC_Transmit_FS+0x48>)
 80179e2:	f7fb fd10 	bl	8013406 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80179e6:	4805      	ldr	r0, [pc, #20]	@ (80179fc <CDC_Transmit_FS+0x48>)
 80179e8:	f7fb fd44 	bl	8013474 <USBD_CDC_TransmitPacket>
 80179ec:	4603      	mov	r3, r0
 80179ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80179f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80179f2:	4618      	mov	r0, r3
 80179f4:	3710      	adds	r7, #16
 80179f6:	46bd      	mov	sp, r7
 80179f8:	bd80      	pop	{r7, pc}
 80179fa:	bf00      	nop
 80179fc:	20002bc8 	.word	0x20002bc8

08017a00 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017a00:	b480      	push	{r7}
 8017a02:	b087      	sub	sp, #28
 8017a04:	af00      	add	r7, sp, #0
 8017a06:	60f8      	str	r0, [r7, #12]
 8017a08:	60b9      	str	r1, [r7, #8]
 8017a0a:	4613      	mov	r3, r2
 8017a0c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017a0e:	2300      	movs	r3, #0
 8017a10:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8017a12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017a16:	4618      	mov	r0, r3
 8017a18:	371c      	adds	r7, #28
 8017a1a:	46bd      	mov	sp, r7
 8017a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a20:	4770      	bx	lr
	...

08017a24 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017a24:	b480      	push	{r7}
 8017a26:	b083      	sub	sp, #12
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	4603      	mov	r3, r0
 8017a2c:	6039      	str	r1, [r7, #0]
 8017a2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8017a30:	683b      	ldr	r3, [r7, #0]
 8017a32:	2212      	movs	r2, #18
 8017a34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017a36:	4b03      	ldr	r3, [pc, #12]	@ (8017a44 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017a38:	4618      	mov	r0, r3
 8017a3a:	370c      	adds	r7, #12
 8017a3c:	46bd      	mov	sp, r7
 8017a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a42:	4770      	bx	lr
 8017a44:	2000016c 	.word	0x2000016c

08017a48 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017a48:	b480      	push	{r7}
 8017a4a:	b083      	sub	sp, #12
 8017a4c:	af00      	add	r7, sp, #0
 8017a4e:	4603      	mov	r3, r0
 8017a50:	6039      	str	r1, [r7, #0]
 8017a52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017a54:	683b      	ldr	r3, [r7, #0]
 8017a56:	2204      	movs	r2, #4
 8017a58:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017a5a:	4b03      	ldr	r3, [pc, #12]	@ (8017a68 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	370c      	adds	r7, #12
 8017a60:	46bd      	mov	sp, r7
 8017a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a66:	4770      	bx	lr
 8017a68:	20000180 	.word	0x20000180

08017a6c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017a6c:	b580      	push	{r7, lr}
 8017a6e:	b082      	sub	sp, #8
 8017a70:	af00      	add	r7, sp, #0
 8017a72:	4603      	mov	r3, r0
 8017a74:	6039      	str	r1, [r7, #0]
 8017a76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017a78:	79fb      	ldrb	r3, [r7, #7]
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d105      	bne.n	8017a8a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017a7e:	683a      	ldr	r2, [r7, #0]
 8017a80:	4907      	ldr	r1, [pc, #28]	@ (8017aa0 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017a82:	4808      	ldr	r0, [pc, #32]	@ (8017aa4 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017a84:	f7fc fd91 	bl	80145aa <USBD_GetString>
 8017a88:	e004      	b.n	8017a94 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017a8a:	683a      	ldr	r2, [r7, #0]
 8017a8c:	4904      	ldr	r1, [pc, #16]	@ (8017aa0 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017a8e:	4805      	ldr	r0, [pc, #20]	@ (8017aa4 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017a90:	f7fc fd8b 	bl	80145aa <USBD_GetString>
  }
  return USBD_StrDesc;
 8017a94:	4b02      	ldr	r3, [pc, #8]	@ (8017aa0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017a96:	4618      	mov	r0, r3
 8017a98:	3708      	adds	r7, #8
 8017a9a:	46bd      	mov	sp, r7
 8017a9c:	bd80      	pop	{r7, pc}
 8017a9e:	bf00      	nop
 8017aa0:	20003698 	.word	0x20003698
 8017aa4:	0801b3e4 	.word	0x0801b3e4

08017aa8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017aa8:	b580      	push	{r7, lr}
 8017aaa:	b082      	sub	sp, #8
 8017aac:	af00      	add	r7, sp, #0
 8017aae:	4603      	mov	r3, r0
 8017ab0:	6039      	str	r1, [r7, #0]
 8017ab2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017ab4:	683a      	ldr	r2, [r7, #0]
 8017ab6:	4904      	ldr	r1, [pc, #16]	@ (8017ac8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017ab8:	4804      	ldr	r0, [pc, #16]	@ (8017acc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017aba:	f7fc fd76 	bl	80145aa <USBD_GetString>
  return USBD_StrDesc;
 8017abe:	4b02      	ldr	r3, [pc, #8]	@ (8017ac8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	3708      	adds	r7, #8
 8017ac4:	46bd      	mov	sp, r7
 8017ac6:	bd80      	pop	{r7, pc}
 8017ac8:	20003698 	.word	0x20003698
 8017acc:	0801b3fc 	.word	0x0801b3fc

08017ad0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ad0:	b580      	push	{r7, lr}
 8017ad2:	b082      	sub	sp, #8
 8017ad4:	af00      	add	r7, sp, #0
 8017ad6:	4603      	mov	r3, r0
 8017ad8:	6039      	str	r1, [r7, #0]
 8017ada:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017adc:	683b      	ldr	r3, [r7, #0]
 8017ade:	221a      	movs	r2, #26
 8017ae0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017ae2:	f000 f843 	bl	8017b6c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017ae6:	4b02      	ldr	r3, [pc, #8]	@ (8017af0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017ae8:	4618      	mov	r0, r3
 8017aea:	3708      	adds	r7, #8
 8017aec:	46bd      	mov	sp, r7
 8017aee:	bd80      	pop	{r7, pc}
 8017af0:	20000184 	.word	0x20000184

08017af4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017af4:	b580      	push	{r7, lr}
 8017af6:	b082      	sub	sp, #8
 8017af8:	af00      	add	r7, sp, #0
 8017afa:	4603      	mov	r3, r0
 8017afc:	6039      	str	r1, [r7, #0]
 8017afe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017b00:	79fb      	ldrb	r3, [r7, #7]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	d105      	bne.n	8017b12 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017b06:	683a      	ldr	r2, [r7, #0]
 8017b08:	4907      	ldr	r1, [pc, #28]	@ (8017b28 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017b0a:	4808      	ldr	r0, [pc, #32]	@ (8017b2c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017b0c:	f7fc fd4d 	bl	80145aa <USBD_GetString>
 8017b10:	e004      	b.n	8017b1c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017b12:	683a      	ldr	r2, [r7, #0]
 8017b14:	4904      	ldr	r1, [pc, #16]	@ (8017b28 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017b16:	4805      	ldr	r0, [pc, #20]	@ (8017b2c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017b18:	f7fc fd47 	bl	80145aa <USBD_GetString>
  }
  return USBD_StrDesc;
 8017b1c:	4b02      	ldr	r3, [pc, #8]	@ (8017b28 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8017b1e:	4618      	mov	r0, r3
 8017b20:	3708      	adds	r7, #8
 8017b22:	46bd      	mov	sp, r7
 8017b24:	bd80      	pop	{r7, pc}
 8017b26:	bf00      	nop
 8017b28:	20003698 	.word	0x20003698
 8017b2c:	0801b410 	.word	0x0801b410

08017b30 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017b30:	b580      	push	{r7, lr}
 8017b32:	b082      	sub	sp, #8
 8017b34:	af00      	add	r7, sp, #0
 8017b36:	4603      	mov	r3, r0
 8017b38:	6039      	str	r1, [r7, #0]
 8017b3a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017b3c:	79fb      	ldrb	r3, [r7, #7]
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d105      	bne.n	8017b4e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017b42:	683a      	ldr	r2, [r7, #0]
 8017b44:	4907      	ldr	r1, [pc, #28]	@ (8017b64 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017b46:	4808      	ldr	r0, [pc, #32]	@ (8017b68 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017b48:	f7fc fd2f 	bl	80145aa <USBD_GetString>
 8017b4c:	e004      	b.n	8017b58 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017b4e:	683a      	ldr	r2, [r7, #0]
 8017b50:	4904      	ldr	r1, [pc, #16]	@ (8017b64 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017b52:	4805      	ldr	r0, [pc, #20]	@ (8017b68 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017b54:	f7fc fd29 	bl	80145aa <USBD_GetString>
  }
  return USBD_StrDesc;
 8017b58:	4b02      	ldr	r3, [pc, #8]	@ (8017b64 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017b5a:	4618      	mov	r0, r3
 8017b5c:	3708      	adds	r7, #8
 8017b5e:	46bd      	mov	sp, r7
 8017b60:	bd80      	pop	{r7, pc}
 8017b62:	bf00      	nop
 8017b64:	20003698 	.word	0x20003698
 8017b68:	0801b41c 	.word	0x0801b41c

08017b6c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017b6c:	b580      	push	{r7, lr}
 8017b6e:	b084      	sub	sp, #16
 8017b70:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017b72:	4b0f      	ldr	r3, [pc, #60]	@ (8017bb0 <Get_SerialNum+0x44>)
 8017b74:	681b      	ldr	r3, [r3, #0]
 8017b76:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017b78:	4b0e      	ldr	r3, [pc, #56]	@ (8017bb4 <Get_SerialNum+0x48>)
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8017bb8 <Get_SerialNum+0x4c>)
 8017b80:	681b      	ldr	r3, [r3, #0]
 8017b82:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017b84:	68fa      	ldr	r2, [r7, #12]
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	4413      	add	r3, r2
 8017b8a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017b8c:	68fb      	ldr	r3, [r7, #12]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d009      	beq.n	8017ba6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017b92:	2208      	movs	r2, #8
 8017b94:	4909      	ldr	r1, [pc, #36]	@ (8017bbc <Get_SerialNum+0x50>)
 8017b96:	68f8      	ldr	r0, [r7, #12]
 8017b98:	f000 f814 	bl	8017bc4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017b9c:	2204      	movs	r2, #4
 8017b9e:	4908      	ldr	r1, [pc, #32]	@ (8017bc0 <Get_SerialNum+0x54>)
 8017ba0:	68b8      	ldr	r0, [r7, #8]
 8017ba2:	f000 f80f 	bl	8017bc4 <IntToUnicode>
  }
}
 8017ba6:	bf00      	nop
 8017ba8:	3710      	adds	r7, #16
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bd80      	pop	{r7, pc}
 8017bae:	bf00      	nop
 8017bb0:	1fff7590 	.word	0x1fff7590
 8017bb4:	1fff7594 	.word	0x1fff7594
 8017bb8:	1fff7598 	.word	0x1fff7598
 8017bbc:	20000186 	.word	0x20000186
 8017bc0:	20000196 	.word	0x20000196

08017bc4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017bc4:	b480      	push	{r7}
 8017bc6:	b087      	sub	sp, #28
 8017bc8:	af00      	add	r7, sp, #0
 8017bca:	60f8      	str	r0, [r7, #12]
 8017bcc:	60b9      	str	r1, [r7, #8]
 8017bce:	4613      	mov	r3, r2
 8017bd0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017bd6:	2300      	movs	r3, #0
 8017bd8:	75fb      	strb	r3, [r7, #23]
 8017bda:	e027      	b.n	8017c2c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017bdc:	68fb      	ldr	r3, [r7, #12]
 8017bde:	0f1b      	lsrs	r3, r3, #28
 8017be0:	2b09      	cmp	r3, #9
 8017be2:	d80b      	bhi.n	8017bfc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017be4:	68fb      	ldr	r3, [r7, #12]
 8017be6:	0f1b      	lsrs	r3, r3, #28
 8017be8:	b2da      	uxtb	r2, r3
 8017bea:	7dfb      	ldrb	r3, [r7, #23]
 8017bec:	005b      	lsls	r3, r3, #1
 8017bee:	4619      	mov	r1, r3
 8017bf0:	68bb      	ldr	r3, [r7, #8]
 8017bf2:	440b      	add	r3, r1
 8017bf4:	3230      	adds	r2, #48	@ 0x30
 8017bf6:	b2d2      	uxtb	r2, r2
 8017bf8:	701a      	strb	r2, [r3, #0]
 8017bfa:	e00a      	b.n	8017c12 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017bfc:	68fb      	ldr	r3, [r7, #12]
 8017bfe:	0f1b      	lsrs	r3, r3, #28
 8017c00:	b2da      	uxtb	r2, r3
 8017c02:	7dfb      	ldrb	r3, [r7, #23]
 8017c04:	005b      	lsls	r3, r3, #1
 8017c06:	4619      	mov	r1, r3
 8017c08:	68bb      	ldr	r3, [r7, #8]
 8017c0a:	440b      	add	r3, r1
 8017c0c:	3237      	adds	r2, #55	@ 0x37
 8017c0e:	b2d2      	uxtb	r2, r2
 8017c10:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	011b      	lsls	r3, r3, #4
 8017c16:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017c18:	7dfb      	ldrb	r3, [r7, #23]
 8017c1a:	005b      	lsls	r3, r3, #1
 8017c1c:	3301      	adds	r3, #1
 8017c1e:	68ba      	ldr	r2, [r7, #8]
 8017c20:	4413      	add	r3, r2
 8017c22:	2200      	movs	r2, #0
 8017c24:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017c26:	7dfb      	ldrb	r3, [r7, #23]
 8017c28:	3301      	adds	r3, #1
 8017c2a:	75fb      	strb	r3, [r7, #23]
 8017c2c:	7dfa      	ldrb	r2, [r7, #23]
 8017c2e:	79fb      	ldrb	r3, [r7, #7]
 8017c30:	429a      	cmp	r2, r3
 8017c32:	d3d3      	bcc.n	8017bdc <IntToUnicode+0x18>
  }
}
 8017c34:	bf00      	nop
 8017c36:	bf00      	nop
 8017c38:	371c      	adds	r7, #28
 8017c3a:	46bd      	mov	sp, r7
 8017c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c40:	4770      	bx	lr
	...

08017c44 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c44:	b580      	push	{r7, lr}
 8017c46:	b094      	sub	sp, #80	@ 0x50
 8017c48:	af00      	add	r7, sp, #0
 8017c4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017c4c:	f107 030c 	add.w	r3, r7, #12
 8017c50:	2244      	movs	r2, #68	@ 0x44
 8017c52:	2100      	movs	r1, #0
 8017c54:	4618      	mov	r0, r3
 8017c56:	f001 f8c6 	bl	8018de6 <memset>
  if(pcdHandle->Instance==USB)
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	681b      	ldr	r3, [r3, #0]
 8017c5e:	4a15      	ldr	r2, [pc, #84]	@ (8017cb4 <HAL_PCD_MspInit+0x70>)
 8017c60:	4293      	cmp	r3, r2
 8017c62:	d123      	bne.n	8017cac <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017c64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8017c68:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8017c6a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8017c6e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8017c70:	f107 030c 	add.w	r3, r7, #12
 8017c74:	4618      	mov	r0, r3
 8017c76:	f7f6 fd83 	bl	800e780 <HAL_RCCEx_PeriphCLKConfig>
 8017c7a:	4603      	mov	r3, r0
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d001      	beq.n	8017c84 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8017c80:	f7ed f858 	bl	8004d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8017c84:	4b0c      	ldr	r3, [pc, #48]	@ (8017cb8 <HAL_PCD_MspInit+0x74>)
 8017c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c88:	4a0b      	ldr	r2, [pc, #44]	@ (8017cb8 <HAL_PCD_MspInit+0x74>)
 8017c8a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017c8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8017c90:	4b09      	ldr	r3, [pc, #36]	@ (8017cb8 <HAL_PCD_MspInit+0x74>)
 8017c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017c98:	60bb      	str	r3, [r7, #8]
 8017c9a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8017c9c:	2200      	movs	r2, #0
 8017c9e:	2100      	movs	r1, #0
 8017ca0:	2014      	movs	r0, #20
 8017ca2:	f7f2 fbac 	bl	800a3fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8017ca6:	2014      	movs	r0, #20
 8017ca8:	f7f2 fbc3 	bl	800a432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017cac:	bf00      	nop
 8017cae:	3750      	adds	r7, #80	@ 0x50
 8017cb0:	46bd      	mov	sp, r7
 8017cb2:	bd80      	pop	{r7, pc}
 8017cb4:	40005c00 	.word	0x40005c00
 8017cb8:	40021000 	.word	0x40021000

08017cbc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b082      	sub	sp, #8
 8017cc0:	af00      	add	r7, sp, #0
 8017cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8017cd0:	4619      	mov	r1, r3
 8017cd2:	4610      	mov	r0, r2
 8017cd4:	f7fb fcca 	bl	801366c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017cd8:	bf00      	nop
 8017cda:	3708      	adds	r7, #8
 8017cdc:	46bd      	mov	sp, r7
 8017cde:	bd80      	pop	{r7, pc}

08017ce0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b082      	sub	sp, #8
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	6078      	str	r0, [r7, #4]
 8017ce8:	460b      	mov	r3, r1
 8017cea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017cf2:	78fa      	ldrb	r2, [r7, #3]
 8017cf4:	6879      	ldr	r1, [r7, #4]
 8017cf6:	4613      	mov	r3, r2
 8017cf8:	009b      	lsls	r3, r3, #2
 8017cfa:	4413      	add	r3, r2
 8017cfc:	00db      	lsls	r3, r3, #3
 8017cfe:	440b      	add	r3, r1
 8017d00:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017d04:	681a      	ldr	r2, [r3, #0]
 8017d06:	78fb      	ldrb	r3, [r7, #3]
 8017d08:	4619      	mov	r1, r3
 8017d0a:	f7fb fd04 	bl	8013716 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017d0e:	bf00      	nop
 8017d10:	3708      	adds	r7, #8
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bd80      	pop	{r7, pc}

08017d16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d16:	b580      	push	{r7, lr}
 8017d18:	b082      	sub	sp, #8
 8017d1a:	af00      	add	r7, sp, #0
 8017d1c:	6078      	str	r0, [r7, #4]
 8017d1e:	460b      	mov	r3, r1
 8017d20:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017d28:	78fa      	ldrb	r2, [r7, #3]
 8017d2a:	6879      	ldr	r1, [r7, #4]
 8017d2c:	4613      	mov	r3, r2
 8017d2e:	009b      	lsls	r3, r3, #2
 8017d30:	4413      	add	r3, r2
 8017d32:	00db      	lsls	r3, r3, #3
 8017d34:	440b      	add	r3, r1
 8017d36:	3324      	adds	r3, #36	@ 0x24
 8017d38:	681a      	ldr	r2, [r3, #0]
 8017d3a:	78fb      	ldrb	r3, [r7, #3]
 8017d3c:	4619      	mov	r1, r3
 8017d3e:	f7fb fd4d 	bl	80137dc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8017d42:	bf00      	nop
 8017d44:	3708      	adds	r7, #8
 8017d46:	46bd      	mov	sp, r7
 8017d48:	bd80      	pop	{r7, pc}

08017d4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d4a:	b580      	push	{r7, lr}
 8017d4c:	b082      	sub	sp, #8
 8017d4e:	af00      	add	r7, sp, #0
 8017d50:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017d58:	4618      	mov	r0, r3
 8017d5a:	f7fb fe61 	bl	8013a20 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8017d5e:	bf00      	nop
 8017d60:	3708      	adds	r7, #8
 8017d62:	46bd      	mov	sp, r7
 8017d64:	bd80      	pop	{r7, pc}

08017d66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d66:	b580      	push	{r7, lr}
 8017d68:	b084      	sub	sp, #16
 8017d6a:	af00      	add	r7, sp, #0
 8017d6c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017d6e:	2301      	movs	r3, #1
 8017d70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017d72:	687b      	ldr	r3, [r7, #4]
 8017d74:	795b      	ldrb	r3, [r3, #5]
 8017d76:	2b02      	cmp	r3, #2
 8017d78:	d001      	beq.n	8017d7e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017d7a:	f7ec ffdb 	bl	8004d34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017d84:	7bfa      	ldrb	r2, [r7, #15]
 8017d86:	4611      	mov	r1, r2
 8017d88:	4618      	mov	r0, r3
 8017d8a:	f7fb fe0b 	bl	80139a4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017d94:	4618      	mov	r0, r3
 8017d96:	f7fb fdb7 	bl	8013908 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017d9a:	bf00      	nop
 8017d9c:	3710      	adds	r7, #16
 8017d9e:	46bd      	mov	sp, r7
 8017da0:	bd80      	pop	{r7, pc}
	...

08017da4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b082      	sub	sp, #8
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017db2:	4618      	mov	r0, r3
 8017db4:	f7fb fe06 	bl	80139c4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	7a5b      	ldrb	r3, [r3, #9]
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d005      	beq.n	8017dcc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017dc0:	4b04      	ldr	r3, [pc, #16]	@ (8017dd4 <HAL_PCD_SuspendCallback+0x30>)
 8017dc2:	691b      	ldr	r3, [r3, #16]
 8017dc4:	4a03      	ldr	r2, [pc, #12]	@ (8017dd4 <HAL_PCD_SuspendCallback+0x30>)
 8017dc6:	f043 0306 	orr.w	r3, r3, #6
 8017dca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017dcc:	bf00      	nop
 8017dce:	3708      	adds	r7, #8
 8017dd0:	46bd      	mov	sp, r7
 8017dd2:	bd80      	pop	{r7, pc}
 8017dd4:	e000ed00 	.word	0xe000ed00

08017dd8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017dd8:	b580      	push	{r7, lr}
 8017dda:	b082      	sub	sp, #8
 8017ddc:	af00      	add	r7, sp, #0
 8017dde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	7a5b      	ldrb	r3, [r3, #9]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d007      	beq.n	8017df8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017de8:	4b08      	ldr	r3, [pc, #32]	@ (8017e0c <HAL_PCD_ResumeCallback+0x34>)
 8017dea:	691b      	ldr	r3, [r3, #16]
 8017dec:	4a07      	ldr	r2, [pc, #28]	@ (8017e0c <HAL_PCD_ResumeCallback+0x34>)
 8017dee:	f023 0306 	bic.w	r3, r3, #6
 8017df2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017df4:	f000 f9f8 	bl	80181e8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017dfe:	4618      	mov	r0, r3
 8017e00:	f7fb fdf6 	bl	80139f0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017e04:	bf00      	nop
 8017e06:	3708      	adds	r7, #8
 8017e08:	46bd      	mov	sp, r7
 8017e0a:	bd80      	pop	{r7, pc}
 8017e0c:	e000ed00 	.word	0xe000ed00

08017e10 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017e10:	b580      	push	{r7, lr}
 8017e12:	b082      	sub	sp, #8
 8017e14:	af00      	add	r7, sp, #0
 8017e16:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017e18:	4a2b      	ldr	r2, [pc, #172]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	4a29      	ldr	r2, [pc, #164]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e24:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017e28:	4b27      	ldr	r3, [pc, #156]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e2a:	4a28      	ldr	r2, [pc, #160]	@ (8017ecc <USBD_LL_Init+0xbc>)
 8017e2c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017e2e:	4b26      	ldr	r3, [pc, #152]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e30:	2208      	movs	r2, #8
 8017e32:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017e34:	4b24      	ldr	r3, [pc, #144]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e36:	2202      	movs	r2, #2
 8017e38:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017e3a:	4b23      	ldr	r3, [pc, #140]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e3c:	2202      	movs	r2, #2
 8017e3e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017e40:	4b21      	ldr	r3, [pc, #132]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e42:	2200      	movs	r2, #0
 8017e44:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017e46:	4b20      	ldr	r3, [pc, #128]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e48:	2200      	movs	r2, #0
 8017e4a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e4e:	2200      	movs	r2, #0
 8017e50:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017e52:	4b1d      	ldr	r3, [pc, #116]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e54:	2200      	movs	r2, #0
 8017e56:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017e58:	481b      	ldr	r0, [pc, #108]	@ (8017ec8 <USBD_LL_Init+0xb8>)
 8017e5a:	f7f4 f9ae 	bl	800c1ba <HAL_PCD_Init>
 8017e5e:	4603      	mov	r3, r0
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d001      	beq.n	8017e68 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8017e64:	f7ec ff66 	bl	8004d34 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017e6e:	2318      	movs	r3, #24
 8017e70:	2200      	movs	r2, #0
 8017e72:	2100      	movs	r1, #0
 8017e74:	f7f5 fe35 	bl	800dae2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017e7e:	2358      	movs	r3, #88	@ 0x58
 8017e80:	2200      	movs	r2, #0
 8017e82:	2180      	movs	r1, #128	@ 0x80
 8017e84:	f7f5 fe2d 	bl	800dae2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017e8e:	23c0      	movs	r3, #192	@ 0xc0
 8017e90:	2200      	movs	r2, #0
 8017e92:	2181      	movs	r1, #129	@ 0x81
 8017e94:	f7f5 fe25 	bl	800dae2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017e9e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8017ea2:	2200      	movs	r2, #0
 8017ea4:	2101      	movs	r1, #1
 8017ea6:	f7f5 fe1c 	bl	800dae2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017eb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017eb4:	2200      	movs	r2, #0
 8017eb6:	2182      	movs	r1, #130	@ 0x82
 8017eb8:	f7f5 fe13 	bl	800dae2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017ebc:	2300      	movs	r3, #0
}
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	3708      	adds	r7, #8
 8017ec2:	46bd      	mov	sp, r7
 8017ec4:	bd80      	pop	{r7, pc}
 8017ec6:	bf00      	nop
 8017ec8:	20003898 	.word	0x20003898
 8017ecc:	40005c00 	.word	0x40005c00

08017ed0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017ed0:	b580      	push	{r7, lr}
 8017ed2:	b084      	sub	sp, #16
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ed8:	2300      	movs	r3, #0
 8017eda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017edc:	2300      	movs	r3, #0
 8017ede:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017ee6:	4618      	mov	r0, r3
 8017ee8:	f7f4 fa35 	bl	800c356 <HAL_PCD_Start>
 8017eec:	4603      	mov	r3, r0
 8017eee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ef0:	7bfb      	ldrb	r3, [r7, #15]
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f000 f97e 	bl	80181f4 <USBD_Get_USB_Status>
 8017ef8:	4603      	mov	r3, r0
 8017efa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017efc:	7bbb      	ldrb	r3, [r7, #14]
}
 8017efe:	4618      	mov	r0, r3
 8017f00:	3710      	adds	r7, #16
 8017f02:	46bd      	mov	sp, r7
 8017f04:	bd80      	pop	{r7, pc}

08017f06 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017f06:	b580      	push	{r7, lr}
 8017f08:	b084      	sub	sp, #16
 8017f0a:	af00      	add	r7, sp, #0
 8017f0c:	6078      	str	r0, [r7, #4]
 8017f0e:	4608      	mov	r0, r1
 8017f10:	4611      	mov	r1, r2
 8017f12:	461a      	mov	r2, r3
 8017f14:	4603      	mov	r3, r0
 8017f16:	70fb      	strb	r3, [r7, #3]
 8017f18:	460b      	mov	r3, r1
 8017f1a:	70bb      	strb	r3, [r7, #2]
 8017f1c:	4613      	mov	r3, r2
 8017f1e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f20:	2300      	movs	r3, #0
 8017f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f24:	2300      	movs	r3, #0
 8017f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017f2e:	78bb      	ldrb	r3, [r7, #2]
 8017f30:	883a      	ldrh	r2, [r7, #0]
 8017f32:	78f9      	ldrb	r1, [r7, #3]
 8017f34:	f7f4 fb7c 	bl	800c630 <HAL_PCD_EP_Open>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f3c:	7bfb      	ldrb	r3, [r7, #15]
 8017f3e:	4618      	mov	r0, r3
 8017f40:	f000 f958 	bl	80181f4 <USBD_Get_USB_Status>
 8017f44:	4603      	mov	r3, r0
 8017f46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	3710      	adds	r7, #16
 8017f4e:	46bd      	mov	sp, r7
 8017f50:	bd80      	pop	{r7, pc}

08017f52 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f52:	b580      	push	{r7, lr}
 8017f54:	b084      	sub	sp, #16
 8017f56:	af00      	add	r7, sp, #0
 8017f58:	6078      	str	r0, [r7, #4]
 8017f5a:	460b      	mov	r3, r1
 8017f5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f5e:	2300      	movs	r3, #0
 8017f60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f62:	2300      	movs	r3, #0
 8017f64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017f66:	687b      	ldr	r3, [r7, #4]
 8017f68:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017f6c:	78fa      	ldrb	r2, [r7, #3]
 8017f6e:	4611      	mov	r1, r2
 8017f70:	4618      	mov	r0, r3
 8017f72:	f7f4 fbbc 	bl	800c6ee <HAL_PCD_EP_Close>
 8017f76:	4603      	mov	r3, r0
 8017f78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f7a:	7bfb      	ldrb	r3, [r7, #15]
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	f000 f939 	bl	80181f4 <USBD_Get_USB_Status>
 8017f82:	4603      	mov	r3, r0
 8017f84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f86:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f88:	4618      	mov	r0, r3
 8017f8a:	3710      	adds	r7, #16
 8017f8c:	46bd      	mov	sp, r7
 8017f8e:	bd80      	pop	{r7, pc}

08017f90 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	b084      	sub	sp, #16
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
 8017f98:	460b      	mov	r3, r1
 8017f9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017fa0:	2300      	movs	r3, #0
 8017fa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017faa:	78fa      	ldrb	r2, [r7, #3]
 8017fac:	4611      	mov	r1, r2
 8017fae:	4618      	mov	r0, r3
 8017fb0:	f7f4 fc65 	bl	800c87e <HAL_PCD_EP_SetStall>
 8017fb4:	4603      	mov	r3, r0
 8017fb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017fb8:	7bfb      	ldrb	r3, [r7, #15]
 8017fba:	4618      	mov	r0, r3
 8017fbc:	f000 f91a 	bl	80181f4 <USBD_Get_USB_Status>
 8017fc0:	4603      	mov	r3, r0
 8017fc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017fc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	3710      	adds	r7, #16
 8017fca:	46bd      	mov	sp, r7
 8017fcc:	bd80      	pop	{r7, pc}

08017fce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017fce:	b580      	push	{r7, lr}
 8017fd0:	b084      	sub	sp, #16
 8017fd2:	af00      	add	r7, sp, #0
 8017fd4:	6078      	str	r0, [r7, #4]
 8017fd6:	460b      	mov	r3, r1
 8017fd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017fda:	2300      	movs	r3, #0
 8017fdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017fde:	2300      	movs	r3, #0
 8017fe0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017fe8:	78fa      	ldrb	r2, [r7, #3]
 8017fea:	4611      	mov	r1, r2
 8017fec:	4618      	mov	r0, r3
 8017fee:	f7f4 fc98 	bl	800c922 <HAL_PCD_EP_ClrStall>
 8017ff2:	4603      	mov	r3, r0
 8017ff4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ff6:	7bfb      	ldrb	r3, [r7, #15]
 8017ff8:	4618      	mov	r0, r3
 8017ffa:	f000 f8fb 	bl	80181f4 <USBD_Get_USB_Status>
 8017ffe:	4603      	mov	r3, r0
 8018000:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018002:	7bbb      	ldrb	r3, [r7, #14]
}
 8018004:	4618      	mov	r0, r3
 8018006:	3710      	adds	r7, #16
 8018008:	46bd      	mov	sp, r7
 801800a:	bd80      	pop	{r7, pc}

0801800c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801800c:	b480      	push	{r7}
 801800e:	b085      	sub	sp, #20
 8018010:	af00      	add	r7, sp, #0
 8018012:	6078      	str	r0, [r7, #4]
 8018014:	460b      	mov	r3, r1
 8018016:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801801e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018020:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018024:	2b00      	cmp	r3, #0
 8018026:	da0b      	bge.n	8018040 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8018028:	78fb      	ldrb	r3, [r7, #3]
 801802a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801802e:	68f9      	ldr	r1, [r7, #12]
 8018030:	4613      	mov	r3, r2
 8018032:	009b      	lsls	r3, r3, #2
 8018034:	4413      	add	r3, r2
 8018036:	00db      	lsls	r3, r3, #3
 8018038:	440b      	add	r3, r1
 801803a:	3312      	adds	r3, #18
 801803c:	781b      	ldrb	r3, [r3, #0]
 801803e:	e00b      	b.n	8018058 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018040:	78fb      	ldrb	r3, [r7, #3]
 8018042:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018046:	68f9      	ldr	r1, [r7, #12]
 8018048:	4613      	mov	r3, r2
 801804a:	009b      	lsls	r3, r3, #2
 801804c:	4413      	add	r3, r2
 801804e:	00db      	lsls	r3, r3, #3
 8018050:	440b      	add	r3, r1
 8018052:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8018056:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018058:	4618      	mov	r0, r3
 801805a:	3714      	adds	r7, #20
 801805c:	46bd      	mov	sp, r7
 801805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018062:	4770      	bx	lr

08018064 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018064:	b580      	push	{r7, lr}
 8018066:	b084      	sub	sp, #16
 8018068:	af00      	add	r7, sp, #0
 801806a:	6078      	str	r0, [r7, #4]
 801806c:	460b      	mov	r3, r1
 801806e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018070:	2300      	movs	r3, #0
 8018072:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018074:	2300      	movs	r3, #0
 8018076:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018078:	687b      	ldr	r3, [r7, #4]
 801807a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801807e:	78fa      	ldrb	r2, [r7, #3]
 8018080:	4611      	mov	r1, r2
 8018082:	4618      	mov	r0, r3
 8018084:	f7f4 fab0 	bl	800c5e8 <HAL_PCD_SetAddress>
 8018088:	4603      	mov	r3, r0
 801808a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801808c:	7bfb      	ldrb	r3, [r7, #15]
 801808e:	4618      	mov	r0, r3
 8018090:	f000 f8b0 	bl	80181f4 <USBD_Get_USB_Status>
 8018094:	4603      	mov	r3, r0
 8018096:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018098:	7bbb      	ldrb	r3, [r7, #14]
}
 801809a:	4618      	mov	r0, r3
 801809c:	3710      	adds	r7, #16
 801809e:	46bd      	mov	sp, r7
 80180a0:	bd80      	pop	{r7, pc}

080180a2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80180a2:	b580      	push	{r7, lr}
 80180a4:	b086      	sub	sp, #24
 80180a6:	af00      	add	r7, sp, #0
 80180a8:	60f8      	str	r0, [r7, #12]
 80180aa:	607a      	str	r2, [r7, #4]
 80180ac:	603b      	str	r3, [r7, #0]
 80180ae:	460b      	mov	r3, r1
 80180b0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80180b2:	2300      	movs	r3, #0
 80180b4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180b6:	2300      	movs	r3, #0
 80180b8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80180ba:	68fb      	ldr	r3, [r7, #12]
 80180bc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80180c0:	7af9      	ldrb	r1, [r7, #11]
 80180c2:	683b      	ldr	r3, [r7, #0]
 80180c4:	687a      	ldr	r2, [r7, #4]
 80180c6:	f7f4 fba3 	bl	800c810 <HAL_PCD_EP_Transmit>
 80180ca:	4603      	mov	r3, r0
 80180cc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80180ce:	7dfb      	ldrb	r3, [r7, #23]
 80180d0:	4618      	mov	r0, r3
 80180d2:	f000 f88f 	bl	80181f4 <USBD_Get_USB_Status>
 80180d6:	4603      	mov	r3, r0
 80180d8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80180da:	7dbb      	ldrb	r3, [r7, #22]
}
 80180dc:	4618      	mov	r0, r3
 80180de:	3718      	adds	r7, #24
 80180e0:	46bd      	mov	sp, r7
 80180e2:	bd80      	pop	{r7, pc}

080180e4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80180e4:	b580      	push	{r7, lr}
 80180e6:	b086      	sub	sp, #24
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	60f8      	str	r0, [r7, #12]
 80180ec:	607a      	str	r2, [r7, #4]
 80180ee:	603b      	str	r3, [r7, #0]
 80180f0:	460b      	mov	r3, r1
 80180f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80180f4:	2300      	movs	r3, #0
 80180f6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180f8:	2300      	movs	r3, #0
 80180fa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8018102:	7af9      	ldrb	r1, [r7, #11]
 8018104:	683b      	ldr	r3, [r7, #0]
 8018106:	687a      	ldr	r2, [r7, #4]
 8018108:	f7f4 fb39 	bl	800c77e <HAL_PCD_EP_Receive>
 801810c:	4603      	mov	r3, r0
 801810e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018110:	7dfb      	ldrb	r3, [r7, #23]
 8018112:	4618      	mov	r0, r3
 8018114:	f000 f86e 	bl	80181f4 <USBD_Get_USB_Status>
 8018118:	4603      	mov	r3, r0
 801811a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801811c:	7dbb      	ldrb	r3, [r7, #22]
}
 801811e:	4618      	mov	r0, r3
 8018120:	3718      	adds	r7, #24
 8018122:	46bd      	mov	sp, r7
 8018124:	bd80      	pop	{r7, pc}

08018126 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018126:	b580      	push	{r7, lr}
 8018128:	b082      	sub	sp, #8
 801812a:	af00      	add	r7, sp, #0
 801812c:	6078      	str	r0, [r7, #4]
 801812e:	460b      	mov	r3, r1
 8018130:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8018138:	78fa      	ldrb	r2, [r7, #3]
 801813a:	4611      	mov	r1, r2
 801813c:	4618      	mov	r0, r3
 801813e:	f7f4 fb4f 	bl	800c7e0 <HAL_PCD_EP_GetRxCount>
 8018142:	4603      	mov	r3, r0
}
 8018144:	4618      	mov	r0, r3
 8018146:	3708      	adds	r7, #8
 8018148:	46bd      	mov	sp, r7
 801814a:	bd80      	pop	{r7, pc}

0801814c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801814c:	b580      	push	{r7, lr}
 801814e:	b082      	sub	sp, #8
 8018150:	af00      	add	r7, sp, #0
 8018152:	6078      	str	r0, [r7, #4]
 8018154:	460b      	mov	r3, r1
 8018156:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018158:	78fb      	ldrb	r3, [r7, #3]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d002      	beq.n	8018164 <HAL_PCDEx_LPM_Callback+0x18>
 801815e:	2b01      	cmp	r3, #1
 8018160:	d013      	beq.n	801818a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018162:	e023      	b.n	80181ac <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018164:	687b      	ldr	r3, [r7, #4]
 8018166:	7a5b      	ldrb	r3, [r3, #9]
 8018168:	2b00      	cmp	r3, #0
 801816a:	d007      	beq.n	801817c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801816c:	f000 f83c 	bl	80181e8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018170:	4b10      	ldr	r3, [pc, #64]	@ (80181b4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018172:	691b      	ldr	r3, [r3, #16]
 8018174:	4a0f      	ldr	r2, [pc, #60]	@ (80181b4 <HAL_PCDEx_LPM_Callback+0x68>)
 8018176:	f023 0306 	bic.w	r3, r3, #6
 801817a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018182:	4618      	mov	r0, r3
 8018184:	f7fb fc34 	bl	80139f0 <USBD_LL_Resume>
    break;
 8018188:	e010      	b.n	80181ac <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801818a:	687b      	ldr	r3, [r7, #4]
 801818c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018190:	4618      	mov	r0, r3
 8018192:	f7fb fc17 	bl	80139c4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	7a5b      	ldrb	r3, [r3, #9]
 801819a:	2b00      	cmp	r3, #0
 801819c:	d005      	beq.n	80181aa <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801819e:	4b05      	ldr	r3, [pc, #20]	@ (80181b4 <HAL_PCDEx_LPM_Callback+0x68>)
 80181a0:	691b      	ldr	r3, [r3, #16]
 80181a2:	4a04      	ldr	r2, [pc, #16]	@ (80181b4 <HAL_PCDEx_LPM_Callback+0x68>)
 80181a4:	f043 0306 	orr.w	r3, r3, #6
 80181a8:	6113      	str	r3, [r2, #16]
    break;
 80181aa:	bf00      	nop
}
 80181ac:	bf00      	nop
 80181ae:	3708      	adds	r7, #8
 80181b0:	46bd      	mov	sp, r7
 80181b2:	bd80      	pop	{r7, pc}
 80181b4:	e000ed00 	.word	0xe000ed00

080181b8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80181b8:	b480      	push	{r7}
 80181ba:	b083      	sub	sp, #12
 80181bc:	af00      	add	r7, sp, #0
 80181be:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80181c0:	4b03      	ldr	r3, [pc, #12]	@ (80181d0 <USBD_static_malloc+0x18>)
}
 80181c2:	4618      	mov	r0, r3
 80181c4:	370c      	adds	r7, #12
 80181c6:	46bd      	mov	sp, r7
 80181c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181cc:	4770      	bx	lr
 80181ce:	bf00      	nop
 80181d0:	20003b74 	.word	0x20003b74

080181d4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80181d4:	b480      	push	{r7}
 80181d6:	b083      	sub	sp, #12
 80181d8:	af00      	add	r7, sp, #0
 80181da:	6078      	str	r0, [r7, #4]

}
 80181dc:	bf00      	nop
 80181de:	370c      	adds	r7, #12
 80181e0:	46bd      	mov	sp, r7
 80181e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181e6:	4770      	bx	lr

080181e8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80181ec:	f7ec fae2 	bl	80047b4 <SystemClock_Config>
}
 80181f0:	bf00      	nop
 80181f2:	bd80      	pop	{r7, pc}

080181f4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80181f4:	b480      	push	{r7}
 80181f6:	b085      	sub	sp, #20
 80181f8:	af00      	add	r7, sp, #0
 80181fa:	4603      	mov	r3, r0
 80181fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80181fe:	2300      	movs	r3, #0
 8018200:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018202:	79fb      	ldrb	r3, [r7, #7]
 8018204:	2b03      	cmp	r3, #3
 8018206:	d817      	bhi.n	8018238 <USBD_Get_USB_Status+0x44>
 8018208:	a201      	add	r2, pc, #4	@ (adr r2, 8018210 <USBD_Get_USB_Status+0x1c>)
 801820a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801820e:	bf00      	nop
 8018210:	08018221 	.word	0x08018221
 8018214:	08018227 	.word	0x08018227
 8018218:	0801822d 	.word	0x0801822d
 801821c:	08018233 	.word	0x08018233
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018220:	2300      	movs	r3, #0
 8018222:	73fb      	strb	r3, [r7, #15]
    break;
 8018224:	e00b      	b.n	801823e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018226:	2303      	movs	r3, #3
 8018228:	73fb      	strb	r3, [r7, #15]
    break;
 801822a:	e008      	b.n	801823e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801822c:	2301      	movs	r3, #1
 801822e:	73fb      	strb	r3, [r7, #15]
    break;
 8018230:	e005      	b.n	801823e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018232:	2303      	movs	r3, #3
 8018234:	73fb      	strb	r3, [r7, #15]
    break;
 8018236:	e002      	b.n	801823e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018238:	2303      	movs	r3, #3
 801823a:	73fb      	strb	r3, [r7, #15]
    break;
 801823c:	bf00      	nop
  }
  return usb_status;
 801823e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018240:	4618      	mov	r0, r3
 8018242:	3714      	adds	r7, #20
 8018244:	46bd      	mov	sp, r7
 8018246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801824a:	4770      	bx	lr

0801824c <__cvt>:
 801824c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018250:	ec57 6b10 	vmov	r6, r7, d0
 8018254:	2f00      	cmp	r7, #0
 8018256:	460c      	mov	r4, r1
 8018258:	4619      	mov	r1, r3
 801825a:	463b      	mov	r3, r7
 801825c:	bfbb      	ittet	lt
 801825e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018262:	461f      	movlt	r7, r3
 8018264:	2300      	movge	r3, #0
 8018266:	232d      	movlt	r3, #45	@ 0x2d
 8018268:	700b      	strb	r3, [r1, #0]
 801826a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801826c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018270:	4691      	mov	r9, r2
 8018272:	f023 0820 	bic.w	r8, r3, #32
 8018276:	bfbc      	itt	lt
 8018278:	4632      	movlt	r2, r6
 801827a:	4616      	movlt	r6, r2
 801827c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018280:	d005      	beq.n	801828e <__cvt+0x42>
 8018282:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8018286:	d100      	bne.n	801828a <__cvt+0x3e>
 8018288:	3401      	adds	r4, #1
 801828a:	2102      	movs	r1, #2
 801828c:	e000      	b.n	8018290 <__cvt+0x44>
 801828e:	2103      	movs	r1, #3
 8018290:	ab03      	add	r3, sp, #12
 8018292:	9301      	str	r3, [sp, #4]
 8018294:	ab02      	add	r3, sp, #8
 8018296:	9300      	str	r3, [sp, #0]
 8018298:	ec47 6b10 	vmov	d0, r6, r7
 801829c:	4653      	mov	r3, sl
 801829e:	4622      	mov	r2, r4
 80182a0:	f000 feba 	bl	8019018 <_dtoa_r>
 80182a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80182a8:	4605      	mov	r5, r0
 80182aa:	d119      	bne.n	80182e0 <__cvt+0x94>
 80182ac:	f019 0f01 	tst.w	r9, #1
 80182b0:	d00e      	beq.n	80182d0 <__cvt+0x84>
 80182b2:	eb00 0904 	add.w	r9, r0, r4
 80182b6:	2200      	movs	r2, #0
 80182b8:	2300      	movs	r3, #0
 80182ba:	4630      	mov	r0, r6
 80182bc:	4639      	mov	r1, r7
 80182be:	f7e8 fc2b 	bl	8000b18 <__aeabi_dcmpeq>
 80182c2:	b108      	cbz	r0, 80182c8 <__cvt+0x7c>
 80182c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80182c8:	2230      	movs	r2, #48	@ 0x30
 80182ca:	9b03      	ldr	r3, [sp, #12]
 80182cc:	454b      	cmp	r3, r9
 80182ce:	d31e      	bcc.n	801830e <__cvt+0xc2>
 80182d0:	9b03      	ldr	r3, [sp, #12]
 80182d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80182d4:	1b5b      	subs	r3, r3, r5
 80182d6:	4628      	mov	r0, r5
 80182d8:	6013      	str	r3, [r2, #0]
 80182da:	b004      	add	sp, #16
 80182dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80182e4:	eb00 0904 	add.w	r9, r0, r4
 80182e8:	d1e5      	bne.n	80182b6 <__cvt+0x6a>
 80182ea:	7803      	ldrb	r3, [r0, #0]
 80182ec:	2b30      	cmp	r3, #48	@ 0x30
 80182ee:	d10a      	bne.n	8018306 <__cvt+0xba>
 80182f0:	2200      	movs	r2, #0
 80182f2:	2300      	movs	r3, #0
 80182f4:	4630      	mov	r0, r6
 80182f6:	4639      	mov	r1, r7
 80182f8:	f7e8 fc0e 	bl	8000b18 <__aeabi_dcmpeq>
 80182fc:	b918      	cbnz	r0, 8018306 <__cvt+0xba>
 80182fe:	f1c4 0401 	rsb	r4, r4, #1
 8018302:	f8ca 4000 	str.w	r4, [sl]
 8018306:	f8da 3000 	ldr.w	r3, [sl]
 801830a:	4499      	add	r9, r3
 801830c:	e7d3      	b.n	80182b6 <__cvt+0x6a>
 801830e:	1c59      	adds	r1, r3, #1
 8018310:	9103      	str	r1, [sp, #12]
 8018312:	701a      	strb	r2, [r3, #0]
 8018314:	e7d9      	b.n	80182ca <__cvt+0x7e>

08018316 <__exponent>:
 8018316:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018318:	2900      	cmp	r1, #0
 801831a:	bfba      	itte	lt
 801831c:	4249      	neglt	r1, r1
 801831e:	232d      	movlt	r3, #45	@ 0x2d
 8018320:	232b      	movge	r3, #43	@ 0x2b
 8018322:	2909      	cmp	r1, #9
 8018324:	7002      	strb	r2, [r0, #0]
 8018326:	7043      	strb	r3, [r0, #1]
 8018328:	dd29      	ble.n	801837e <__exponent+0x68>
 801832a:	f10d 0307 	add.w	r3, sp, #7
 801832e:	461d      	mov	r5, r3
 8018330:	270a      	movs	r7, #10
 8018332:	461a      	mov	r2, r3
 8018334:	fbb1 f6f7 	udiv	r6, r1, r7
 8018338:	fb07 1416 	mls	r4, r7, r6, r1
 801833c:	3430      	adds	r4, #48	@ 0x30
 801833e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018342:	460c      	mov	r4, r1
 8018344:	2c63      	cmp	r4, #99	@ 0x63
 8018346:	f103 33ff 	add.w	r3, r3, #4294967295
 801834a:	4631      	mov	r1, r6
 801834c:	dcf1      	bgt.n	8018332 <__exponent+0x1c>
 801834e:	3130      	adds	r1, #48	@ 0x30
 8018350:	1e94      	subs	r4, r2, #2
 8018352:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018356:	1c41      	adds	r1, r0, #1
 8018358:	4623      	mov	r3, r4
 801835a:	42ab      	cmp	r3, r5
 801835c:	d30a      	bcc.n	8018374 <__exponent+0x5e>
 801835e:	f10d 0309 	add.w	r3, sp, #9
 8018362:	1a9b      	subs	r3, r3, r2
 8018364:	42ac      	cmp	r4, r5
 8018366:	bf88      	it	hi
 8018368:	2300      	movhi	r3, #0
 801836a:	3302      	adds	r3, #2
 801836c:	4403      	add	r3, r0
 801836e:	1a18      	subs	r0, r3, r0
 8018370:	b003      	add	sp, #12
 8018372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018374:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018378:	f801 6f01 	strb.w	r6, [r1, #1]!
 801837c:	e7ed      	b.n	801835a <__exponent+0x44>
 801837e:	2330      	movs	r3, #48	@ 0x30
 8018380:	3130      	adds	r1, #48	@ 0x30
 8018382:	7083      	strb	r3, [r0, #2]
 8018384:	70c1      	strb	r1, [r0, #3]
 8018386:	1d03      	adds	r3, r0, #4
 8018388:	e7f1      	b.n	801836e <__exponent+0x58>
	...

0801838c <_printf_float>:
 801838c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018390:	b08d      	sub	sp, #52	@ 0x34
 8018392:	460c      	mov	r4, r1
 8018394:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018398:	4616      	mov	r6, r2
 801839a:	461f      	mov	r7, r3
 801839c:	4605      	mov	r5, r0
 801839e:	f000 fd2b 	bl	8018df8 <_localeconv_r>
 80183a2:	6803      	ldr	r3, [r0, #0]
 80183a4:	9304      	str	r3, [sp, #16]
 80183a6:	4618      	mov	r0, r3
 80183a8:	f7e7 ff8a 	bl	80002c0 <strlen>
 80183ac:	2300      	movs	r3, #0
 80183ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80183b0:	f8d8 3000 	ldr.w	r3, [r8]
 80183b4:	9005      	str	r0, [sp, #20]
 80183b6:	3307      	adds	r3, #7
 80183b8:	f023 0307 	bic.w	r3, r3, #7
 80183bc:	f103 0208 	add.w	r2, r3, #8
 80183c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80183c4:	f8d4 b000 	ldr.w	fp, [r4]
 80183c8:	f8c8 2000 	str.w	r2, [r8]
 80183cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80183d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80183d4:	9307      	str	r3, [sp, #28]
 80183d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80183da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80183de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80183e2:	4b9c      	ldr	r3, [pc, #624]	@ (8018654 <_printf_float+0x2c8>)
 80183e4:	f04f 32ff 	mov.w	r2, #4294967295
 80183e8:	f7e8 fbc8 	bl	8000b7c <__aeabi_dcmpun>
 80183ec:	bb70      	cbnz	r0, 801844c <_printf_float+0xc0>
 80183ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80183f2:	4b98      	ldr	r3, [pc, #608]	@ (8018654 <_printf_float+0x2c8>)
 80183f4:	f04f 32ff 	mov.w	r2, #4294967295
 80183f8:	f7e8 fba2 	bl	8000b40 <__aeabi_dcmple>
 80183fc:	bb30      	cbnz	r0, 801844c <_printf_float+0xc0>
 80183fe:	2200      	movs	r2, #0
 8018400:	2300      	movs	r3, #0
 8018402:	4640      	mov	r0, r8
 8018404:	4649      	mov	r1, r9
 8018406:	f7e8 fb91 	bl	8000b2c <__aeabi_dcmplt>
 801840a:	b110      	cbz	r0, 8018412 <_printf_float+0x86>
 801840c:	232d      	movs	r3, #45	@ 0x2d
 801840e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018412:	4a91      	ldr	r2, [pc, #580]	@ (8018658 <_printf_float+0x2cc>)
 8018414:	4b91      	ldr	r3, [pc, #580]	@ (801865c <_printf_float+0x2d0>)
 8018416:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801841a:	bf8c      	ite	hi
 801841c:	4690      	movhi	r8, r2
 801841e:	4698      	movls	r8, r3
 8018420:	2303      	movs	r3, #3
 8018422:	6123      	str	r3, [r4, #16]
 8018424:	f02b 0304 	bic.w	r3, fp, #4
 8018428:	6023      	str	r3, [r4, #0]
 801842a:	f04f 0900 	mov.w	r9, #0
 801842e:	9700      	str	r7, [sp, #0]
 8018430:	4633      	mov	r3, r6
 8018432:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018434:	4621      	mov	r1, r4
 8018436:	4628      	mov	r0, r5
 8018438:	f000 f9d2 	bl	80187e0 <_printf_common>
 801843c:	3001      	adds	r0, #1
 801843e:	f040 808d 	bne.w	801855c <_printf_float+0x1d0>
 8018442:	f04f 30ff 	mov.w	r0, #4294967295
 8018446:	b00d      	add	sp, #52	@ 0x34
 8018448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801844c:	4642      	mov	r2, r8
 801844e:	464b      	mov	r3, r9
 8018450:	4640      	mov	r0, r8
 8018452:	4649      	mov	r1, r9
 8018454:	f7e8 fb92 	bl	8000b7c <__aeabi_dcmpun>
 8018458:	b140      	cbz	r0, 801846c <_printf_float+0xe0>
 801845a:	464b      	mov	r3, r9
 801845c:	2b00      	cmp	r3, #0
 801845e:	bfbc      	itt	lt
 8018460:	232d      	movlt	r3, #45	@ 0x2d
 8018462:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018466:	4a7e      	ldr	r2, [pc, #504]	@ (8018660 <_printf_float+0x2d4>)
 8018468:	4b7e      	ldr	r3, [pc, #504]	@ (8018664 <_printf_float+0x2d8>)
 801846a:	e7d4      	b.n	8018416 <_printf_float+0x8a>
 801846c:	6863      	ldr	r3, [r4, #4]
 801846e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8018472:	9206      	str	r2, [sp, #24]
 8018474:	1c5a      	adds	r2, r3, #1
 8018476:	d13b      	bne.n	80184f0 <_printf_float+0x164>
 8018478:	2306      	movs	r3, #6
 801847a:	6063      	str	r3, [r4, #4]
 801847c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8018480:	2300      	movs	r3, #0
 8018482:	6022      	str	r2, [r4, #0]
 8018484:	9303      	str	r3, [sp, #12]
 8018486:	ab0a      	add	r3, sp, #40	@ 0x28
 8018488:	e9cd a301 	strd	sl, r3, [sp, #4]
 801848c:	ab09      	add	r3, sp, #36	@ 0x24
 801848e:	9300      	str	r3, [sp, #0]
 8018490:	6861      	ldr	r1, [r4, #4]
 8018492:	ec49 8b10 	vmov	d0, r8, r9
 8018496:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801849a:	4628      	mov	r0, r5
 801849c:	f7ff fed6 	bl	801824c <__cvt>
 80184a0:	9b06      	ldr	r3, [sp, #24]
 80184a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80184a4:	2b47      	cmp	r3, #71	@ 0x47
 80184a6:	4680      	mov	r8, r0
 80184a8:	d129      	bne.n	80184fe <_printf_float+0x172>
 80184aa:	1cc8      	adds	r0, r1, #3
 80184ac:	db02      	blt.n	80184b4 <_printf_float+0x128>
 80184ae:	6863      	ldr	r3, [r4, #4]
 80184b0:	4299      	cmp	r1, r3
 80184b2:	dd41      	ble.n	8018538 <_printf_float+0x1ac>
 80184b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80184b8:	fa5f fa8a 	uxtb.w	sl, sl
 80184bc:	3901      	subs	r1, #1
 80184be:	4652      	mov	r2, sl
 80184c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80184c4:	9109      	str	r1, [sp, #36]	@ 0x24
 80184c6:	f7ff ff26 	bl	8018316 <__exponent>
 80184ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80184cc:	1813      	adds	r3, r2, r0
 80184ce:	2a01      	cmp	r2, #1
 80184d0:	4681      	mov	r9, r0
 80184d2:	6123      	str	r3, [r4, #16]
 80184d4:	dc02      	bgt.n	80184dc <_printf_float+0x150>
 80184d6:	6822      	ldr	r2, [r4, #0]
 80184d8:	07d2      	lsls	r2, r2, #31
 80184da:	d501      	bpl.n	80184e0 <_printf_float+0x154>
 80184dc:	3301      	adds	r3, #1
 80184de:	6123      	str	r3, [r4, #16]
 80184e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80184e4:	2b00      	cmp	r3, #0
 80184e6:	d0a2      	beq.n	801842e <_printf_float+0xa2>
 80184e8:	232d      	movs	r3, #45	@ 0x2d
 80184ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80184ee:	e79e      	b.n	801842e <_printf_float+0xa2>
 80184f0:	9a06      	ldr	r2, [sp, #24]
 80184f2:	2a47      	cmp	r2, #71	@ 0x47
 80184f4:	d1c2      	bne.n	801847c <_printf_float+0xf0>
 80184f6:	2b00      	cmp	r3, #0
 80184f8:	d1c0      	bne.n	801847c <_printf_float+0xf0>
 80184fa:	2301      	movs	r3, #1
 80184fc:	e7bd      	b.n	801847a <_printf_float+0xee>
 80184fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018502:	d9db      	bls.n	80184bc <_printf_float+0x130>
 8018504:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018508:	d118      	bne.n	801853c <_printf_float+0x1b0>
 801850a:	2900      	cmp	r1, #0
 801850c:	6863      	ldr	r3, [r4, #4]
 801850e:	dd0b      	ble.n	8018528 <_printf_float+0x19c>
 8018510:	6121      	str	r1, [r4, #16]
 8018512:	b913      	cbnz	r3, 801851a <_printf_float+0x18e>
 8018514:	6822      	ldr	r2, [r4, #0]
 8018516:	07d0      	lsls	r0, r2, #31
 8018518:	d502      	bpl.n	8018520 <_printf_float+0x194>
 801851a:	3301      	adds	r3, #1
 801851c:	440b      	add	r3, r1
 801851e:	6123      	str	r3, [r4, #16]
 8018520:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018522:	f04f 0900 	mov.w	r9, #0
 8018526:	e7db      	b.n	80184e0 <_printf_float+0x154>
 8018528:	b913      	cbnz	r3, 8018530 <_printf_float+0x1a4>
 801852a:	6822      	ldr	r2, [r4, #0]
 801852c:	07d2      	lsls	r2, r2, #31
 801852e:	d501      	bpl.n	8018534 <_printf_float+0x1a8>
 8018530:	3302      	adds	r3, #2
 8018532:	e7f4      	b.n	801851e <_printf_float+0x192>
 8018534:	2301      	movs	r3, #1
 8018536:	e7f2      	b.n	801851e <_printf_float+0x192>
 8018538:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801853c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801853e:	4299      	cmp	r1, r3
 8018540:	db05      	blt.n	801854e <_printf_float+0x1c2>
 8018542:	6823      	ldr	r3, [r4, #0]
 8018544:	6121      	str	r1, [r4, #16]
 8018546:	07d8      	lsls	r0, r3, #31
 8018548:	d5ea      	bpl.n	8018520 <_printf_float+0x194>
 801854a:	1c4b      	adds	r3, r1, #1
 801854c:	e7e7      	b.n	801851e <_printf_float+0x192>
 801854e:	2900      	cmp	r1, #0
 8018550:	bfd4      	ite	le
 8018552:	f1c1 0202 	rsble	r2, r1, #2
 8018556:	2201      	movgt	r2, #1
 8018558:	4413      	add	r3, r2
 801855a:	e7e0      	b.n	801851e <_printf_float+0x192>
 801855c:	6823      	ldr	r3, [r4, #0]
 801855e:	055a      	lsls	r2, r3, #21
 8018560:	d407      	bmi.n	8018572 <_printf_float+0x1e6>
 8018562:	6923      	ldr	r3, [r4, #16]
 8018564:	4642      	mov	r2, r8
 8018566:	4631      	mov	r1, r6
 8018568:	4628      	mov	r0, r5
 801856a:	47b8      	blx	r7
 801856c:	3001      	adds	r0, #1
 801856e:	d12b      	bne.n	80185c8 <_printf_float+0x23c>
 8018570:	e767      	b.n	8018442 <_printf_float+0xb6>
 8018572:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018576:	f240 80dd 	bls.w	8018734 <_printf_float+0x3a8>
 801857a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801857e:	2200      	movs	r2, #0
 8018580:	2300      	movs	r3, #0
 8018582:	f7e8 fac9 	bl	8000b18 <__aeabi_dcmpeq>
 8018586:	2800      	cmp	r0, #0
 8018588:	d033      	beq.n	80185f2 <_printf_float+0x266>
 801858a:	4a37      	ldr	r2, [pc, #220]	@ (8018668 <_printf_float+0x2dc>)
 801858c:	2301      	movs	r3, #1
 801858e:	4631      	mov	r1, r6
 8018590:	4628      	mov	r0, r5
 8018592:	47b8      	blx	r7
 8018594:	3001      	adds	r0, #1
 8018596:	f43f af54 	beq.w	8018442 <_printf_float+0xb6>
 801859a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801859e:	4543      	cmp	r3, r8
 80185a0:	db02      	blt.n	80185a8 <_printf_float+0x21c>
 80185a2:	6823      	ldr	r3, [r4, #0]
 80185a4:	07d8      	lsls	r0, r3, #31
 80185a6:	d50f      	bpl.n	80185c8 <_printf_float+0x23c>
 80185a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80185ac:	4631      	mov	r1, r6
 80185ae:	4628      	mov	r0, r5
 80185b0:	47b8      	blx	r7
 80185b2:	3001      	adds	r0, #1
 80185b4:	f43f af45 	beq.w	8018442 <_printf_float+0xb6>
 80185b8:	f04f 0900 	mov.w	r9, #0
 80185bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80185c0:	f104 0a1a 	add.w	sl, r4, #26
 80185c4:	45c8      	cmp	r8, r9
 80185c6:	dc09      	bgt.n	80185dc <_printf_float+0x250>
 80185c8:	6823      	ldr	r3, [r4, #0]
 80185ca:	079b      	lsls	r3, r3, #30
 80185cc:	f100 8103 	bmi.w	80187d6 <_printf_float+0x44a>
 80185d0:	68e0      	ldr	r0, [r4, #12]
 80185d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80185d4:	4298      	cmp	r0, r3
 80185d6:	bfb8      	it	lt
 80185d8:	4618      	movlt	r0, r3
 80185da:	e734      	b.n	8018446 <_printf_float+0xba>
 80185dc:	2301      	movs	r3, #1
 80185de:	4652      	mov	r2, sl
 80185e0:	4631      	mov	r1, r6
 80185e2:	4628      	mov	r0, r5
 80185e4:	47b8      	blx	r7
 80185e6:	3001      	adds	r0, #1
 80185e8:	f43f af2b 	beq.w	8018442 <_printf_float+0xb6>
 80185ec:	f109 0901 	add.w	r9, r9, #1
 80185f0:	e7e8      	b.n	80185c4 <_printf_float+0x238>
 80185f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	dc39      	bgt.n	801866c <_printf_float+0x2e0>
 80185f8:	4a1b      	ldr	r2, [pc, #108]	@ (8018668 <_printf_float+0x2dc>)
 80185fa:	2301      	movs	r3, #1
 80185fc:	4631      	mov	r1, r6
 80185fe:	4628      	mov	r0, r5
 8018600:	47b8      	blx	r7
 8018602:	3001      	adds	r0, #1
 8018604:	f43f af1d 	beq.w	8018442 <_printf_float+0xb6>
 8018608:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801860c:	ea59 0303 	orrs.w	r3, r9, r3
 8018610:	d102      	bne.n	8018618 <_printf_float+0x28c>
 8018612:	6823      	ldr	r3, [r4, #0]
 8018614:	07d9      	lsls	r1, r3, #31
 8018616:	d5d7      	bpl.n	80185c8 <_printf_float+0x23c>
 8018618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801861c:	4631      	mov	r1, r6
 801861e:	4628      	mov	r0, r5
 8018620:	47b8      	blx	r7
 8018622:	3001      	adds	r0, #1
 8018624:	f43f af0d 	beq.w	8018442 <_printf_float+0xb6>
 8018628:	f04f 0a00 	mov.w	sl, #0
 801862c:	f104 0b1a 	add.w	fp, r4, #26
 8018630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018632:	425b      	negs	r3, r3
 8018634:	4553      	cmp	r3, sl
 8018636:	dc01      	bgt.n	801863c <_printf_float+0x2b0>
 8018638:	464b      	mov	r3, r9
 801863a:	e793      	b.n	8018564 <_printf_float+0x1d8>
 801863c:	2301      	movs	r3, #1
 801863e:	465a      	mov	r2, fp
 8018640:	4631      	mov	r1, r6
 8018642:	4628      	mov	r0, r5
 8018644:	47b8      	blx	r7
 8018646:	3001      	adds	r0, #1
 8018648:	f43f aefb 	beq.w	8018442 <_printf_float+0xb6>
 801864c:	f10a 0a01 	add.w	sl, sl, #1
 8018650:	e7ee      	b.n	8018630 <_printf_float+0x2a4>
 8018652:	bf00      	nop
 8018654:	7fefffff 	.word	0x7fefffff
 8018658:	0801d38c 	.word	0x0801d38c
 801865c:	0801d388 	.word	0x0801d388
 8018660:	0801d394 	.word	0x0801d394
 8018664:	0801d390 	.word	0x0801d390
 8018668:	0801d398 	.word	0x0801d398
 801866c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801866e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018672:	4553      	cmp	r3, sl
 8018674:	bfa8      	it	ge
 8018676:	4653      	movge	r3, sl
 8018678:	2b00      	cmp	r3, #0
 801867a:	4699      	mov	r9, r3
 801867c:	dc36      	bgt.n	80186ec <_printf_float+0x360>
 801867e:	f04f 0b00 	mov.w	fp, #0
 8018682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018686:	f104 021a 	add.w	r2, r4, #26
 801868a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801868c:	9306      	str	r3, [sp, #24]
 801868e:	eba3 0309 	sub.w	r3, r3, r9
 8018692:	455b      	cmp	r3, fp
 8018694:	dc31      	bgt.n	80186fa <_printf_float+0x36e>
 8018696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018698:	459a      	cmp	sl, r3
 801869a:	dc3a      	bgt.n	8018712 <_printf_float+0x386>
 801869c:	6823      	ldr	r3, [r4, #0]
 801869e:	07da      	lsls	r2, r3, #31
 80186a0:	d437      	bmi.n	8018712 <_printf_float+0x386>
 80186a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186a4:	ebaa 0903 	sub.w	r9, sl, r3
 80186a8:	9b06      	ldr	r3, [sp, #24]
 80186aa:	ebaa 0303 	sub.w	r3, sl, r3
 80186ae:	4599      	cmp	r9, r3
 80186b0:	bfa8      	it	ge
 80186b2:	4699      	movge	r9, r3
 80186b4:	f1b9 0f00 	cmp.w	r9, #0
 80186b8:	dc33      	bgt.n	8018722 <_printf_float+0x396>
 80186ba:	f04f 0800 	mov.w	r8, #0
 80186be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80186c2:	f104 0b1a 	add.w	fp, r4, #26
 80186c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186c8:	ebaa 0303 	sub.w	r3, sl, r3
 80186cc:	eba3 0309 	sub.w	r3, r3, r9
 80186d0:	4543      	cmp	r3, r8
 80186d2:	f77f af79 	ble.w	80185c8 <_printf_float+0x23c>
 80186d6:	2301      	movs	r3, #1
 80186d8:	465a      	mov	r2, fp
 80186da:	4631      	mov	r1, r6
 80186dc:	4628      	mov	r0, r5
 80186de:	47b8      	blx	r7
 80186e0:	3001      	adds	r0, #1
 80186e2:	f43f aeae 	beq.w	8018442 <_printf_float+0xb6>
 80186e6:	f108 0801 	add.w	r8, r8, #1
 80186ea:	e7ec      	b.n	80186c6 <_printf_float+0x33a>
 80186ec:	4642      	mov	r2, r8
 80186ee:	4631      	mov	r1, r6
 80186f0:	4628      	mov	r0, r5
 80186f2:	47b8      	blx	r7
 80186f4:	3001      	adds	r0, #1
 80186f6:	d1c2      	bne.n	801867e <_printf_float+0x2f2>
 80186f8:	e6a3      	b.n	8018442 <_printf_float+0xb6>
 80186fa:	2301      	movs	r3, #1
 80186fc:	4631      	mov	r1, r6
 80186fe:	4628      	mov	r0, r5
 8018700:	9206      	str	r2, [sp, #24]
 8018702:	47b8      	blx	r7
 8018704:	3001      	adds	r0, #1
 8018706:	f43f ae9c 	beq.w	8018442 <_printf_float+0xb6>
 801870a:	9a06      	ldr	r2, [sp, #24]
 801870c:	f10b 0b01 	add.w	fp, fp, #1
 8018710:	e7bb      	b.n	801868a <_printf_float+0x2fe>
 8018712:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018716:	4631      	mov	r1, r6
 8018718:	4628      	mov	r0, r5
 801871a:	47b8      	blx	r7
 801871c:	3001      	adds	r0, #1
 801871e:	d1c0      	bne.n	80186a2 <_printf_float+0x316>
 8018720:	e68f      	b.n	8018442 <_printf_float+0xb6>
 8018722:	9a06      	ldr	r2, [sp, #24]
 8018724:	464b      	mov	r3, r9
 8018726:	4442      	add	r2, r8
 8018728:	4631      	mov	r1, r6
 801872a:	4628      	mov	r0, r5
 801872c:	47b8      	blx	r7
 801872e:	3001      	adds	r0, #1
 8018730:	d1c3      	bne.n	80186ba <_printf_float+0x32e>
 8018732:	e686      	b.n	8018442 <_printf_float+0xb6>
 8018734:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018738:	f1ba 0f01 	cmp.w	sl, #1
 801873c:	dc01      	bgt.n	8018742 <_printf_float+0x3b6>
 801873e:	07db      	lsls	r3, r3, #31
 8018740:	d536      	bpl.n	80187b0 <_printf_float+0x424>
 8018742:	2301      	movs	r3, #1
 8018744:	4642      	mov	r2, r8
 8018746:	4631      	mov	r1, r6
 8018748:	4628      	mov	r0, r5
 801874a:	47b8      	blx	r7
 801874c:	3001      	adds	r0, #1
 801874e:	f43f ae78 	beq.w	8018442 <_printf_float+0xb6>
 8018752:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018756:	4631      	mov	r1, r6
 8018758:	4628      	mov	r0, r5
 801875a:	47b8      	blx	r7
 801875c:	3001      	adds	r0, #1
 801875e:	f43f ae70 	beq.w	8018442 <_printf_float+0xb6>
 8018762:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018766:	2200      	movs	r2, #0
 8018768:	2300      	movs	r3, #0
 801876a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801876e:	f7e8 f9d3 	bl	8000b18 <__aeabi_dcmpeq>
 8018772:	b9c0      	cbnz	r0, 80187a6 <_printf_float+0x41a>
 8018774:	4653      	mov	r3, sl
 8018776:	f108 0201 	add.w	r2, r8, #1
 801877a:	4631      	mov	r1, r6
 801877c:	4628      	mov	r0, r5
 801877e:	47b8      	blx	r7
 8018780:	3001      	adds	r0, #1
 8018782:	d10c      	bne.n	801879e <_printf_float+0x412>
 8018784:	e65d      	b.n	8018442 <_printf_float+0xb6>
 8018786:	2301      	movs	r3, #1
 8018788:	465a      	mov	r2, fp
 801878a:	4631      	mov	r1, r6
 801878c:	4628      	mov	r0, r5
 801878e:	47b8      	blx	r7
 8018790:	3001      	adds	r0, #1
 8018792:	f43f ae56 	beq.w	8018442 <_printf_float+0xb6>
 8018796:	f108 0801 	add.w	r8, r8, #1
 801879a:	45d0      	cmp	r8, sl
 801879c:	dbf3      	blt.n	8018786 <_printf_float+0x3fa>
 801879e:	464b      	mov	r3, r9
 80187a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80187a4:	e6df      	b.n	8018566 <_printf_float+0x1da>
 80187a6:	f04f 0800 	mov.w	r8, #0
 80187aa:	f104 0b1a 	add.w	fp, r4, #26
 80187ae:	e7f4      	b.n	801879a <_printf_float+0x40e>
 80187b0:	2301      	movs	r3, #1
 80187b2:	4642      	mov	r2, r8
 80187b4:	e7e1      	b.n	801877a <_printf_float+0x3ee>
 80187b6:	2301      	movs	r3, #1
 80187b8:	464a      	mov	r2, r9
 80187ba:	4631      	mov	r1, r6
 80187bc:	4628      	mov	r0, r5
 80187be:	47b8      	blx	r7
 80187c0:	3001      	adds	r0, #1
 80187c2:	f43f ae3e 	beq.w	8018442 <_printf_float+0xb6>
 80187c6:	f108 0801 	add.w	r8, r8, #1
 80187ca:	68e3      	ldr	r3, [r4, #12]
 80187cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80187ce:	1a5b      	subs	r3, r3, r1
 80187d0:	4543      	cmp	r3, r8
 80187d2:	dcf0      	bgt.n	80187b6 <_printf_float+0x42a>
 80187d4:	e6fc      	b.n	80185d0 <_printf_float+0x244>
 80187d6:	f04f 0800 	mov.w	r8, #0
 80187da:	f104 0919 	add.w	r9, r4, #25
 80187de:	e7f4      	b.n	80187ca <_printf_float+0x43e>

080187e0 <_printf_common>:
 80187e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80187e4:	4616      	mov	r6, r2
 80187e6:	4698      	mov	r8, r3
 80187e8:	688a      	ldr	r2, [r1, #8]
 80187ea:	690b      	ldr	r3, [r1, #16]
 80187ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80187f0:	4293      	cmp	r3, r2
 80187f2:	bfb8      	it	lt
 80187f4:	4613      	movlt	r3, r2
 80187f6:	6033      	str	r3, [r6, #0]
 80187f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80187fc:	4607      	mov	r7, r0
 80187fe:	460c      	mov	r4, r1
 8018800:	b10a      	cbz	r2, 8018806 <_printf_common+0x26>
 8018802:	3301      	adds	r3, #1
 8018804:	6033      	str	r3, [r6, #0]
 8018806:	6823      	ldr	r3, [r4, #0]
 8018808:	0699      	lsls	r1, r3, #26
 801880a:	bf42      	ittt	mi
 801880c:	6833      	ldrmi	r3, [r6, #0]
 801880e:	3302      	addmi	r3, #2
 8018810:	6033      	strmi	r3, [r6, #0]
 8018812:	6825      	ldr	r5, [r4, #0]
 8018814:	f015 0506 	ands.w	r5, r5, #6
 8018818:	d106      	bne.n	8018828 <_printf_common+0x48>
 801881a:	f104 0a19 	add.w	sl, r4, #25
 801881e:	68e3      	ldr	r3, [r4, #12]
 8018820:	6832      	ldr	r2, [r6, #0]
 8018822:	1a9b      	subs	r3, r3, r2
 8018824:	42ab      	cmp	r3, r5
 8018826:	dc26      	bgt.n	8018876 <_printf_common+0x96>
 8018828:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801882c:	6822      	ldr	r2, [r4, #0]
 801882e:	3b00      	subs	r3, #0
 8018830:	bf18      	it	ne
 8018832:	2301      	movne	r3, #1
 8018834:	0692      	lsls	r2, r2, #26
 8018836:	d42b      	bmi.n	8018890 <_printf_common+0xb0>
 8018838:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801883c:	4641      	mov	r1, r8
 801883e:	4638      	mov	r0, r7
 8018840:	47c8      	blx	r9
 8018842:	3001      	adds	r0, #1
 8018844:	d01e      	beq.n	8018884 <_printf_common+0xa4>
 8018846:	6823      	ldr	r3, [r4, #0]
 8018848:	6922      	ldr	r2, [r4, #16]
 801884a:	f003 0306 	and.w	r3, r3, #6
 801884e:	2b04      	cmp	r3, #4
 8018850:	bf02      	ittt	eq
 8018852:	68e5      	ldreq	r5, [r4, #12]
 8018854:	6833      	ldreq	r3, [r6, #0]
 8018856:	1aed      	subeq	r5, r5, r3
 8018858:	68a3      	ldr	r3, [r4, #8]
 801885a:	bf0c      	ite	eq
 801885c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018860:	2500      	movne	r5, #0
 8018862:	4293      	cmp	r3, r2
 8018864:	bfc4      	itt	gt
 8018866:	1a9b      	subgt	r3, r3, r2
 8018868:	18ed      	addgt	r5, r5, r3
 801886a:	2600      	movs	r6, #0
 801886c:	341a      	adds	r4, #26
 801886e:	42b5      	cmp	r5, r6
 8018870:	d11a      	bne.n	80188a8 <_printf_common+0xc8>
 8018872:	2000      	movs	r0, #0
 8018874:	e008      	b.n	8018888 <_printf_common+0xa8>
 8018876:	2301      	movs	r3, #1
 8018878:	4652      	mov	r2, sl
 801887a:	4641      	mov	r1, r8
 801887c:	4638      	mov	r0, r7
 801887e:	47c8      	blx	r9
 8018880:	3001      	adds	r0, #1
 8018882:	d103      	bne.n	801888c <_printf_common+0xac>
 8018884:	f04f 30ff 	mov.w	r0, #4294967295
 8018888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801888c:	3501      	adds	r5, #1
 801888e:	e7c6      	b.n	801881e <_printf_common+0x3e>
 8018890:	18e1      	adds	r1, r4, r3
 8018892:	1c5a      	adds	r2, r3, #1
 8018894:	2030      	movs	r0, #48	@ 0x30
 8018896:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801889a:	4422      	add	r2, r4
 801889c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80188a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80188a4:	3302      	adds	r3, #2
 80188a6:	e7c7      	b.n	8018838 <_printf_common+0x58>
 80188a8:	2301      	movs	r3, #1
 80188aa:	4622      	mov	r2, r4
 80188ac:	4641      	mov	r1, r8
 80188ae:	4638      	mov	r0, r7
 80188b0:	47c8      	blx	r9
 80188b2:	3001      	adds	r0, #1
 80188b4:	d0e6      	beq.n	8018884 <_printf_common+0xa4>
 80188b6:	3601      	adds	r6, #1
 80188b8:	e7d9      	b.n	801886e <_printf_common+0x8e>
	...

080188bc <_printf_i>:
 80188bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80188c0:	7e0f      	ldrb	r7, [r1, #24]
 80188c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80188c4:	2f78      	cmp	r7, #120	@ 0x78
 80188c6:	4691      	mov	r9, r2
 80188c8:	4680      	mov	r8, r0
 80188ca:	460c      	mov	r4, r1
 80188cc:	469a      	mov	sl, r3
 80188ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80188d2:	d807      	bhi.n	80188e4 <_printf_i+0x28>
 80188d4:	2f62      	cmp	r7, #98	@ 0x62
 80188d6:	d80a      	bhi.n	80188ee <_printf_i+0x32>
 80188d8:	2f00      	cmp	r7, #0
 80188da:	f000 80d1 	beq.w	8018a80 <_printf_i+0x1c4>
 80188de:	2f58      	cmp	r7, #88	@ 0x58
 80188e0:	f000 80b8 	beq.w	8018a54 <_printf_i+0x198>
 80188e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80188e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80188ec:	e03a      	b.n	8018964 <_printf_i+0xa8>
 80188ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80188f2:	2b15      	cmp	r3, #21
 80188f4:	d8f6      	bhi.n	80188e4 <_printf_i+0x28>
 80188f6:	a101      	add	r1, pc, #4	@ (adr r1, 80188fc <_printf_i+0x40>)
 80188f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80188fc:	08018955 	.word	0x08018955
 8018900:	08018969 	.word	0x08018969
 8018904:	080188e5 	.word	0x080188e5
 8018908:	080188e5 	.word	0x080188e5
 801890c:	080188e5 	.word	0x080188e5
 8018910:	080188e5 	.word	0x080188e5
 8018914:	08018969 	.word	0x08018969
 8018918:	080188e5 	.word	0x080188e5
 801891c:	080188e5 	.word	0x080188e5
 8018920:	080188e5 	.word	0x080188e5
 8018924:	080188e5 	.word	0x080188e5
 8018928:	08018a67 	.word	0x08018a67
 801892c:	08018993 	.word	0x08018993
 8018930:	08018a21 	.word	0x08018a21
 8018934:	080188e5 	.word	0x080188e5
 8018938:	080188e5 	.word	0x080188e5
 801893c:	08018a89 	.word	0x08018a89
 8018940:	080188e5 	.word	0x080188e5
 8018944:	08018993 	.word	0x08018993
 8018948:	080188e5 	.word	0x080188e5
 801894c:	080188e5 	.word	0x080188e5
 8018950:	08018a29 	.word	0x08018a29
 8018954:	6833      	ldr	r3, [r6, #0]
 8018956:	1d1a      	adds	r2, r3, #4
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	6032      	str	r2, [r6, #0]
 801895c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018960:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018964:	2301      	movs	r3, #1
 8018966:	e09c      	b.n	8018aa2 <_printf_i+0x1e6>
 8018968:	6833      	ldr	r3, [r6, #0]
 801896a:	6820      	ldr	r0, [r4, #0]
 801896c:	1d19      	adds	r1, r3, #4
 801896e:	6031      	str	r1, [r6, #0]
 8018970:	0606      	lsls	r6, r0, #24
 8018972:	d501      	bpl.n	8018978 <_printf_i+0xbc>
 8018974:	681d      	ldr	r5, [r3, #0]
 8018976:	e003      	b.n	8018980 <_printf_i+0xc4>
 8018978:	0645      	lsls	r5, r0, #25
 801897a:	d5fb      	bpl.n	8018974 <_printf_i+0xb8>
 801897c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018980:	2d00      	cmp	r5, #0
 8018982:	da03      	bge.n	801898c <_printf_i+0xd0>
 8018984:	232d      	movs	r3, #45	@ 0x2d
 8018986:	426d      	negs	r5, r5
 8018988:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801898c:	4858      	ldr	r0, [pc, #352]	@ (8018af0 <_printf_i+0x234>)
 801898e:	230a      	movs	r3, #10
 8018990:	e011      	b.n	80189b6 <_printf_i+0xfa>
 8018992:	6821      	ldr	r1, [r4, #0]
 8018994:	6833      	ldr	r3, [r6, #0]
 8018996:	0608      	lsls	r0, r1, #24
 8018998:	f853 5b04 	ldr.w	r5, [r3], #4
 801899c:	d402      	bmi.n	80189a4 <_printf_i+0xe8>
 801899e:	0649      	lsls	r1, r1, #25
 80189a0:	bf48      	it	mi
 80189a2:	b2ad      	uxthmi	r5, r5
 80189a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80189a6:	4852      	ldr	r0, [pc, #328]	@ (8018af0 <_printf_i+0x234>)
 80189a8:	6033      	str	r3, [r6, #0]
 80189aa:	bf14      	ite	ne
 80189ac:	230a      	movne	r3, #10
 80189ae:	2308      	moveq	r3, #8
 80189b0:	2100      	movs	r1, #0
 80189b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80189b6:	6866      	ldr	r6, [r4, #4]
 80189b8:	60a6      	str	r6, [r4, #8]
 80189ba:	2e00      	cmp	r6, #0
 80189bc:	db05      	blt.n	80189ca <_printf_i+0x10e>
 80189be:	6821      	ldr	r1, [r4, #0]
 80189c0:	432e      	orrs	r6, r5
 80189c2:	f021 0104 	bic.w	r1, r1, #4
 80189c6:	6021      	str	r1, [r4, #0]
 80189c8:	d04b      	beq.n	8018a62 <_printf_i+0x1a6>
 80189ca:	4616      	mov	r6, r2
 80189cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80189d0:	fb03 5711 	mls	r7, r3, r1, r5
 80189d4:	5dc7      	ldrb	r7, [r0, r7]
 80189d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80189da:	462f      	mov	r7, r5
 80189dc:	42bb      	cmp	r3, r7
 80189de:	460d      	mov	r5, r1
 80189e0:	d9f4      	bls.n	80189cc <_printf_i+0x110>
 80189e2:	2b08      	cmp	r3, #8
 80189e4:	d10b      	bne.n	80189fe <_printf_i+0x142>
 80189e6:	6823      	ldr	r3, [r4, #0]
 80189e8:	07df      	lsls	r7, r3, #31
 80189ea:	d508      	bpl.n	80189fe <_printf_i+0x142>
 80189ec:	6923      	ldr	r3, [r4, #16]
 80189ee:	6861      	ldr	r1, [r4, #4]
 80189f0:	4299      	cmp	r1, r3
 80189f2:	bfde      	ittt	le
 80189f4:	2330      	movle	r3, #48	@ 0x30
 80189f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80189fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80189fe:	1b92      	subs	r2, r2, r6
 8018a00:	6122      	str	r2, [r4, #16]
 8018a02:	f8cd a000 	str.w	sl, [sp]
 8018a06:	464b      	mov	r3, r9
 8018a08:	aa03      	add	r2, sp, #12
 8018a0a:	4621      	mov	r1, r4
 8018a0c:	4640      	mov	r0, r8
 8018a0e:	f7ff fee7 	bl	80187e0 <_printf_common>
 8018a12:	3001      	adds	r0, #1
 8018a14:	d14a      	bne.n	8018aac <_printf_i+0x1f0>
 8018a16:	f04f 30ff 	mov.w	r0, #4294967295
 8018a1a:	b004      	add	sp, #16
 8018a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a20:	6823      	ldr	r3, [r4, #0]
 8018a22:	f043 0320 	orr.w	r3, r3, #32
 8018a26:	6023      	str	r3, [r4, #0]
 8018a28:	4832      	ldr	r0, [pc, #200]	@ (8018af4 <_printf_i+0x238>)
 8018a2a:	2778      	movs	r7, #120	@ 0x78
 8018a2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018a30:	6823      	ldr	r3, [r4, #0]
 8018a32:	6831      	ldr	r1, [r6, #0]
 8018a34:	061f      	lsls	r7, r3, #24
 8018a36:	f851 5b04 	ldr.w	r5, [r1], #4
 8018a3a:	d402      	bmi.n	8018a42 <_printf_i+0x186>
 8018a3c:	065f      	lsls	r7, r3, #25
 8018a3e:	bf48      	it	mi
 8018a40:	b2ad      	uxthmi	r5, r5
 8018a42:	6031      	str	r1, [r6, #0]
 8018a44:	07d9      	lsls	r1, r3, #31
 8018a46:	bf44      	itt	mi
 8018a48:	f043 0320 	orrmi.w	r3, r3, #32
 8018a4c:	6023      	strmi	r3, [r4, #0]
 8018a4e:	b11d      	cbz	r5, 8018a58 <_printf_i+0x19c>
 8018a50:	2310      	movs	r3, #16
 8018a52:	e7ad      	b.n	80189b0 <_printf_i+0xf4>
 8018a54:	4826      	ldr	r0, [pc, #152]	@ (8018af0 <_printf_i+0x234>)
 8018a56:	e7e9      	b.n	8018a2c <_printf_i+0x170>
 8018a58:	6823      	ldr	r3, [r4, #0]
 8018a5a:	f023 0320 	bic.w	r3, r3, #32
 8018a5e:	6023      	str	r3, [r4, #0]
 8018a60:	e7f6      	b.n	8018a50 <_printf_i+0x194>
 8018a62:	4616      	mov	r6, r2
 8018a64:	e7bd      	b.n	80189e2 <_printf_i+0x126>
 8018a66:	6833      	ldr	r3, [r6, #0]
 8018a68:	6825      	ldr	r5, [r4, #0]
 8018a6a:	6961      	ldr	r1, [r4, #20]
 8018a6c:	1d18      	adds	r0, r3, #4
 8018a6e:	6030      	str	r0, [r6, #0]
 8018a70:	062e      	lsls	r6, r5, #24
 8018a72:	681b      	ldr	r3, [r3, #0]
 8018a74:	d501      	bpl.n	8018a7a <_printf_i+0x1be>
 8018a76:	6019      	str	r1, [r3, #0]
 8018a78:	e002      	b.n	8018a80 <_printf_i+0x1c4>
 8018a7a:	0668      	lsls	r0, r5, #25
 8018a7c:	d5fb      	bpl.n	8018a76 <_printf_i+0x1ba>
 8018a7e:	8019      	strh	r1, [r3, #0]
 8018a80:	2300      	movs	r3, #0
 8018a82:	6123      	str	r3, [r4, #16]
 8018a84:	4616      	mov	r6, r2
 8018a86:	e7bc      	b.n	8018a02 <_printf_i+0x146>
 8018a88:	6833      	ldr	r3, [r6, #0]
 8018a8a:	1d1a      	adds	r2, r3, #4
 8018a8c:	6032      	str	r2, [r6, #0]
 8018a8e:	681e      	ldr	r6, [r3, #0]
 8018a90:	6862      	ldr	r2, [r4, #4]
 8018a92:	2100      	movs	r1, #0
 8018a94:	4630      	mov	r0, r6
 8018a96:	f7e7 fbc3 	bl	8000220 <memchr>
 8018a9a:	b108      	cbz	r0, 8018aa0 <_printf_i+0x1e4>
 8018a9c:	1b80      	subs	r0, r0, r6
 8018a9e:	6060      	str	r0, [r4, #4]
 8018aa0:	6863      	ldr	r3, [r4, #4]
 8018aa2:	6123      	str	r3, [r4, #16]
 8018aa4:	2300      	movs	r3, #0
 8018aa6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018aaa:	e7aa      	b.n	8018a02 <_printf_i+0x146>
 8018aac:	6923      	ldr	r3, [r4, #16]
 8018aae:	4632      	mov	r2, r6
 8018ab0:	4649      	mov	r1, r9
 8018ab2:	4640      	mov	r0, r8
 8018ab4:	47d0      	blx	sl
 8018ab6:	3001      	adds	r0, #1
 8018ab8:	d0ad      	beq.n	8018a16 <_printf_i+0x15a>
 8018aba:	6823      	ldr	r3, [r4, #0]
 8018abc:	079b      	lsls	r3, r3, #30
 8018abe:	d413      	bmi.n	8018ae8 <_printf_i+0x22c>
 8018ac0:	68e0      	ldr	r0, [r4, #12]
 8018ac2:	9b03      	ldr	r3, [sp, #12]
 8018ac4:	4298      	cmp	r0, r3
 8018ac6:	bfb8      	it	lt
 8018ac8:	4618      	movlt	r0, r3
 8018aca:	e7a6      	b.n	8018a1a <_printf_i+0x15e>
 8018acc:	2301      	movs	r3, #1
 8018ace:	4632      	mov	r2, r6
 8018ad0:	4649      	mov	r1, r9
 8018ad2:	4640      	mov	r0, r8
 8018ad4:	47d0      	blx	sl
 8018ad6:	3001      	adds	r0, #1
 8018ad8:	d09d      	beq.n	8018a16 <_printf_i+0x15a>
 8018ada:	3501      	adds	r5, #1
 8018adc:	68e3      	ldr	r3, [r4, #12]
 8018ade:	9903      	ldr	r1, [sp, #12]
 8018ae0:	1a5b      	subs	r3, r3, r1
 8018ae2:	42ab      	cmp	r3, r5
 8018ae4:	dcf2      	bgt.n	8018acc <_printf_i+0x210>
 8018ae6:	e7eb      	b.n	8018ac0 <_printf_i+0x204>
 8018ae8:	2500      	movs	r5, #0
 8018aea:	f104 0619 	add.w	r6, r4, #25
 8018aee:	e7f5      	b.n	8018adc <_printf_i+0x220>
 8018af0:	0801d39a 	.word	0x0801d39a
 8018af4:	0801d3ab 	.word	0x0801d3ab

08018af8 <std>:
 8018af8:	2300      	movs	r3, #0
 8018afa:	b510      	push	{r4, lr}
 8018afc:	4604      	mov	r4, r0
 8018afe:	e9c0 3300 	strd	r3, r3, [r0]
 8018b02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018b06:	6083      	str	r3, [r0, #8]
 8018b08:	8181      	strh	r1, [r0, #12]
 8018b0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8018b0c:	81c2      	strh	r2, [r0, #14]
 8018b0e:	6183      	str	r3, [r0, #24]
 8018b10:	4619      	mov	r1, r3
 8018b12:	2208      	movs	r2, #8
 8018b14:	305c      	adds	r0, #92	@ 0x5c
 8018b16:	f000 f966 	bl	8018de6 <memset>
 8018b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8018b50 <std+0x58>)
 8018b1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8018b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8018b54 <std+0x5c>)
 8018b20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018b22:	4b0d      	ldr	r3, [pc, #52]	@ (8018b58 <std+0x60>)
 8018b24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018b26:	4b0d      	ldr	r3, [pc, #52]	@ (8018b5c <std+0x64>)
 8018b28:	6323      	str	r3, [r4, #48]	@ 0x30
 8018b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8018b60 <std+0x68>)
 8018b2c:	6224      	str	r4, [r4, #32]
 8018b2e:	429c      	cmp	r4, r3
 8018b30:	d006      	beq.n	8018b40 <std+0x48>
 8018b32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018b36:	4294      	cmp	r4, r2
 8018b38:	d002      	beq.n	8018b40 <std+0x48>
 8018b3a:	33d0      	adds	r3, #208	@ 0xd0
 8018b3c:	429c      	cmp	r4, r3
 8018b3e:	d105      	bne.n	8018b4c <std+0x54>
 8018b40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018b48:	f000 b9ca 	b.w	8018ee0 <__retarget_lock_init_recursive>
 8018b4c:	bd10      	pop	{r4, pc}
 8018b4e:	bf00      	nop
 8018b50:	08018d2d 	.word	0x08018d2d
 8018b54:	08018d4f 	.word	0x08018d4f
 8018b58:	08018d87 	.word	0x08018d87
 8018b5c:	08018dab 	.word	0x08018dab
 8018b60:	20003d94 	.word	0x20003d94

08018b64 <stdio_exit_handler>:
 8018b64:	4a02      	ldr	r2, [pc, #8]	@ (8018b70 <stdio_exit_handler+0xc>)
 8018b66:	4903      	ldr	r1, [pc, #12]	@ (8018b74 <stdio_exit_handler+0x10>)
 8018b68:	4803      	ldr	r0, [pc, #12]	@ (8018b78 <stdio_exit_handler+0x14>)
 8018b6a:	f000 b869 	b.w	8018c40 <_fwalk_sglue>
 8018b6e:	bf00      	nop
 8018b70:	200001a0 	.word	0x200001a0
 8018b74:	0801a865 	.word	0x0801a865
 8018b78:	200001b0 	.word	0x200001b0

08018b7c <cleanup_stdio>:
 8018b7c:	6841      	ldr	r1, [r0, #4]
 8018b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8018bb0 <cleanup_stdio+0x34>)
 8018b80:	4299      	cmp	r1, r3
 8018b82:	b510      	push	{r4, lr}
 8018b84:	4604      	mov	r4, r0
 8018b86:	d001      	beq.n	8018b8c <cleanup_stdio+0x10>
 8018b88:	f001 fe6c 	bl	801a864 <_fflush_r>
 8018b8c:	68a1      	ldr	r1, [r4, #8]
 8018b8e:	4b09      	ldr	r3, [pc, #36]	@ (8018bb4 <cleanup_stdio+0x38>)
 8018b90:	4299      	cmp	r1, r3
 8018b92:	d002      	beq.n	8018b9a <cleanup_stdio+0x1e>
 8018b94:	4620      	mov	r0, r4
 8018b96:	f001 fe65 	bl	801a864 <_fflush_r>
 8018b9a:	68e1      	ldr	r1, [r4, #12]
 8018b9c:	4b06      	ldr	r3, [pc, #24]	@ (8018bb8 <cleanup_stdio+0x3c>)
 8018b9e:	4299      	cmp	r1, r3
 8018ba0:	d004      	beq.n	8018bac <cleanup_stdio+0x30>
 8018ba2:	4620      	mov	r0, r4
 8018ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ba8:	f001 be5c 	b.w	801a864 <_fflush_r>
 8018bac:	bd10      	pop	{r4, pc}
 8018bae:	bf00      	nop
 8018bb0:	20003d94 	.word	0x20003d94
 8018bb4:	20003dfc 	.word	0x20003dfc
 8018bb8:	20003e64 	.word	0x20003e64

08018bbc <global_stdio_init.part.0>:
 8018bbc:	b510      	push	{r4, lr}
 8018bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8018bec <global_stdio_init.part.0+0x30>)
 8018bc0:	4c0b      	ldr	r4, [pc, #44]	@ (8018bf0 <global_stdio_init.part.0+0x34>)
 8018bc2:	4a0c      	ldr	r2, [pc, #48]	@ (8018bf4 <global_stdio_init.part.0+0x38>)
 8018bc4:	601a      	str	r2, [r3, #0]
 8018bc6:	4620      	mov	r0, r4
 8018bc8:	2200      	movs	r2, #0
 8018bca:	2104      	movs	r1, #4
 8018bcc:	f7ff ff94 	bl	8018af8 <std>
 8018bd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018bd4:	2201      	movs	r2, #1
 8018bd6:	2109      	movs	r1, #9
 8018bd8:	f7ff ff8e 	bl	8018af8 <std>
 8018bdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018be0:	2202      	movs	r2, #2
 8018be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018be6:	2112      	movs	r1, #18
 8018be8:	f7ff bf86 	b.w	8018af8 <std>
 8018bec:	20003ecc 	.word	0x20003ecc
 8018bf0:	20003d94 	.word	0x20003d94
 8018bf4:	08018b65 	.word	0x08018b65

08018bf8 <__sfp_lock_acquire>:
 8018bf8:	4801      	ldr	r0, [pc, #4]	@ (8018c00 <__sfp_lock_acquire+0x8>)
 8018bfa:	f000 b972 	b.w	8018ee2 <__retarget_lock_acquire_recursive>
 8018bfe:	bf00      	nop
 8018c00:	20003ed5 	.word	0x20003ed5

08018c04 <__sfp_lock_release>:
 8018c04:	4801      	ldr	r0, [pc, #4]	@ (8018c0c <__sfp_lock_release+0x8>)
 8018c06:	f000 b96d 	b.w	8018ee4 <__retarget_lock_release_recursive>
 8018c0a:	bf00      	nop
 8018c0c:	20003ed5 	.word	0x20003ed5

08018c10 <__sinit>:
 8018c10:	b510      	push	{r4, lr}
 8018c12:	4604      	mov	r4, r0
 8018c14:	f7ff fff0 	bl	8018bf8 <__sfp_lock_acquire>
 8018c18:	6a23      	ldr	r3, [r4, #32]
 8018c1a:	b11b      	cbz	r3, 8018c24 <__sinit+0x14>
 8018c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c20:	f7ff bff0 	b.w	8018c04 <__sfp_lock_release>
 8018c24:	4b04      	ldr	r3, [pc, #16]	@ (8018c38 <__sinit+0x28>)
 8018c26:	6223      	str	r3, [r4, #32]
 8018c28:	4b04      	ldr	r3, [pc, #16]	@ (8018c3c <__sinit+0x2c>)
 8018c2a:	681b      	ldr	r3, [r3, #0]
 8018c2c:	2b00      	cmp	r3, #0
 8018c2e:	d1f5      	bne.n	8018c1c <__sinit+0xc>
 8018c30:	f7ff ffc4 	bl	8018bbc <global_stdio_init.part.0>
 8018c34:	e7f2      	b.n	8018c1c <__sinit+0xc>
 8018c36:	bf00      	nop
 8018c38:	08018b7d 	.word	0x08018b7d
 8018c3c:	20003ecc 	.word	0x20003ecc

08018c40 <_fwalk_sglue>:
 8018c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018c44:	4607      	mov	r7, r0
 8018c46:	4688      	mov	r8, r1
 8018c48:	4614      	mov	r4, r2
 8018c4a:	2600      	movs	r6, #0
 8018c4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018c50:	f1b9 0901 	subs.w	r9, r9, #1
 8018c54:	d505      	bpl.n	8018c62 <_fwalk_sglue+0x22>
 8018c56:	6824      	ldr	r4, [r4, #0]
 8018c58:	2c00      	cmp	r4, #0
 8018c5a:	d1f7      	bne.n	8018c4c <_fwalk_sglue+0xc>
 8018c5c:	4630      	mov	r0, r6
 8018c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018c62:	89ab      	ldrh	r3, [r5, #12]
 8018c64:	2b01      	cmp	r3, #1
 8018c66:	d907      	bls.n	8018c78 <_fwalk_sglue+0x38>
 8018c68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018c6c:	3301      	adds	r3, #1
 8018c6e:	d003      	beq.n	8018c78 <_fwalk_sglue+0x38>
 8018c70:	4629      	mov	r1, r5
 8018c72:	4638      	mov	r0, r7
 8018c74:	47c0      	blx	r8
 8018c76:	4306      	orrs	r6, r0
 8018c78:	3568      	adds	r5, #104	@ 0x68
 8018c7a:	e7e9      	b.n	8018c50 <_fwalk_sglue+0x10>

08018c7c <sniprintf>:
 8018c7c:	b40c      	push	{r2, r3}
 8018c7e:	b530      	push	{r4, r5, lr}
 8018c80:	4b18      	ldr	r3, [pc, #96]	@ (8018ce4 <sniprintf+0x68>)
 8018c82:	1e0c      	subs	r4, r1, #0
 8018c84:	681d      	ldr	r5, [r3, #0]
 8018c86:	b09d      	sub	sp, #116	@ 0x74
 8018c88:	da08      	bge.n	8018c9c <sniprintf+0x20>
 8018c8a:	238b      	movs	r3, #139	@ 0x8b
 8018c8c:	602b      	str	r3, [r5, #0]
 8018c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8018c92:	b01d      	add	sp, #116	@ 0x74
 8018c94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018c98:	b002      	add	sp, #8
 8018c9a:	4770      	bx	lr
 8018c9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018ca0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018ca4:	f04f 0300 	mov.w	r3, #0
 8018ca8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018caa:	bf14      	ite	ne
 8018cac:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018cb0:	4623      	moveq	r3, r4
 8018cb2:	9304      	str	r3, [sp, #16]
 8018cb4:	9307      	str	r3, [sp, #28]
 8018cb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018cba:	9002      	str	r0, [sp, #8]
 8018cbc:	9006      	str	r0, [sp, #24]
 8018cbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018cc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018cc4:	ab21      	add	r3, sp, #132	@ 0x84
 8018cc6:	a902      	add	r1, sp, #8
 8018cc8:	4628      	mov	r0, r5
 8018cca:	9301      	str	r3, [sp, #4]
 8018ccc:	f001 fc4a 	bl	801a564 <_svfiprintf_r>
 8018cd0:	1c43      	adds	r3, r0, #1
 8018cd2:	bfbc      	itt	lt
 8018cd4:	238b      	movlt	r3, #139	@ 0x8b
 8018cd6:	602b      	strlt	r3, [r5, #0]
 8018cd8:	2c00      	cmp	r4, #0
 8018cda:	d0da      	beq.n	8018c92 <sniprintf+0x16>
 8018cdc:	9b02      	ldr	r3, [sp, #8]
 8018cde:	2200      	movs	r2, #0
 8018ce0:	701a      	strb	r2, [r3, #0]
 8018ce2:	e7d6      	b.n	8018c92 <sniprintf+0x16>
 8018ce4:	200001ac 	.word	0x200001ac

08018ce8 <siprintf>:
 8018ce8:	b40e      	push	{r1, r2, r3}
 8018cea:	b510      	push	{r4, lr}
 8018cec:	b09d      	sub	sp, #116	@ 0x74
 8018cee:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018cf0:	9002      	str	r0, [sp, #8]
 8018cf2:	9006      	str	r0, [sp, #24]
 8018cf4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018cf8:	480a      	ldr	r0, [pc, #40]	@ (8018d24 <siprintf+0x3c>)
 8018cfa:	9107      	str	r1, [sp, #28]
 8018cfc:	9104      	str	r1, [sp, #16]
 8018cfe:	490a      	ldr	r1, [pc, #40]	@ (8018d28 <siprintf+0x40>)
 8018d00:	f853 2b04 	ldr.w	r2, [r3], #4
 8018d04:	9105      	str	r1, [sp, #20]
 8018d06:	2400      	movs	r4, #0
 8018d08:	a902      	add	r1, sp, #8
 8018d0a:	6800      	ldr	r0, [r0, #0]
 8018d0c:	9301      	str	r3, [sp, #4]
 8018d0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018d10:	f001 fc28 	bl	801a564 <_svfiprintf_r>
 8018d14:	9b02      	ldr	r3, [sp, #8]
 8018d16:	701c      	strb	r4, [r3, #0]
 8018d18:	b01d      	add	sp, #116	@ 0x74
 8018d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018d1e:	b003      	add	sp, #12
 8018d20:	4770      	bx	lr
 8018d22:	bf00      	nop
 8018d24:	200001ac 	.word	0x200001ac
 8018d28:	ffff0208 	.word	0xffff0208

08018d2c <__sread>:
 8018d2c:	b510      	push	{r4, lr}
 8018d2e:	460c      	mov	r4, r1
 8018d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d34:	f000 f886 	bl	8018e44 <_read_r>
 8018d38:	2800      	cmp	r0, #0
 8018d3a:	bfab      	itete	ge
 8018d3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018d3e:	89a3      	ldrhlt	r3, [r4, #12]
 8018d40:	181b      	addge	r3, r3, r0
 8018d42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018d46:	bfac      	ite	ge
 8018d48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018d4a:	81a3      	strhlt	r3, [r4, #12]
 8018d4c:	bd10      	pop	{r4, pc}

08018d4e <__swrite>:
 8018d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d52:	461f      	mov	r7, r3
 8018d54:	898b      	ldrh	r3, [r1, #12]
 8018d56:	05db      	lsls	r3, r3, #23
 8018d58:	4605      	mov	r5, r0
 8018d5a:	460c      	mov	r4, r1
 8018d5c:	4616      	mov	r6, r2
 8018d5e:	d505      	bpl.n	8018d6c <__swrite+0x1e>
 8018d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d64:	2302      	movs	r3, #2
 8018d66:	2200      	movs	r2, #0
 8018d68:	f000 f85a 	bl	8018e20 <_lseek_r>
 8018d6c:	89a3      	ldrh	r3, [r4, #12]
 8018d6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018d72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018d76:	81a3      	strh	r3, [r4, #12]
 8018d78:	4632      	mov	r2, r6
 8018d7a:	463b      	mov	r3, r7
 8018d7c:	4628      	mov	r0, r5
 8018d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d82:	f000 b871 	b.w	8018e68 <_write_r>

08018d86 <__sseek>:
 8018d86:	b510      	push	{r4, lr}
 8018d88:	460c      	mov	r4, r1
 8018d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018d8e:	f000 f847 	bl	8018e20 <_lseek_r>
 8018d92:	1c43      	adds	r3, r0, #1
 8018d94:	89a3      	ldrh	r3, [r4, #12]
 8018d96:	bf15      	itete	ne
 8018d98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018d9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018d9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018da2:	81a3      	strheq	r3, [r4, #12]
 8018da4:	bf18      	it	ne
 8018da6:	81a3      	strhne	r3, [r4, #12]
 8018da8:	bd10      	pop	{r4, pc}

08018daa <__sclose>:
 8018daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018dae:	f000 b827 	b.w	8018e00 <_close_r>

08018db2 <memmove>:
 8018db2:	4288      	cmp	r0, r1
 8018db4:	b510      	push	{r4, lr}
 8018db6:	eb01 0402 	add.w	r4, r1, r2
 8018dba:	d902      	bls.n	8018dc2 <memmove+0x10>
 8018dbc:	4284      	cmp	r4, r0
 8018dbe:	4623      	mov	r3, r4
 8018dc0:	d807      	bhi.n	8018dd2 <memmove+0x20>
 8018dc2:	1e43      	subs	r3, r0, #1
 8018dc4:	42a1      	cmp	r1, r4
 8018dc6:	d008      	beq.n	8018dda <memmove+0x28>
 8018dc8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018dcc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018dd0:	e7f8      	b.n	8018dc4 <memmove+0x12>
 8018dd2:	4402      	add	r2, r0
 8018dd4:	4601      	mov	r1, r0
 8018dd6:	428a      	cmp	r2, r1
 8018dd8:	d100      	bne.n	8018ddc <memmove+0x2a>
 8018dda:	bd10      	pop	{r4, pc}
 8018ddc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018de0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018de4:	e7f7      	b.n	8018dd6 <memmove+0x24>

08018de6 <memset>:
 8018de6:	4402      	add	r2, r0
 8018de8:	4603      	mov	r3, r0
 8018dea:	4293      	cmp	r3, r2
 8018dec:	d100      	bne.n	8018df0 <memset+0xa>
 8018dee:	4770      	bx	lr
 8018df0:	f803 1b01 	strb.w	r1, [r3], #1
 8018df4:	e7f9      	b.n	8018dea <memset+0x4>
	...

08018df8 <_localeconv_r>:
 8018df8:	4800      	ldr	r0, [pc, #0]	@ (8018dfc <_localeconv_r+0x4>)
 8018dfa:	4770      	bx	lr
 8018dfc:	200002ec 	.word	0x200002ec

08018e00 <_close_r>:
 8018e00:	b538      	push	{r3, r4, r5, lr}
 8018e02:	4d06      	ldr	r5, [pc, #24]	@ (8018e1c <_close_r+0x1c>)
 8018e04:	2300      	movs	r3, #0
 8018e06:	4604      	mov	r4, r0
 8018e08:	4608      	mov	r0, r1
 8018e0a:	602b      	str	r3, [r5, #0]
 8018e0c:	f7ec fac2 	bl	8005394 <_close>
 8018e10:	1c43      	adds	r3, r0, #1
 8018e12:	d102      	bne.n	8018e1a <_close_r+0x1a>
 8018e14:	682b      	ldr	r3, [r5, #0]
 8018e16:	b103      	cbz	r3, 8018e1a <_close_r+0x1a>
 8018e18:	6023      	str	r3, [r4, #0]
 8018e1a:	bd38      	pop	{r3, r4, r5, pc}
 8018e1c:	20003ed0 	.word	0x20003ed0

08018e20 <_lseek_r>:
 8018e20:	b538      	push	{r3, r4, r5, lr}
 8018e22:	4d07      	ldr	r5, [pc, #28]	@ (8018e40 <_lseek_r+0x20>)
 8018e24:	4604      	mov	r4, r0
 8018e26:	4608      	mov	r0, r1
 8018e28:	4611      	mov	r1, r2
 8018e2a:	2200      	movs	r2, #0
 8018e2c:	602a      	str	r2, [r5, #0]
 8018e2e:	461a      	mov	r2, r3
 8018e30:	f7ec fad7 	bl	80053e2 <_lseek>
 8018e34:	1c43      	adds	r3, r0, #1
 8018e36:	d102      	bne.n	8018e3e <_lseek_r+0x1e>
 8018e38:	682b      	ldr	r3, [r5, #0]
 8018e3a:	b103      	cbz	r3, 8018e3e <_lseek_r+0x1e>
 8018e3c:	6023      	str	r3, [r4, #0]
 8018e3e:	bd38      	pop	{r3, r4, r5, pc}
 8018e40:	20003ed0 	.word	0x20003ed0

08018e44 <_read_r>:
 8018e44:	b538      	push	{r3, r4, r5, lr}
 8018e46:	4d07      	ldr	r5, [pc, #28]	@ (8018e64 <_read_r+0x20>)
 8018e48:	4604      	mov	r4, r0
 8018e4a:	4608      	mov	r0, r1
 8018e4c:	4611      	mov	r1, r2
 8018e4e:	2200      	movs	r2, #0
 8018e50:	602a      	str	r2, [r5, #0]
 8018e52:	461a      	mov	r2, r3
 8018e54:	f7ec fa65 	bl	8005322 <_read>
 8018e58:	1c43      	adds	r3, r0, #1
 8018e5a:	d102      	bne.n	8018e62 <_read_r+0x1e>
 8018e5c:	682b      	ldr	r3, [r5, #0]
 8018e5e:	b103      	cbz	r3, 8018e62 <_read_r+0x1e>
 8018e60:	6023      	str	r3, [r4, #0]
 8018e62:	bd38      	pop	{r3, r4, r5, pc}
 8018e64:	20003ed0 	.word	0x20003ed0

08018e68 <_write_r>:
 8018e68:	b538      	push	{r3, r4, r5, lr}
 8018e6a:	4d07      	ldr	r5, [pc, #28]	@ (8018e88 <_write_r+0x20>)
 8018e6c:	4604      	mov	r4, r0
 8018e6e:	4608      	mov	r0, r1
 8018e70:	4611      	mov	r1, r2
 8018e72:	2200      	movs	r2, #0
 8018e74:	602a      	str	r2, [r5, #0]
 8018e76:	461a      	mov	r2, r3
 8018e78:	f7ec fa70 	bl	800535c <_write>
 8018e7c:	1c43      	adds	r3, r0, #1
 8018e7e:	d102      	bne.n	8018e86 <_write_r+0x1e>
 8018e80:	682b      	ldr	r3, [r5, #0]
 8018e82:	b103      	cbz	r3, 8018e86 <_write_r+0x1e>
 8018e84:	6023      	str	r3, [r4, #0]
 8018e86:	bd38      	pop	{r3, r4, r5, pc}
 8018e88:	20003ed0 	.word	0x20003ed0

08018e8c <__errno>:
 8018e8c:	4b01      	ldr	r3, [pc, #4]	@ (8018e94 <__errno+0x8>)
 8018e8e:	6818      	ldr	r0, [r3, #0]
 8018e90:	4770      	bx	lr
 8018e92:	bf00      	nop
 8018e94:	200001ac 	.word	0x200001ac

08018e98 <__libc_init_array>:
 8018e98:	b570      	push	{r4, r5, r6, lr}
 8018e9a:	4d0d      	ldr	r5, [pc, #52]	@ (8018ed0 <__libc_init_array+0x38>)
 8018e9c:	4c0d      	ldr	r4, [pc, #52]	@ (8018ed4 <__libc_init_array+0x3c>)
 8018e9e:	1b64      	subs	r4, r4, r5
 8018ea0:	10a4      	asrs	r4, r4, #2
 8018ea2:	2600      	movs	r6, #0
 8018ea4:	42a6      	cmp	r6, r4
 8018ea6:	d109      	bne.n	8018ebc <__libc_init_array+0x24>
 8018ea8:	4d0b      	ldr	r5, [pc, #44]	@ (8018ed8 <__libc_init_array+0x40>)
 8018eaa:	4c0c      	ldr	r4, [pc, #48]	@ (8018edc <__libc_init_array+0x44>)
 8018eac:	f002 f850 	bl	801af50 <_init>
 8018eb0:	1b64      	subs	r4, r4, r5
 8018eb2:	10a4      	asrs	r4, r4, #2
 8018eb4:	2600      	movs	r6, #0
 8018eb6:	42a6      	cmp	r6, r4
 8018eb8:	d105      	bne.n	8018ec6 <__libc_init_array+0x2e>
 8018eba:	bd70      	pop	{r4, r5, r6, pc}
 8018ebc:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ec0:	4798      	blx	r3
 8018ec2:	3601      	adds	r6, #1
 8018ec4:	e7ee      	b.n	8018ea4 <__libc_init_array+0xc>
 8018ec6:	f855 3b04 	ldr.w	r3, [r5], #4
 8018eca:	4798      	blx	r3
 8018ecc:	3601      	adds	r6, #1
 8018ece:	e7f2      	b.n	8018eb6 <__libc_init_array+0x1e>
 8018ed0:	0801d704 	.word	0x0801d704
 8018ed4:	0801d704 	.word	0x0801d704
 8018ed8:	0801d704 	.word	0x0801d704
 8018edc:	0801d708 	.word	0x0801d708

08018ee0 <__retarget_lock_init_recursive>:
 8018ee0:	4770      	bx	lr

08018ee2 <__retarget_lock_acquire_recursive>:
 8018ee2:	4770      	bx	lr

08018ee4 <__retarget_lock_release_recursive>:
 8018ee4:	4770      	bx	lr

08018ee6 <memcpy>:
 8018ee6:	440a      	add	r2, r1
 8018ee8:	4291      	cmp	r1, r2
 8018eea:	f100 33ff 	add.w	r3, r0, #4294967295
 8018eee:	d100      	bne.n	8018ef2 <memcpy+0xc>
 8018ef0:	4770      	bx	lr
 8018ef2:	b510      	push	{r4, lr}
 8018ef4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018ef8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018efc:	4291      	cmp	r1, r2
 8018efe:	d1f9      	bne.n	8018ef4 <memcpy+0xe>
 8018f00:	bd10      	pop	{r4, pc}

08018f02 <quorem>:
 8018f02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f06:	6903      	ldr	r3, [r0, #16]
 8018f08:	690c      	ldr	r4, [r1, #16]
 8018f0a:	42a3      	cmp	r3, r4
 8018f0c:	4607      	mov	r7, r0
 8018f0e:	db7e      	blt.n	801900e <quorem+0x10c>
 8018f10:	3c01      	subs	r4, #1
 8018f12:	f101 0814 	add.w	r8, r1, #20
 8018f16:	00a3      	lsls	r3, r4, #2
 8018f18:	f100 0514 	add.w	r5, r0, #20
 8018f1c:	9300      	str	r3, [sp, #0]
 8018f1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018f22:	9301      	str	r3, [sp, #4]
 8018f24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018f28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018f2c:	3301      	adds	r3, #1
 8018f2e:	429a      	cmp	r2, r3
 8018f30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018f34:	fbb2 f6f3 	udiv	r6, r2, r3
 8018f38:	d32e      	bcc.n	8018f98 <quorem+0x96>
 8018f3a:	f04f 0a00 	mov.w	sl, #0
 8018f3e:	46c4      	mov	ip, r8
 8018f40:	46ae      	mov	lr, r5
 8018f42:	46d3      	mov	fp, sl
 8018f44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018f48:	b298      	uxth	r0, r3
 8018f4a:	fb06 a000 	mla	r0, r6, r0, sl
 8018f4e:	0c02      	lsrs	r2, r0, #16
 8018f50:	0c1b      	lsrs	r3, r3, #16
 8018f52:	fb06 2303 	mla	r3, r6, r3, r2
 8018f56:	f8de 2000 	ldr.w	r2, [lr]
 8018f5a:	b280      	uxth	r0, r0
 8018f5c:	b292      	uxth	r2, r2
 8018f5e:	1a12      	subs	r2, r2, r0
 8018f60:	445a      	add	r2, fp
 8018f62:	f8de 0000 	ldr.w	r0, [lr]
 8018f66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018f6a:	b29b      	uxth	r3, r3
 8018f6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018f70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018f74:	b292      	uxth	r2, r2
 8018f76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8018f7a:	45e1      	cmp	r9, ip
 8018f7c:	f84e 2b04 	str.w	r2, [lr], #4
 8018f80:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018f84:	d2de      	bcs.n	8018f44 <quorem+0x42>
 8018f86:	9b00      	ldr	r3, [sp, #0]
 8018f88:	58eb      	ldr	r3, [r5, r3]
 8018f8a:	b92b      	cbnz	r3, 8018f98 <quorem+0x96>
 8018f8c:	9b01      	ldr	r3, [sp, #4]
 8018f8e:	3b04      	subs	r3, #4
 8018f90:	429d      	cmp	r5, r3
 8018f92:	461a      	mov	r2, r3
 8018f94:	d32f      	bcc.n	8018ff6 <quorem+0xf4>
 8018f96:	613c      	str	r4, [r7, #16]
 8018f98:	4638      	mov	r0, r7
 8018f9a:	f001 f97f 	bl	801a29c <__mcmp>
 8018f9e:	2800      	cmp	r0, #0
 8018fa0:	db25      	blt.n	8018fee <quorem+0xec>
 8018fa2:	4629      	mov	r1, r5
 8018fa4:	2000      	movs	r0, #0
 8018fa6:	f858 2b04 	ldr.w	r2, [r8], #4
 8018faa:	f8d1 c000 	ldr.w	ip, [r1]
 8018fae:	fa1f fe82 	uxth.w	lr, r2
 8018fb2:	fa1f f38c 	uxth.w	r3, ip
 8018fb6:	eba3 030e 	sub.w	r3, r3, lr
 8018fba:	4403      	add	r3, r0
 8018fbc:	0c12      	lsrs	r2, r2, #16
 8018fbe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018fc2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8018fc6:	b29b      	uxth	r3, r3
 8018fc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018fcc:	45c1      	cmp	r9, r8
 8018fce:	f841 3b04 	str.w	r3, [r1], #4
 8018fd2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018fd6:	d2e6      	bcs.n	8018fa6 <quorem+0xa4>
 8018fd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018fdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018fe0:	b922      	cbnz	r2, 8018fec <quorem+0xea>
 8018fe2:	3b04      	subs	r3, #4
 8018fe4:	429d      	cmp	r5, r3
 8018fe6:	461a      	mov	r2, r3
 8018fe8:	d30b      	bcc.n	8019002 <quorem+0x100>
 8018fea:	613c      	str	r4, [r7, #16]
 8018fec:	3601      	adds	r6, #1
 8018fee:	4630      	mov	r0, r6
 8018ff0:	b003      	add	sp, #12
 8018ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ff6:	6812      	ldr	r2, [r2, #0]
 8018ff8:	3b04      	subs	r3, #4
 8018ffa:	2a00      	cmp	r2, #0
 8018ffc:	d1cb      	bne.n	8018f96 <quorem+0x94>
 8018ffe:	3c01      	subs	r4, #1
 8019000:	e7c6      	b.n	8018f90 <quorem+0x8e>
 8019002:	6812      	ldr	r2, [r2, #0]
 8019004:	3b04      	subs	r3, #4
 8019006:	2a00      	cmp	r2, #0
 8019008:	d1ef      	bne.n	8018fea <quorem+0xe8>
 801900a:	3c01      	subs	r4, #1
 801900c:	e7ea      	b.n	8018fe4 <quorem+0xe2>
 801900e:	2000      	movs	r0, #0
 8019010:	e7ee      	b.n	8018ff0 <quorem+0xee>
 8019012:	0000      	movs	r0, r0
 8019014:	0000      	movs	r0, r0
	...

08019018 <_dtoa_r>:
 8019018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801901c:	69c7      	ldr	r7, [r0, #28]
 801901e:	b097      	sub	sp, #92	@ 0x5c
 8019020:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019024:	ec55 4b10 	vmov	r4, r5, d0
 8019028:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801902a:	9107      	str	r1, [sp, #28]
 801902c:	4681      	mov	r9, r0
 801902e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019030:	9311      	str	r3, [sp, #68]	@ 0x44
 8019032:	b97f      	cbnz	r7, 8019054 <_dtoa_r+0x3c>
 8019034:	2010      	movs	r0, #16
 8019036:	f000 fe09 	bl	8019c4c <malloc>
 801903a:	4602      	mov	r2, r0
 801903c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019040:	b920      	cbnz	r0, 801904c <_dtoa_r+0x34>
 8019042:	4ba9      	ldr	r3, [pc, #676]	@ (80192e8 <_dtoa_r+0x2d0>)
 8019044:	21ef      	movs	r1, #239	@ 0xef
 8019046:	48a9      	ldr	r0, [pc, #676]	@ (80192ec <_dtoa_r+0x2d4>)
 8019048:	f001 fc44 	bl	801a8d4 <__assert_func>
 801904c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019050:	6007      	str	r7, [r0, #0]
 8019052:	60c7      	str	r7, [r0, #12]
 8019054:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019058:	6819      	ldr	r1, [r3, #0]
 801905a:	b159      	cbz	r1, 8019074 <_dtoa_r+0x5c>
 801905c:	685a      	ldr	r2, [r3, #4]
 801905e:	604a      	str	r2, [r1, #4]
 8019060:	2301      	movs	r3, #1
 8019062:	4093      	lsls	r3, r2
 8019064:	608b      	str	r3, [r1, #8]
 8019066:	4648      	mov	r0, r9
 8019068:	f000 fee6 	bl	8019e38 <_Bfree>
 801906c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019070:	2200      	movs	r2, #0
 8019072:	601a      	str	r2, [r3, #0]
 8019074:	1e2b      	subs	r3, r5, #0
 8019076:	bfb9      	ittee	lt
 8019078:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801907c:	9305      	strlt	r3, [sp, #20]
 801907e:	2300      	movge	r3, #0
 8019080:	6033      	strge	r3, [r6, #0]
 8019082:	9f05      	ldr	r7, [sp, #20]
 8019084:	4b9a      	ldr	r3, [pc, #616]	@ (80192f0 <_dtoa_r+0x2d8>)
 8019086:	bfbc      	itt	lt
 8019088:	2201      	movlt	r2, #1
 801908a:	6032      	strlt	r2, [r6, #0]
 801908c:	43bb      	bics	r3, r7
 801908e:	d112      	bne.n	80190b6 <_dtoa_r+0x9e>
 8019090:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019092:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019096:	6013      	str	r3, [r2, #0]
 8019098:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801909c:	4323      	orrs	r3, r4
 801909e:	f000 855a 	beq.w	8019b56 <_dtoa_r+0xb3e>
 80190a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80190a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019304 <_dtoa_r+0x2ec>
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	f000 855c 	beq.w	8019b66 <_dtoa_r+0xb4e>
 80190ae:	f10a 0303 	add.w	r3, sl, #3
 80190b2:	f000 bd56 	b.w	8019b62 <_dtoa_r+0xb4a>
 80190b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80190ba:	2200      	movs	r2, #0
 80190bc:	ec51 0b17 	vmov	r0, r1, d7
 80190c0:	2300      	movs	r3, #0
 80190c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80190c6:	f7e7 fd27 	bl	8000b18 <__aeabi_dcmpeq>
 80190ca:	4680      	mov	r8, r0
 80190cc:	b158      	cbz	r0, 80190e6 <_dtoa_r+0xce>
 80190ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80190d0:	2301      	movs	r3, #1
 80190d2:	6013      	str	r3, [r2, #0]
 80190d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80190d6:	b113      	cbz	r3, 80190de <_dtoa_r+0xc6>
 80190d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80190da:	4b86      	ldr	r3, [pc, #536]	@ (80192f4 <_dtoa_r+0x2dc>)
 80190dc:	6013      	str	r3, [r2, #0]
 80190de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019308 <_dtoa_r+0x2f0>
 80190e2:	f000 bd40 	b.w	8019b66 <_dtoa_r+0xb4e>
 80190e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80190ea:	aa14      	add	r2, sp, #80	@ 0x50
 80190ec:	a915      	add	r1, sp, #84	@ 0x54
 80190ee:	4648      	mov	r0, r9
 80190f0:	f001 f984 	bl	801a3fc <__d2b>
 80190f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80190f8:	9002      	str	r0, [sp, #8]
 80190fa:	2e00      	cmp	r6, #0
 80190fc:	d078      	beq.n	80191f0 <_dtoa_r+0x1d8>
 80190fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019100:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019108:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801910c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019110:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019114:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019118:	4619      	mov	r1, r3
 801911a:	2200      	movs	r2, #0
 801911c:	4b76      	ldr	r3, [pc, #472]	@ (80192f8 <_dtoa_r+0x2e0>)
 801911e:	f7e7 f8db 	bl	80002d8 <__aeabi_dsub>
 8019122:	a36b      	add	r3, pc, #428	@ (adr r3, 80192d0 <_dtoa_r+0x2b8>)
 8019124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019128:	f7e7 fa8e 	bl	8000648 <__aeabi_dmul>
 801912c:	a36a      	add	r3, pc, #424	@ (adr r3, 80192d8 <_dtoa_r+0x2c0>)
 801912e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019132:	f7e7 f8d3 	bl	80002dc <__adddf3>
 8019136:	4604      	mov	r4, r0
 8019138:	4630      	mov	r0, r6
 801913a:	460d      	mov	r5, r1
 801913c:	f7e7 fa1a 	bl	8000574 <__aeabi_i2d>
 8019140:	a367      	add	r3, pc, #412	@ (adr r3, 80192e0 <_dtoa_r+0x2c8>)
 8019142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019146:	f7e7 fa7f 	bl	8000648 <__aeabi_dmul>
 801914a:	4602      	mov	r2, r0
 801914c:	460b      	mov	r3, r1
 801914e:	4620      	mov	r0, r4
 8019150:	4629      	mov	r1, r5
 8019152:	f7e7 f8c3 	bl	80002dc <__adddf3>
 8019156:	4604      	mov	r4, r0
 8019158:	460d      	mov	r5, r1
 801915a:	f7e7 fd25 	bl	8000ba8 <__aeabi_d2iz>
 801915e:	2200      	movs	r2, #0
 8019160:	4607      	mov	r7, r0
 8019162:	2300      	movs	r3, #0
 8019164:	4620      	mov	r0, r4
 8019166:	4629      	mov	r1, r5
 8019168:	f7e7 fce0 	bl	8000b2c <__aeabi_dcmplt>
 801916c:	b140      	cbz	r0, 8019180 <_dtoa_r+0x168>
 801916e:	4638      	mov	r0, r7
 8019170:	f7e7 fa00 	bl	8000574 <__aeabi_i2d>
 8019174:	4622      	mov	r2, r4
 8019176:	462b      	mov	r3, r5
 8019178:	f7e7 fcce 	bl	8000b18 <__aeabi_dcmpeq>
 801917c:	b900      	cbnz	r0, 8019180 <_dtoa_r+0x168>
 801917e:	3f01      	subs	r7, #1
 8019180:	2f16      	cmp	r7, #22
 8019182:	d852      	bhi.n	801922a <_dtoa_r+0x212>
 8019184:	4b5d      	ldr	r3, [pc, #372]	@ (80192fc <_dtoa_r+0x2e4>)
 8019186:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801918a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801918e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019192:	f7e7 fccb 	bl	8000b2c <__aeabi_dcmplt>
 8019196:	2800      	cmp	r0, #0
 8019198:	d049      	beq.n	801922e <_dtoa_r+0x216>
 801919a:	3f01      	subs	r7, #1
 801919c:	2300      	movs	r3, #0
 801919e:	9310      	str	r3, [sp, #64]	@ 0x40
 80191a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80191a2:	1b9b      	subs	r3, r3, r6
 80191a4:	1e5a      	subs	r2, r3, #1
 80191a6:	bf45      	ittet	mi
 80191a8:	f1c3 0301 	rsbmi	r3, r3, #1
 80191ac:	9300      	strmi	r3, [sp, #0]
 80191ae:	2300      	movpl	r3, #0
 80191b0:	2300      	movmi	r3, #0
 80191b2:	9206      	str	r2, [sp, #24]
 80191b4:	bf54      	ite	pl
 80191b6:	9300      	strpl	r3, [sp, #0]
 80191b8:	9306      	strmi	r3, [sp, #24]
 80191ba:	2f00      	cmp	r7, #0
 80191bc:	db39      	blt.n	8019232 <_dtoa_r+0x21a>
 80191be:	9b06      	ldr	r3, [sp, #24]
 80191c0:	970d      	str	r7, [sp, #52]	@ 0x34
 80191c2:	443b      	add	r3, r7
 80191c4:	9306      	str	r3, [sp, #24]
 80191c6:	2300      	movs	r3, #0
 80191c8:	9308      	str	r3, [sp, #32]
 80191ca:	9b07      	ldr	r3, [sp, #28]
 80191cc:	2b09      	cmp	r3, #9
 80191ce:	d863      	bhi.n	8019298 <_dtoa_r+0x280>
 80191d0:	2b05      	cmp	r3, #5
 80191d2:	bfc4      	itt	gt
 80191d4:	3b04      	subgt	r3, #4
 80191d6:	9307      	strgt	r3, [sp, #28]
 80191d8:	9b07      	ldr	r3, [sp, #28]
 80191da:	f1a3 0302 	sub.w	r3, r3, #2
 80191de:	bfcc      	ite	gt
 80191e0:	2400      	movgt	r4, #0
 80191e2:	2401      	movle	r4, #1
 80191e4:	2b03      	cmp	r3, #3
 80191e6:	d863      	bhi.n	80192b0 <_dtoa_r+0x298>
 80191e8:	e8df f003 	tbb	[pc, r3]
 80191ec:	2b375452 	.word	0x2b375452
 80191f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80191f4:	441e      	add	r6, r3
 80191f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80191fa:	2b20      	cmp	r3, #32
 80191fc:	bfc1      	itttt	gt
 80191fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019202:	409f      	lslgt	r7, r3
 8019204:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019208:	fa24 f303 	lsrgt.w	r3, r4, r3
 801920c:	bfd6      	itet	le
 801920e:	f1c3 0320 	rsble	r3, r3, #32
 8019212:	ea47 0003 	orrgt.w	r0, r7, r3
 8019216:	fa04 f003 	lslle.w	r0, r4, r3
 801921a:	f7e7 f99b 	bl	8000554 <__aeabi_ui2d>
 801921e:	2201      	movs	r2, #1
 8019220:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019224:	3e01      	subs	r6, #1
 8019226:	9212      	str	r2, [sp, #72]	@ 0x48
 8019228:	e776      	b.n	8019118 <_dtoa_r+0x100>
 801922a:	2301      	movs	r3, #1
 801922c:	e7b7      	b.n	801919e <_dtoa_r+0x186>
 801922e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019230:	e7b6      	b.n	80191a0 <_dtoa_r+0x188>
 8019232:	9b00      	ldr	r3, [sp, #0]
 8019234:	1bdb      	subs	r3, r3, r7
 8019236:	9300      	str	r3, [sp, #0]
 8019238:	427b      	negs	r3, r7
 801923a:	9308      	str	r3, [sp, #32]
 801923c:	2300      	movs	r3, #0
 801923e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019240:	e7c3      	b.n	80191ca <_dtoa_r+0x1b2>
 8019242:	2301      	movs	r3, #1
 8019244:	9309      	str	r3, [sp, #36]	@ 0x24
 8019246:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019248:	eb07 0b03 	add.w	fp, r7, r3
 801924c:	f10b 0301 	add.w	r3, fp, #1
 8019250:	2b01      	cmp	r3, #1
 8019252:	9303      	str	r3, [sp, #12]
 8019254:	bfb8      	it	lt
 8019256:	2301      	movlt	r3, #1
 8019258:	e006      	b.n	8019268 <_dtoa_r+0x250>
 801925a:	2301      	movs	r3, #1
 801925c:	9309      	str	r3, [sp, #36]	@ 0x24
 801925e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019260:	2b00      	cmp	r3, #0
 8019262:	dd28      	ble.n	80192b6 <_dtoa_r+0x29e>
 8019264:	469b      	mov	fp, r3
 8019266:	9303      	str	r3, [sp, #12]
 8019268:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801926c:	2100      	movs	r1, #0
 801926e:	2204      	movs	r2, #4
 8019270:	f102 0514 	add.w	r5, r2, #20
 8019274:	429d      	cmp	r5, r3
 8019276:	d926      	bls.n	80192c6 <_dtoa_r+0x2ae>
 8019278:	6041      	str	r1, [r0, #4]
 801927a:	4648      	mov	r0, r9
 801927c:	f000 fd9c 	bl	8019db8 <_Balloc>
 8019280:	4682      	mov	sl, r0
 8019282:	2800      	cmp	r0, #0
 8019284:	d142      	bne.n	801930c <_dtoa_r+0x2f4>
 8019286:	4b1e      	ldr	r3, [pc, #120]	@ (8019300 <_dtoa_r+0x2e8>)
 8019288:	4602      	mov	r2, r0
 801928a:	f240 11af 	movw	r1, #431	@ 0x1af
 801928e:	e6da      	b.n	8019046 <_dtoa_r+0x2e>
 8019290:	2300      	movs	r3, #0
 8019292:	e7e3      	b.n	801925c <_dtoa_r+0x244>
 8019294:	2300      	movs	r3, #0
 8019296:	e7d5      	b.n	8019244 <_dtoa_r+0x22c>
 8019298:	2401      	movs	r4, #1
 801929a:	2300      	movs	r3, #0
 801929c:	9307      	str	r3, [sp, #28]
 801929e:	9409      	str	r4, [sp, #36]	@ 0x24
 80192a0:	f04f 3bff 	mov.w	fp, #4294967295
 80192a4:	2200      	movs	r2, #0
 80192a6:	f8cd b00c 	str.w	fp, [sp, #12]
 80192aa:	2312      	movs	r3, #18
 80192ac:	920c      	str	r2, [sp, #48]	@ 0x30
 80192ae:	e7db      	b.n	8019268 <_dtoa_r+0x250>
 80192b0:	2301      	movs	r3, #1
 80192b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80192b4:	e7f4      	b.n	80192a0 <_dtoa_r+0x288>
 80192b6:	f04f 0b01 	mov.w	fp, #1
 80192ba:	f8cd b00c 	str.w	fp, [sp, #12]
 80192be:	465b      	mov	r3, fp
 80192c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80192c4:	e7d0      	b.n	8019268 <_dtoa_r+0x250>
 80192c6:	3101      	adds	r1, #1
 80192c8:	0052      	lsls	r2, r2, #1
 80192ca:	e7d1      	b.n	8019270 <_dtoa_r+0x258>
 80192cc:	f3af 8000 	nop.w
 80192d0:	636f4361 	.word	0x636f4361
 80192d4:	3fd287a7 	.word	0x3fd287a7
 80192d8:	8b60c8b3 	.word	0x8b60c8b3
 80192dc:	3fc68a28 	.word	0x3fc68a28
 80192e0:	509f79fb 	.word	0x509f79fb
 80192e4:	3fd34413 	.word	0x3fd34413
 80192e8:	0801d3c9 	.word	0x0801d3c9
 80192ec:	0801d3e0 	.word	0x0801d3e0
 80192f0:	7ff00000 	.word	0x7ff00000
 80192f4:	0801d399 	.word	0x0801d399
 80192f8:	3ff80000 	.word	0x3ff80000
 80192fc:	0801d530 	.word	0x0801d530
 8019300:	0801d438 	.word	0x0801d438
 8019304:	0801d3c5 	.word	0x0801d3c5
 8019308:	0801d398 	.word	0x0801d398
 801930c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019310:	6018      	str	r0, [r3, #0]
 8019312:	9b03      	ldr	r3, [sp, #12]
 8019314:	2b0e      	cmp	r3, #14
 8019316:	f200 80a1 	bhi.w	801945c <_dtoa_r+0x444>
 801931a:	2c00      	cmp	r4, #0
 801931c:	f000 809e 	beq.w	801945c <_dtoa_r+0x444>
 8019320:	2f00      	cmp	r7, #0
 8019322:	dd33      	ble.n	801938c <_dtoa_r+0x374>
 8019324:	4b9c      	ldr	r3, [pc, #624]	@ (8019598 <_dtoa_r+0x580>)
 8019326:	f007 020f 	and.w	r2, r7, #15
 801932a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801932e:	ed93 7b00 	vldr	d7, [r3]
 8019332:	05f8      	lsls	r0, r7, #23
 8019334:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019338:	ea4f 1427 	mov.w	r4, r7, asr #4
 801933c:	d516      	bpl.n	801936c <_dtoa_r+0x354>
 801933e:	4b97      	ldr	r3, [pc, #604]	@ (801959c <_dtoa_r+0x584>)
 8019340:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019344:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019348:	f7e7 faa8 	bl	800089c <__aeabi_ddiv>
 801934c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019350:	f004 040f 	and.w	r4, r4, #15
 8019354:	2603      	movs	r6, #3
 8019356:	4d91      	ldr	r5, [pc, #580]	@ (801959c <_dtoa_r+0x584>)
 8019358:	b954      	cbnz	r4, 8019370 <_dtoa_r+0x358>
 801935a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801935e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019362:	f7e7 fa9b 	bl	800089c <__aeabi_ddiv>
 8019366:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801936a:	e028      	b.n	80193be <_dtoa_r+0x3a6>
 801936c:	2602      	movs	r6, #2
 801936e:	e7f2      	b.n	8019356 <_dtoa_r+0x33e>
 8019370:	07e1      	lsls	r1, r4, #31
 8019372:	d508      	bpl.n	8019386 <_dtoa_r+0x36e>
 8019374:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019378:	e9d5 2300 	ldrd	r2, r3, [r5]
 801937c:	f7e7 f964 	bl	8000648 <__aeabi_dmul>
 8019380:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019384:	3601      	adds	r6, #1
 8019386:	1064      	asrs	r4, r4, #1
 8019388:	3508      	adds	r5, #8
 801938a:	e7e5      	b.n	8019358 <_dtoa_r+0x340>
 801938c:	f000 80af 	beq.w	80194ee <_dtoa_r+0x4d6>
 8019390:	427c      	negs	r4, r7
 8019392:	4b81      	ldr	r3, [pc, #516]	@ (8019598 <_dtoa_r+0x580>)
 8019394:	4d81      	ldr	r5, [pc, #516]	@ (801959c <_dtoa_r+0x584>)
 8019396:	f004 020f 	and.w	r2, r4, #15
 801939a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801939e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80193a6:	f7e7 f94f 	bl	8000648 <__aeabi_dmul>
 80193aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80193ae:	1124      	asrs	r4, r4, #4
 80193b0:	2300      	movs	r3, #0
 80193b2:	2602      	movs	r6, #2
 80193b4:	2c00      	cmp	r4, #0
 80193b6:	f040 808f 	bne.w	80194d8 <_dtoa_r+0x4c0>
 80193ba:	2b00      	cmp	r3, #0
 80193bc:	d1d3      	bne.n	8019366 <_dtoa_r+0x34e>
 80193be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80193c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	f000 8094 	beq.w	80194f2 <_dtoa_r+0x4da>
 80193ca:	4b75      	ldr	r3, [pc, #468]	@ (80195a0 <_dtoa_r+0x588>)
 80193cc:	2200      	movs	r2, #0
 80193ce:	4620      	mov	r0, r4
 80193d0:	4629      	mov	r1, r5
 80193d2:	f7e7 fbab 	bl	8000b2c <__aeabi_dcmplt>
 80193d6:	2800      	cmp	r0, #0
 80193d8:	f000 808b 	beq.w	80194f2 <_dtoa_r+0x4da>
 80193dc:	9b03      	ldr	r3, [sp, #12]
 80193de:	2b00      	cmp	r3, #0
 80193e0:	f000 8087 	beq.w	80194f2 <_dtoa_r+0x4da>
 80193e4:	f1bb 0f00 	cmp.w	fp, #0
 80193e8:	dd34      	ble.n	8019454 <_dtoa_r+0x43c>
 80193ea:	4620      	mov	r0, r4
 80193ec:	4b6d      	ldr	r3, [pc, #436]	@ (80195a4 <_dtoa_r+0x58c>)
 80193ee:	2200      	movs	r2, #0
 80193f0:	4629      	mov	r1, r5
 80193f2:	f7e7 f929 	bl	8000648 <__aeabi_dmul>
 80193f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80193fa:	f107 38ff 	add.w	r8, r7, #4294967295
 80193fe:	3601      	adds	r6, #1
 8019400:	465c      	mov	r4, fp
 8019402:	4630      	mov	r0, r6
 8019404:	f7e7 f8b6 	bl	8000574 <__aeabi_i2d>
 8019408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801940c:	f7e7 f91c 	bl	8000648 <__aeabi_dmul>
 8019410:	4b65      	ldr	r3, [pc, #404]	@ (80195a8 <_dtoa_r+0x590>)
 8019412:	2200      	movs	r2, #0
 8019414:	f7e6 ff62 	bl	80002dc <__adddf3>
 8019418:	4605      	mov	r5, r0
 801941a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801941e:	2c00      	cmp	r4, #0
 8019420:	d16a      	bne.n	80194f8 <_dtoa_r+0x4e0>
 8019422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019426:	4b61      	ldr	r3, [pc, #388]	@ (80195ac <_dtoa_r+0x594>)
 8019428:	2200      	movs	r2, #0
 801942a:	f7e6 ff55 	bl	80002d8 <__aeabi_dsub>
 801942e:	4602      	mov	r2, r0
 8019430:	460b      	mov	r3, r1
 8019432:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019436:	462a      	mov	r2, r5
 8019438:	4633      	mov	r3, r6
 801943a:	f7e7 fb95 	bl	8000b68 <__aeabi_dcmpgt>
 801943e:	2800      	cmp	r0, #0
 8019440:	f040 8298 	bne.w	8019974 <_dtoa_r+0x95c>
 8019444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019448:	462a      	mov	r2, r5
 801944a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801944e:	f7e7 fb6d 	bl	8000b2c <__aeabi_dcmplt>
 8019452:	bb38      	cbnz	r0, 80194a4 <_dtoa_r+0x48c>
 8019454:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019458:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801945c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801945e:	2b00      	cmp	r3, #0
 8019460:	f2c0 8157 	blt.w	8019712 <_dtoa_r+0x6fa>
 8019464:	2f0e      	cmp	r7, #14
 8019466:	f300 8154 	bgt.w	8019712 <_dtoa_r+0x6fa>
 801946a:	4b4b      	ldr	r3, [pc, #300]	@ (8019598 <_dtoa_r+0x580>)
 801946c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019470:	ed93 7b00 	vldr	d7, [r3]
 8019474:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019476:	2b00      	cmp	r3, #0
 8019478:	ed8d 7b00 	vstr	d7, [sp]
 801947c:	f280 80e5 	bge.w	801964a <_dtoa_r+0x632>
 8019480:	9b03      	ldr	r3, [sp, #12]
 8019482:	2b00      	cmp	r3, #0
 8019484:	f300 80e1 	bgt.w	801964a <_dtoa_r+0x632>
 8019488:	d10c      	bne.n	80194a4 <_dtoa_r+0x48c>
 801948a:	4b48      	ldr	r3, [pc, #288]	@ (80195ac <_dtoa_r+0x594>)
 801948c:	2200      	movs	r2, #0
 801948e:	ec51 0b17 	vmov	r0, r1, d7
 8019492:	f7e7 f8d9 	bl	8000648 <__aeabi_dmul>
 8019496:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801949a:	f7e7 fb5b 	bl	8000b54 <__aeabi_dcmpge>
 801949e:	2800      	cmp	r0, #0
 80194a0:	f000 8266 	beq.w	8019970 <_dtoa_r+0x958>
 80194a4:	2400      	movs	r4, #0
 80194a6:	4625      	mov	r5, r4
 80194a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80194aa:	4656      	mov	r6, sl
 80194ac:	ea6f 0803 	mvn.w	r8, r3
 80194b0:	2700      	movs	r7, #0
 80194b2:	4621      	mov	r1, r4
 80194b4:	4648      	mov	r0, r9
 80194b6:	f000 fcbf 	bl	8019e38 <_Bfree>
 80194ba:	2d00      	cmp	r5, #0
 80194bc:	f000 80bd 	beq.w	801963a <_dtoa_r+0x622>
 80194c0:	b12f      	cbz	r7, 80194ce <_dtoa_r+0x4b6>
 80194c2:	42af      	cmp	r7, r5
 80194c4:	d003      	beq.n	80194ce <_dtoa_r+0x4b6>
 80194c6:	4639      	mov	r1, r7
 80194c8:	4648      	mov	r0, r9
 80194ca:	f000 fcb5 	bl	8019e38 <_Bfree>
 80194ce:	4629      	mov	r1, r5
 80194d0:	4648      	mov	r0, r9
 80194d2:	f000 fcb1 	bl	8019e38 <_Bfree>
 80194d6:	e0b0      	b.n	801963a <_dtoa_r+0x622>
 80194d8:	07e2      	lsls	r2, r4, #31
 80194da:	d505      	bpl.n	80194e8 <_dtoa_r+0x4d0>
 80194dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80194e0:	f7e7 f8b2 	bl	8000648 <__aeabi_dmul>
 80194e4:	3601      	adds	r6, #1
 80194e6:	2301      	movs	r3, #1
 80194e8:	1064      	asrs	r4, r4, #1
 80194ea:	3508      	adds	r5, #8
 80194ec:	e762      	b.n	80193b4 <_dtoa_r+0x39c>
 80194ee:	2602      	movs	r6, #2
 80194f0:	e765      	b.n	80193be <_dtoa_r+0x3a6>
 80194f2:	9c03      	ldr	r4, [sp, #12]
 80194f4:	46b8      	mov	r8, r7
 80194f6:	e784      	b.n	8019402 <_dtoa_r+0x3ea>
 80194f8:	4b27      	ldr	r3, [pc, #156]	@ (8019598 <_dtoa_r+0x580>)
 80194fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80194fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019500:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019504:	4454      	add	r4, sl
 8019506:	2900      	cmp	r1, #0
 8019508:	d054      	beq.n	80195b4 <_dtoa_r+0x59c>
 801950a:	4929      	ldr	r1, [pc, #164]	@ (80195b0 <_dtoa_r+0x598>)
 801950c:	2000      	movs	r0, #0
 801950e:	f7e7 f9c5 	bl	800089c <__aeabi_ddiv>
 8019512:	4633      	mov	r3, r6
 8019514:	462a      	mov	r2, r5
 8019516:	f7e6 fedf 	bl	80002d8 <__aeabi_dsub>
 801951a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801951e:	4656      	mov	r6, sl
 8019520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019524:	f7e7 fb40 	bl	8000ba8 <__aeabi_d2iz>
 8019528:	4605      	mov	r5, r0
 801952a:	f7e7 f823 	bl	8000574 <__aeabi_i2d>
 801952e:	4602      	mov	r2, r0
 8019530:	460b      	mov	r3, r1
 8019532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019536:	f7e6 fecf 	bl	80002d8 <__aeabi_dsub>
 801953a:	3530      	adds	r5, #48	@ 0x30
 801953c:	4602      	mov	r2, r0
 801953e:	460b      	mov	r3, r1
 8019540:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019544:	f806 5b01 	strb.w	r5, [r6], #1
 8019548:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801954c:	f7e7 faee 	bl	8000b2c <__aeabi_dcmplt>
 8019550:	2800      	cmp	r0, #0
 8019552:	d172      	bne.n	801963a <_dtoa_r+0x622>
 8019554:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019558:	4911      	ldr	r1, [pc, #68]	@ (80195a0 <_dtoa_r+0x588>)
 801955a:	2000      	movs	r0, #0
 801955c:	f7e6 febc 	bl	80002d8 <__aeabi_dsub>
 8019560:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019564:	f7e7 fae2 	bl	8000b2c <__aeabi_dcmplt>
 8019568:	2800      	cmp	r0, #0
 801956a:	f040 80b4 	bne.w	80196d6 <_dtoa_r+0x6be>
 801956e:	42a6      	cmp	r6, r4
 8019570:	f43f af70 	beq.w	8019454 <_dtoa_r+0x43c>
 8019574:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019578:	4b0a      	ldr	r3, [pc, #40]	@ (80195a4 <_dtoa_r+0x58c>)
 801957a:	2200      	movs	r2, #0
 801957c:	f7e7 f864 	bl	8000648 <__aeabi_dmul>
 8019580:	4b08      	ldr	r3, [pc, #32]	@ (80195a4 <_dtoa_r+0x58c>)
 8019582:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019586:	2200      	movs	r2, #0
 8019588:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801958c:	f7e7 f85c 	bl	8000648 <__aeabi_dmul>
 8019590:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019594:	e7c4      	b.n	8019520 <_dtoa_r+0x508>
 8019596:	bf00      	nop
 8019598:	0801d530 	.word	0x0801d530
 801959c:	0801d508 	.word	0x0801d508
 80195a0:	3ff00000 	.word	0x3ff00000
 80195a4:	40240000 	.word	0x40240000
 80195a8:	401c0000 	.word	0x401c0000
 80195ac:	40140000 	.word	0x40140000
 80195b0:	3fe00000 	.word	0x3fe00000
 80195b4:	4631      	mov	r1, r6
 80195b6:	4628      	mov	r0, r5
 80195b8:	f7e7 f846 	bl	8000648 <__aeabi_dmul>
 80195bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80195c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80195c2:	4656      	mov	r6, sl
 80195c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80195c8:	f7e7 faee 	bl	8000ba8 <__aeabi_d2iz>
 80195cc:	4605      	mov	r5, r0
 80195ce:	f7e6 ffd1 	bl	8000574 <__aeabi_i2d>
 80195d2:	4602      	mov	r2, r0
 80195d4:	460b      	mov	r3, r1
 80195d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80195da:	f7e6 fe7d 	bl	80002d8 <__aeabi_dsub>
 80195de:	3530      	adds	r5, #48	@ 0x30
 80195e0:	f806 5b01 	strb.w	r5, [r6], #1
 80195e4:	4602      	mov	r2, r0
 80195e6:	460b      	mov	r3, r1
 80195e8:	42a6      	cmp	r6, r4
 80195ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80195ee:	f04f 0200 	mov.w	r2, #0
 80195f2:	d124      	bne.n	801963e <_dtoa_r+0x626>
 80195f4:	4baf      	ldr	r3, [pc, #700]	@ (80198b4 <_dtoa_r+0x89c>)
 80195f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80195fa:	f7e6 fe6f 	bl	80002dc <__adddf3>
 80195fe:	4602      	mov	r2, r0
 8019600:	460b      	mov	r3, r1
 8019602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019606:	f7e7 faaf 	bl	8000b68 <__aeabi_dcmpgt>
 801960a:	2800      	cmp	r0, #0
 801960c:	d163      	bne.n	80196d6 <_dtoa_r+0x6be>
 801960e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019612:	49a8      	ldr	r1, [pc, #672]	@ (80198b4 <_dtoa_r+0x89c>)
 8019614:	2000      	movs	r0, #0
 8019616:	f7e6 fe5f 	bl	80002d8 <__aeabi_dsub>
 801961a:	4602      	mov	r2, r0
 801961c:	460b      	mov	r3, r1
 801961e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019622:	f7e7 fa83 	bl	8000b2c <__aeabi_dcmplt>
 8019626:	2800      	cmp	r0, #0
 8019628:	f43f af14 	beq.w	8019454 <_dtoa_r+0x43c>
 801962c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801962e:	1e73      	subs	r3, r6, #1
 8019630:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019632:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019636:	2b30      	cmp	r3, #48	@ 0x30
 8019638:	d0f8      	beq.n	801962c <_dtoa_r+0x614>
 801963a:	4647      	mov	r7, r8
 801963c:	e03b      	b.n	80196b6 <_dtoa_r+0x69e>
 801963e:	4b9e      	ldr	r3, [pc, #632]	@ (80198b8 <_dtoa_r+0x8a0>)
 8019640:	f7e7 f802 	bl	8000648 <__aeabi_dmul>
 8019644:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019648:	e7bc      	b.n	80195c4 <_dtoa_r+0x5ac>
 801964a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801964e:	4656      	mov	r6, sl
 8019650:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019654:	4620      	mov	r0, r4
 8019656:	4629      	mov	r1, r5
 8019658:	f7e7 f920 	bl	800089c <__aeabi_ddiv>
 801965c:	f7e7 faa4 	bl	8000ba8 <__aeabi_d2iz>
 8019660:	4680      	mov	r8, r0
 8019662:	f7e6 ff87 	bl	8000574 <__aeabi_i2d>
 8019666:	e9dd 2300 	ldrd	r2, r3, [sp]
 801966a:	f7e6 ffed 	bl	8000648 <__aeabi_dmul>
 801966e:	4602      	mov	r2, r0
 8019670:	460b      	mov	r3, r1
 8019672:	4620      	mov	r0, r4
 8019674:	4629      	mov	r1, r5
 8019676:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801967a:	f7e6 fe2d 	bl	80002d8 <__aeabi_dsub>
 801967e:	f806 4b01 	strb.w	r4, [r6], #1
 8019682:	9d03      	ldr	r5, [sp, #12]
 8019684:	eba6 040a 	sub.w	r4, r6, sl
 8019688:	42a5      	cmp	r5, r4
 801968a:	4602      	mov	r2, r0
 801968c:	460b      	mov	r3, r1
 801968e:	d133      	bne.n	80196f8 <_dtoa_r+0x6e0>
 8019690:	f7e6 fe24 	bl	80002dc <__adddf3>
 8019694:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019698:	4604      	mov	r4, r0
 801969a:	460d      	mov	r5, r1
 801969c:	f7e7 fa64 	bl	8000b68 <__aeabi_dcmpgt>
 80196a0:	b9c0      	cbnz	r0, 80196d4 <_dtoa_r+0x6bc>
 80196a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80196a6:	4620      	mov	r0, r4
 80196a8:	4629      	mov	r1, r5
 80196aa:	f7e7 fa35 	bl	8000b18 <__aeabi_dcmpeq>
 80196ae:	b110      	cbz	r0, 80196b6 <_dtoa_r+0x69e>
 80196b0:	f018 0f01 	tst.w	r8, #1
 80196b4:	d10e      	bne.n	80196d4 <_dtoa_r+0x6bc>
 80196b6:	9902      	ldr	r1, [sp, #8]
 80196b8:	4648      	mov	r0, r9
 80196ba:	f000 fbbd 	bl	8019e38 <_Bfree>
 80196be:	2300      	movs	r3, #0
 80196c0:	7033      	strb	r3, [r6, #0]
 80196c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80196c4:	3701      	adds	r7, #1
 80196c6:	601f      	str	r7, [r3, #0]
 80196c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80196ca:	2b00      	cmp	r3, #0
 80196cc:	f000 824b 	beq.w	8019b66 <_dtoa_r+0xb4e>
 80196d0:	601e      	str	r6, [r3, #0]
 80196d2:	e248      	b.n	8019b66 <_dtoa_r+0xb4e>
 80196d4:	46b8      	mov	r8, r7
 80196d6:	4633      	mov	r3, r6
 80196d8:	461e      	mov	r6, r3
 80196da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80196de:	2a39      	cmp	r2, #57	@ 0x39
 80196e0:	d106      	bne.n	80196f0 <_dtoa_r+0x6d8>
 80196e2:	459a      	cmp	sl, r3
 80196e4:	d1f8      	bne.n	80196d8 <_dtoa_r+0x6c0>
 80196e6:	2230      	movs	r2, #48	@ 0x30
 80196e8:	f108 0801 	add.w	r8, r8, #1
 80196ec:	f88a 2000 	strb.w	r2, [sl]
 80196f0:	781a      	ldrb	r2, [r3, #0]
 80196f2:	3201      	adds	r2, #1
 80196f4:	701a      	strb	r2, [r3, #0]
 80196f6:	e7a0      	b.n	801963a <_dtoa_r+0x622>
 80196f8:	4b6f      	ldr	r3, [pc, #444]	@ (80198b8 <_dtoa_r+0x8a0>)
 80196fa:	2200      	movs	r2, #0
 80196fc:	f7e6 ffa4 	bl	8000648 <__aeabi_dmul>
 8019700:	2200      	movs	r2, #0
 8019702:	2300      	movs	r3, #0
 8019704:	4604      	mov	r4, r0
 8019706:	460d      	mov	r5, r1
 8019708:	f7e7 fa06 	bl	8000b18 <__aeabi_dcmpeq>
 801970c:	2800      	cmp	r0, #0
 801970e:	d09f      	beq.n	8019650 <_dtoa_r+0x638>
 8019710:	e7d1      	b.n	80196b6 <_dtoa_r+0x69e>
 8019712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019714:	2a00      	cmp	r2, #0
 8019716:	f000 80ea 	beq.w	80198ee <_dtoa_r+0x8d6>
 801971a:	9a07      	ldr	r2, [sp, #28]
 801971c:	2a01      	cmp	r2, #1
 801971e:	f300 80cd 	bgt.w	80198bc <_dtoa_r+0x8a4>
 8019722:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019724:	2a00      	cmp	r2, #0
 8019726:	f000 80c1 	beq.w	80198ac <_dtoa_r+0x894>
 801972a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801972e:	9c08      	ldr	r4, [sp, #32]
 8019730:	9e00      	ldr	r6, [sp, #0]
 8019732:	9a00      	ldr	r2, [sp, #0]
 8019734:	441a      	add	r2, r3
 8019736:	9200      	str	r2, [sp, #0]
 8019738:	9a06      	ldr	r2, [sp, #24]
 801973a:	2101      	movs	r1, #1
 801973c:	441a      	add	r2, r3
 801973e:	4648      	mov	r0, r9
 8019740:	9206      	str	r2, [sp, #24]
 8019742:	f000 fc2d 	bl	8019fa0 <__i2b>
 8019746:	4605      	mov	r5, r0
 8019748:	b166      	cbz	r6, 8019764 <_dtoa_r+0x74c>
 801974a:	9b06      	ldr	r3, [sp, #24]
 801974c:	2b00      	cmp	r3, #0
 801974e:	dd09      	ble.n	8019764 <_dtoa_r+0x74c>
 8019750:	42b3      	cmp	r3, r6
 8019752:	9a00      	ldr	r2, [sp, #0]
 8019754:	bfa8      	it	ge
 8019756:	4633      	movge	r3, r6
 8019758:	1ad2      	subs	r2, r2, r3
 801975a:	9200      	str	r2, [sp, #0]
 801975c:	9a06      	ldr	r2, [sp, #24]
 801975e:	1af6      	subs	r6, r6, r3
 8019760:	1ad3      	subs	r3, r2, r3
 8019762:	9306      	str	r3, [sp, #24]
 8019764:	9b08      	ldr	r3, [sp, #32]
 8019766:	b30b      	cbz	r3, 80197ac <_dtoa_r+0x794>
 8019768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801976a:	2b00      	cmp	r3, #0
 801976c:	f000 80c6 	beq.w	80198fc <_dtoa_r+0x8e4>
 8019770:	2c00      	cmp	r4, #0
 8019772:	f000 80c0 	beq.w	80198f6 <_dtoa_r+0x8de>
 8019776:	4629      	mov	r1, r5
 8019778:	4622      	mov	r2, r4
 801977a:	4648      	mov	r0, r9
 801977c:	f000 fcc8 	bl	801a110 <__pow5mult>
 8019780:	9a02      	ldr	r2, [sp, #8]
 8019782:	4601      	mov	r1, r0
 8019784:	4605      	mov	r5, r0
 8019786:	4648      	mov	r0, r9
 8019788:	f000 fc20 	bl	8019fcc <__multiply>
 801978c:	9902      	ldr	r1, [sp, #8]
 801978e:	4680      	mov	r8, r0
 8019790:	4648      	mov	r0, r9
 8019792:	f000 fb51 	bl	8019e38 <_Bfree>
 8019796:	9b08      	ldr	r3, [sp, #32]
 8019798:	1b1b      	subs	r3, r3, r4
 801979a:	9308      	str	r3, [sp, #32]
 801979c:	f000 80b1 	beq.w	8019902 <_dtoa_r+0x8ea>
 80197a0:	9a08      	ldr	r2, [sp, #32]
 80197a2:	4641      	mov	r1, r8
 80197a4:	4648      	mov	r0, r9
 80197a6:	f000 fcb3 	bl	801a110 <__pow5mult>
 80197aa:	9002      	str	r0, [sp, #8]
 80197ac:	2101      	movs	r1, #1
 80197ae:	4648      	mov	r0, r9
 80197b0:	f000 fbf6 	bl	8019fa0 <__i2b>
 80197b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80197b6:	4604      	mov	r4, r0
 80197b8:	2b00      	cmp	r3, #0
 80197ba:	f000 81d8 	beq.w	8019b6e <_dtoa_r+0xb56>
 80197be:	461a      	mov	r2, r3
 80197c0:	4601      	mov	r1, r0
 80197c2:	4648      	mov	r0, r9
 80197c4:	f000 fca4 	bl	801a110 <__pow5mult>
 80197c8:	9b07      	ldr	r3, [sp, #28]
 80197ca:	2b01      	cmp	r3, #1
 80197cc:	4604      	mov	r4, r0
 80197ce:	f300 809f 	bgt.w	8019910 <_dtoa_r+0x8f8>
 80197d2:	9b04      	ldr	r3, [sp, #16]
 80197d4:	2b00      	cmp	r3, #0
 80197d6:	f040 8097 	bne.w	8019908 <_dtoa_r+0x8f0>
 80197da:	9b05      	ldr	r3, [sp, #20]
 80197dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	f040 8093 	bne.w	801990c <_dtoa_r+0x8f4>
 80197e6:	9b05      	ldr	r3, [sp, #20]
 80197e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80197ec:	0d1b      	lsrs	r3, r3, #20
 80197ee:	051b      	lsls	r3, r3, #20
 80197f0:	b133      	cbz	r3, 8019800 <_dtoa_r+0x7e8>
 80197f2:	9b00      	ldr	r3, [sp, #0]
 80197f4:	3301      	adds	r3, #1
 80197f6:	9300      	str	r3, [sp, #0]
 80197f8:	9b06      	ldr	r3, [sp, #24]
 80197fa:	3301      	adds	r3, #1
 80197fc:	9306      	str	r3, [sp, #24]
 80197fe:	2301      	movs	r3, #1
 8019800:	9308      	str	r3, [sp, #32]
 8019802:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019804:	2b00      	cmp	r3, #0
 8019806:	f000 81b8 	beq.w	8019b7a <_dtoa_r+0xb62>
 801980a:	6923      	ldr	r3, [r4, #16]
 801980c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019810:	6918      	ldr	r0, [r3, #16]
 8019812:	f000 fb79 	bl	8019f08 <__hi0bits>
 8019816:	f1c0 0020 	rsb	r0, r0, #32
 801981a:	9b06      	ldr	r3, [sp, #24]
 801981c:	4418      	add	r0, r3
 801981e:	f010 001f 	ands.w	r0, r0, #31
 8019822:	f000 8082 	beq.w	801992a <_dtoa_r+0x912>
 8019826:	f1c0 0320 	rsb	r3, r0, #32
 801982a:	2b04      	cmp	r3, #4
 801982c:	dd73      	ble.n	8019916 <_dtoa_r+0x8fe>
 801982e:	9b00      	ldr	r3, [sp, #0]
 8019830:	f1c0 001c 	rsb	r0, r0, #28
 8019834:	4403      	add	r3, r0
 8019836:	9300      	str	r3, [sp, #0]
 8019838:	9b06      	ldr	r3, [sp, #24]
 801983a:	4403      	add	r3, r0
 801983c:	4406      	add	r6, r0
 801983e:	9306      	str	r3, [sp, #24]
 8019840:	9b00      	ldr	r3, [sp, #0]
 8019842:	2b00      	cmp	r3, #0
 8019844:	dd05      	ble.n	8019852 <_dtoa_r+0x83a>
 8019846:	9902      	ldr	r1, [sp, #8]
 8019848:	461a      	mov	r2, r3
 801984a:	4648      	mov	r0, r9
 801984c:	f000 fcba 	bl	801a1c4 <__lshift>
 8019850:	9002      	str	r0, [sp, #8]
 8019852:	9b06      	ldr	r3, [sp, #24]
 8019854:	2b00      	cmp	r3, #0
 8019856:	dd05      	ble.n	8019864 <_dtoa_r+0x84c>
 8019858:	4621      	mov	r1, r4
 801985a:	461a      	mov	r2, r3
 801985c:	4648      	mov	r0, r9
 801985e:	f000 fcb1 	bl	801a1c4 <__lshift>
 8019862:	4604      	mov	r4, r0
 8019864:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019866:	2b00      	cmp	r3, #0
 8019868:	d061      	beq.n	801992e <_dtoa_r+0x916>
 801986a:	9802      	ldr	r0, [sp, #8]
 801986c:	4621      	mov	r1, r4
 801986e:	f000 fd15 	bl	801a29c <__mcmp>
 8019872:	2800      	cmp	r0, #0
 8019874:	da5b      	bge.n	801992e <_dtoa_r+0x916>
 8019876:	2300      	movs	r3, #0
 8019878:	9902      	ldr	r1, [sp, #8]
 801987a:	220a      	movs	r2, #10
 801987c:	4648      	mov	r0, r9
 801987e:	f000 fafd 	bl	8019e7c <__multadd>
 8019882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019884:	9002      	str	r0, [sp, #8]
 8019886:	f107 38ff 	add.w	r8, r7, #4294967295
 801988a:	2b00      	cmp	r3, #0
 801988c:	f000 8177 	beq.w	8019b7e <_dtoa_r+0xb66>
 8019890:	4629      	mov	r1, r5
 8019892:	2300      	movs	r3, #0
 8019894:	220a      	movs	r2, #10
 8019896:	4648      	mov	r0, r9
 8019898:	f000 faf0 	bl	8019e7c <__multadd>
 801989c:	f1bb 0f00 	cmp.w	fp, #0
 80198a0:	4605      	mov	r5, r0
 80198a2:	dc6f      	bgt.n	8019984 <_dtoa_r+0x96c>
 80198a4:	9b07      	ldr	r3, [sp, #28]
 80198a6:	2b02      	cmp	r3, #2
 80198a8:	dc49      	bgt.n	801993e <_dtoa_r+0x926>
 80198aa:	e06b      	b.n	8019984 <_dtoa_r+0x96c>
 80198ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80198ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80198b2:	e73c      	b.n	801972e <_dtoa_r+0x716>
 80198b4:	3fe00000 	.word	0x3fe00000
 80198b8:	40240000 	.word	0x40240000
 80198bc:	9b03      	ldr	r3, [sp, #12]
 80198be:	1e5c      	subs	r4, r3, #1
 80198c0:	9b08      	ldr	r3, [sp, #32]
 80198c2:	42a3      	cmp	r3, r4
 80198c4:	db09      	blt.n	80198da <_dtoa_r+0x8c2>
 80198c6:	1b1c      	subs	r4, r3, r4
 80198c8:	9b03      	ldr	r3, [sp, #12]
 80198ca:	2b00      	cmp	r3, #0
 80198cc:	f6bf af30 	bge.w	8019730 <_dtoa_r+0x718>
 80198d0:	9b00      	ldr	r3, [sp, #0]
 80198d2:	9a03      	ldr	r2, [sp, #12]
 80198d4:	1a9e      	subs	r6, r3, r2
 80198d6:	2300      	movs	r3, #0
 80198d8:	e72b      	b.n	8019732 <_dtoa_r+0x71a>
 80198da:	9b08      	ldr	r3, [sp, #32]
 80198dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80198de:	9408      	str	r4, [sp, #32]
 80198e0:	1ae3      	subs	r3, r4, r3
 80198e2:	441a      	add	r2, r3
 80198e4:	9e00      	ldr	r6, [sp, #0]
 80198e6:	9b03      	ldr	r3, [sp, #12]
 80198e8:	920d      	str	r2, [sp, #52]	@ 0x34
 80198ea:	2400      	movs	r4, #0
 80198ec:	e721      	b.n	8019732 <_dtoa_r+0x71a>
 80198ee:	9c08      	ldr	r4, [sp, #32]
 80198f0:	9e00      	ldr	r6, [sp, #0]
 80198f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80198f4:	e728      	b.n	8019748 <_dtoa_r+0x730>
 80198f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80198fa:	e751      	b.n	80197a0 <_dtoa_r+0x788>
 80198fc:	9a08      	ldr	r2, [sp, #32]
 80198fe:	9902      	ldr	r1, [sp, #8]
 8019900:	e750      	b.n	80197a4 <_dtoa_r+0x78c>
 8019902:	f8cd 8008 	str.w	r8, [sp, #8]
 8019906:	e751      	b.n	80197ac <_dtoa_r+0x794>
 8019908:	2300      	movs	r3, #0
 801990a:	e779      	b.n	8019800 <_dtoa_r+0x7e8>
 801990c:	9b04      	ldr	r3, [sp, #16]
 801990e:	e777      	b.n	8019800 <_dtoa_r+0x7e8>
 8019910:	2300      	movs	r3, #0
 8019912:	9308      	str	r3, [sp, #32]
 8019914:	e779      	b.n	801980a <_dtoa_r+0x7f2>
 8019916:	d093      	beq.n	8019840 <_dtoa_r+0x828>
 8019918:	9a00      	ldr	r2, [sp, #0]
 801991a:	331c      	adds	r3, #28
 801991c:	441a      	add	r2, r3
 801991e:	9200      	str	r2, [sp, #0]
 8019920:	9a06      	ldr	r2, [sp, #24]
 8019922:	441a      	add	r2, r3
 8019924:	441e      	add	r6, r3
 8019926:	9206      	str	r2, [sp, #24]
 8019928:	e78a      	b.n	8019840 <_dtoa_r+0x828>
 801992a:	4603      	mov	r3, r0
 801992c:	e7f4      	b.n	8019918 <_dtoa_r+0x900>
 801992e:	9b03      	ldr	r3, [sp, #12]
 8019930:	2b00      	cmp	r3, #0
 8019932:	46b8      	mov	r8, r7
 8019934:	dc20      	bgt.n	8019978 <_dtoa_r+0x960>
 8019936:	469b      	mov	fp, r3
 8019938:	9b07      	ldr	r3, [sp, #28]
 801993a:	2b02      	cmp	r3, #2
 801993c:	dd1e      	ble.n	801997c <_dtoa_r+0x964>
 801993e:	f1bb 0f00 	cmp.w	fp, #0
 8019942:	f47f adb1 	bne.w	80194a8 <_dtoa_r+0x490>
 8019946:	4621      	mov	r1, r4
 8019948:	465b      	mov	r3, fp
 801994a:	2205      	movs	r2, #5
 801994c:	4648      	mov	r0, r9
 801994e:	f000 fa95 	bl	8019e7c <__multadd>
 8019952:	4601      	mov	r1, r0
 8019954:	4604      	mov	r4, r0
 8019956:	9802      	ldr	r0, [sp, #8]
 8019958:	f000 fca0 	bl	801a29c <__mcmp>
 801995c:	2800      	cmp	r0, #0
 801995e:	f77f ada3 	ble.w	80194a8 <_dtoa_r+0x490>
 8019962:	4656      	mov	r6, sl
 8019964:	2331      	movs	r3, #49	@ 0x31
 8019966:	f806 3b01 	strb.w	r3, [r6], #1
 801996a:	f108 0801 	add.w	r8, r8, #1
 801996e:	e59f      	b.n	80194b0 <_dtoa_r+0x498>
 8019970:	9c03      	ldr	r4, [sp, #12]
 8019972:	46b8      	mov	r8, r7
 8019974:	4625      	mov	r5, r4
 8019976:	e7f4      	b.n	8019962 <_dtoa_r+0x94a>
 8019978:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801997c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801997e:	2b00      	cmp	r3, #0
 8019980:	f000 8101 	beq.w	8019b86 <_dtoa_r+0xb6e>
 8019984:	2e00      	cmp	r6, #0
 8019986:	dd05      	ble.n	8019994 <_dtoa_r+0x97c>
 8019988:	4629      	mov	r1, r5
 801998a:	4632      	mov	r2, r6
 801998c:	4648      	mov	r0, r9
 801998e:	f000 fc19 	bl	801a1c4 <__lshift>
 8019992:	4605      	mov	r5, r0
 8019994:	9b08      	ldr	r3, [sp, #32]
 8019996:	2b00      	cmp	r3, #0
 8019998:	d05c      	beq.n	8019a54 <_dtoa_r+0xa3c>
 801999a:	6869      	ldr	r1, [r5, #4]
 801999c:	4648      	mov	r0, r9
 801999e:	f000 fa0b 	bl	8019db8 <_Balloc>
 80199a2:	4606      	mov	r6, r0
 80199a4:	b928      	cbnz	r0, 80199b2 <_dtoa_r+0x99a>
 80199a6:	4b82      	ldr	r3, [pc, #520]	@ (8019bb0 <_dtoa_r+0xb98>)
 80199a8:	4602      	mov	r2, r0
 80199aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80199ae:	f7ff bb4a 	b.w	8019046 <_dtoa_r+0x2e>
 80199b2:	692a      	ldr	r2, [r5, #16]
 80199b4:	3202      	adds	r2, #2
 80199b6:	0092      	lsls	r2, r2, #2
 80199b8:	f105 010c 	add.w	r1, r5, #12
 80199bc:	300c      	adds	r0, #12
 80199be:	f7ff fa92 	bl	8018ee6 <memcpy>
 80199c2:	2201      	movs	r2, #1
 80199c4:	4631      	mov	r1, r6
 80199c6:	4648      	mov	r0, r9
 80199c8:	f000 fbfc 	bl	801a1c4 <__lshift>
 80199cc:	f10a 0301 	add.w	r3, sl, #1
 80199d0:	9300      	str	r3, [sp, #0]
 80199d2:	eb0a 030b 	add.w	r3, sl, fp
 80199d6:	9308      	str	r3, [sp, #32]
 80199d8:	9b04      	ldr	r3, [sp, #16]
 80199da:	f003 0301 	and.w	r3, r3, #1
 80199de:	462f      	mov	r7, r5
 80199e0:	9306      	str	r3, [sp, #24]
 80199e2:	4605      	mov	r5, r0
 80199e4:	9b00      	ldr	r3, [sp, #0]
 80199e6:	9802      	ldr	r0, [sp, #8]
 80199e8:	4621      	mov	r1, r4
 80199ea:	f103 3bff 	add.w	fp, r3, #4294967295
 80199ee:	f7ff fa88 	bl	8018f02 <quorem>
 80199f2:	4603      	mov	r3, r0
 80199f4:	3330      	adds	r3, #48	@ 0x30
 80199f6:	9003      	str	r0, [sp, #12]
 80199f8:	4639      	mov	r1, r7
 80199fa:	9802      	ldr	r0, [sp, #8]
 80199fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80199fe:	f000 fc4d 	bl	801a29c <__mcmp>
 8019a02:	462a      	mov	r2, r5
 8019a04:	9004      	str	r0, [sp, #16]
 8019a06:	4621      	mov	r1, r4
 8019a08:	4648      	mov	r0, r9
 8019a0a:	f000 fc63 	bl	801a2d4 <__mdiff>
 8019a0e:	68c2      	ldr	r2, [r0, #12]
 8019a10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a12:	4606      	mov	r6, r0
 8019a14:	bb02      	cbnz	r2, 8019a58 <_dtoa_r+0xa40>
 8019a16:	4601      	mov	r1, r0
 8019a18:	9802      	ldr	r0, [sp, #8]
 8019a1a:	f000 fc3f 	bl	801a29c <__mcmp>
 8019a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a20:	4602      	mov	r2, r0
 8019a22:	4631      	mov	r1, r6
 8019a24:	4648      	mov	r0, r9
 8019a26:	920c      	str	r2, [sp, #48]	@ 0x30
 8019a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a2a:	f000 fa05 	bl	8019e38 <_Bfree>
 8019a2e:	9b07      	ldr	r3, [sp, #28]
 8019a30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019a32:	9e00      	ldr	r6, [sp, #0]
 8019a34:	ea42 0103 	orr.w	r1, r2, r3
 8019a38:	9b06      	ldr	r3, [sp, #24]
 8019a3a:	4319      	orrs	r1, r3
 8019a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a3e:	d10d      	bne.n	8019a5c <_dtoa_r+0xa44>
 8019a40:	2b39      	cmp	r3, #57	@ 0x39
 8019a42:	d027      	beq.n	8019a94 <_dtoa_r+0xa7c>
 8019a44:	9a04      	ldr	r2, [sp, #16]
 8019a46:	2a00      	cmp	r2, #0
 8019a48:	dd01      	ble.n	8019a4e <_dtoa_r+0xa36>
 8019a4a:	9b03      	ldr	r3, [sp, #12]
 8019a4c:	3331      	adds	r3, #49	@ 0x31
 8019a4e:	f88b 3000 	strb.w	r3, [fp]
 8019a52:	e52e      	b.n	80194b2 <_dtoa_r+0x49a>
 8019a54:	4628      	mov	r0, r5
 8019a56:	e7b9      	b.n	80199cc <_dtoa_r+0x9b4>
 8019a58:	2201      	movs	r2, #1
 8019a5a:	e7e2      	b.n	8019a22 <_dtoa_r+0xa0a>
 8019a5c:	9904      	ldr	r1, [sp, #16]
 8019a5e:	2900      	cmp	r1, #0
 8019a60:	db04      	blt.n	8019a6c <_dtoa_r+0xa54>
 8019a62:	9807      	ldr	r0, [sp, #28]
 8019a64:	4301      	orrs	r1, r0
 8019a66:	9806      	ldr	r0, [sp, #24]
 8019a68:	4301      	orrs	r1, r0
 8019a6a:	d120      	bne.n	8019aae <_dtoa_r+0xa96>
 8019a6c:	2a00      	cmp	r2, #0
 8019a6e:	ddee      	ble.n	8019a4e <_dtoa_r+0xa36>
 8019a70:	9902      	ldr	r1, [sp, #8]
 8019a72:	9300      	str	r3, [sp, #0]
 8019a74:	2201      	movs	r2, #1
 8019a76:	4648      	mov	r0, r9
 8019a78:	f000 fba4 	bl	801a1c4 <__lshift>
 8019a7c:	4621      	mov	r1, r4
 8019a7e:	9002      	str	r0, [sp, #8]
 8019a80:	f000 fc0c 	bl	801a29c <__mcmp>
 8019a84:	2800      	cmp	r0, #0
 8019a86:	9b00      	ldr	r3, [sp, #0]
 8019a88:	dc02      	bgt.n	8019a90 <_dtoa_r+0xa78>
 8019a8a:	d1e0      	bne.n	8019a4e <_dtoa_r+0xa36>
 8019a8c:	07da      	lsls	r2, r3, #31
 8019a8e:	d5de      	bpl.n	8019a4e <_dtoa_r+0xa36>
 8019a90:	2b39      	cmp	r3, #57	@ 0x39
 8019a92:	d1da      	bne.n	8019a4a <_dtoa_r+0xa32>
 8019a94:	2339      	movs	r3, #57	@ 0x39
 8019a96:	f88b 3000 	strb.w	r3, [fp]
 8019a9a:	4633      	mov	r3, r6
 8019a9c:	461e      	mov	r6, r3
 8019a9e:	3b01      	subs	r3, #1
 8019aa0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019aa4:	2a39      	cmp	r2, #57	@ 0x39
 8019aa6:	d04e      	beq.n	8019b46 <_dtoa_r+0xb2e>
 8019aa8:	3201      	adds	r2, #1
 8019aaa:	701a      	strb	r2, [r3, #0]
 8019aac:	e501      	b.n	80194b2 <_dtoa_r+0x49a>
 8019aae:	2a00      	cmp	r2, #0
 8019ab0:	dd03      	ble.n	8019aba <_dtoa_r+0xaa2>
 8019ab2:	2b39      	cmp	r3, #57	@ 0x39
 8019ab4:	d0ee      	beq.n	8019a94 <_dtoa_r+0xa7c>
 8019ab6:	3301      	adds	r3, #1
 8019ab8:	e7c9      	b.n	8019a4e <_dtoa_r+0xa36>
 8019aba:	9a00      	ldr	r2, [sp, #0]
 8019abc:	9908      	ldr	r1, [sp, #32]
 8019abe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019ac2:	428a      	cmp	r2, r1
 8019ac4:	d028      	beq.n	8019b18 <_dtoa_r+0xb00>
 8019ac6:	9902      	ldr	r1, [sp, #8]
 8019ac8:	2300      	movs	r3, #0
 8019aca:	220a      	movs	r2, #10
 8019acc:	4648      	mov	r0, r9
 8019ace:	f000 f9d5 	bl	8019e7c <__multadd>
 8019ad2:	42af      	cmp	r7, r5
 8019ad4:	9002      	str	r0, [sp, #8]
 8019ad6:	f04f 0300 	mov.w	r3, #0
 8019ada:	f04f 020a 	mov.w	r2, #10
 8019ade:	4639      	mov	r1, r7
 8019ae0:	4648      	mov	r0, r9
 8019ae2:	d107      	bne.n	8019af4 <_dtoa_r+0xadc>
 8019ae4:	f000 f9ca 	bl	8019e7c <__multadd>
 8019ae8:	4607      	mov	r7, r0
 8019aea:	4605      	mov	r5, r0
 8019aec:	9b00      	ldr	r3, [sp, #0]
 8019aee:	3301      	adds	r3, #1
 8019af0:	9300      	str	r3, [sp, #0]
 8019af2:	e777      	b.n	80199e4 <_dtoa_r+0x9cc>
 8019af4:	f000 f9c2 	bl	8019e7c <__multadd>
 8019af8:	4629      	mov	r1, r5
 8019afa:	4607      	mov	r7, r0
 8019afc:	2300      	movs	r3, #0
 8019afe:	220a      	movs	r2, #10
 8019b00:	4648      	mov	r0, r9
 8019b02:	f000 f9bb 	bl	8019e7c <__multadd>
 8019b06:	4605      	mov	r5, r0
 8019b08:	e7f0      	b.n	8019aec <_dtoa_r+0xad4>
 8019b0a:	f1bb 0f00 	cmp.w	fp, #0
 8019b0e:	bfcc      	ite	gt
 8019b10:	465e      	movgt	r6, fp
 8019b12:	2601      	movle	r6, #1
 8019b14:	4456      	add	r6, sl
 8019b16:	2700      	movs	r7, #0
 8019b18:	9902      	ldr	r1, [sp, #8]
 8019b1a:	9300      	str	r3, [sp, #0]
 8019b1c:	2201      	movs	r2, #1
 8019b1e:	4648      	mov	r0, r9
 8019b20:	f000 fb50 	bl	801a1c4 <__lshift>
 8019b24:	4621      	mov	r1, r4
 8019b26:	9002      	str	r0, [sp, #8]
 8019b28:	f000 fbb8 	bl	801a29c <__mcmp>
 8019b2c:	2800      	cmp	r0, #0
 8019b2e:	dcb4      	bgt.n	8019a9a <_dtoa_r+0xa82>
 8019b30:	d102      	bne.n	8019b38 <_dtoa_r+0xb20>
 8019b32:	9b00      	ldr	r3, [sp, #0]
 8019b34:	07db      	lsls	r3, r3, #31
 8019b36:	d4b0      	bmi.n	8019a9a <_dtoa_r+0xa82>
 8019b38:	4633      	mov	r3, r6
 8019b3a:	461e      	mov	r6, r3
 8019b3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019b40:	2a30      	cmp	r2, #48	@ 0x30
 8019b42:	d0fa      	beq.n	8019b3a <_dtoa_r+0xb22>
 8019b44:	e4b5      	b.n	80194b2 <_dtoa_r+0x49a>
 8019b46:	459a      	cmp	sl, r3
 8019b48:	d1a8      	bne.n	8019a9c <_dtoa_r+0xa84>
 8019b4a:	2331      	movs	r3, #49	@ 0x31
 8019b4c:	f108 0801 	add.w	r8, r8, #1
 8019b50:	f88a 3000 	strb.w	r3, [sl]
 8019b54:	e4ad      	b.n	80194b2 <_dtoa_r+0x49a>
 8019b56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019b58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019bb4 <_dtoa_r+0xb9c>
 8019b5c:	b11b      	cbz	r3, 8019b66 <_dtoa_r+0xb4e>
 8019b5e:	f10a 0308 	add.w	r3, sl, #8
 8019b62:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019b64:	6013      	str	r3, [r2, #0]
 8019b66:	4650      	mov	r0, sl
 8019b68:	b017      	add	sp, #92	@ 0x5c
 8019b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b6e:	9b07      	ldr	r3, [sp, #28]
 8019b70:	2b01      	cmp	r3, #1
 8019b72:	f77f ae2e 	ble.w	80197d2 <_dtoa_r+0x7ba>
 8019b76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019b78:	9308      	str	r3, [sp, #32]
 8019b7a:	2001      	movs	r0, #1
 8019b7c:	e64d      	b.n	801981a <_dtoa_r+0x802>
 8019b7e:	f1bb 0f00 	cmp.w	fp, #0
 8019b82:	f77f aed9 	ble.w	8019938 <_dtoa_r+0x920>
 8019b86:	4656      	mov	r6, sl
 8019b88:	9802      	ldr	r0, [sp, #8]
 8019b8a:	4621      	mov	r1, r4
 8019b8c:	f7ff f9b9 	bl	8018f02 <quorem>
 8019b90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019b94:	f806 3b01 	strb.w	r3, [r6], #1
 8019b98:	eba6 020a 	sub.w	r2, r6, sl
 8019b9c:	4593      	cmp	fp, r2
 8019b9e:	ddb4      	ble.n	8019b0a <_dtoa_r+0xaf2>
 8019ba0:	9902      	ldr	r1, [sp, #8]
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	220a      	movs	r2, #10
 8019ba6:	4648      	mov	r0, r9
 8019ba8:	f000 f968 	bl	8019e7c <__multadd>
 8019bac:	9002      	str	r0, [sp, #8]
 8019bae:	e7eb      	b.n	8019b88 <_dtoa_r+0xb70>
 8019bb0:	0801d438 	.word	0x0801d438
 8019bb4:	0801d3bc 	.word	0x0801d3bc

08019bb8 <_free_r>:
 8019bb8:	b538      	push	{r3, r4, r5, lr}
 8019bba:	4605      	mov	r5, r0
 8019bbc:	2900      	cmp	r1, #0
 8019bbe:	d041      	beq.n	8019c44 <_free_r+0x8c>
 8019bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019bc4:	1f0c      	subs	r4, r1, #4
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	bfb8      	it	lt
 8019bca:	18e4      	addlt	r4, r4, r3
 8019bcc:	f000 f8e8 	bl	8019da0 <__malloc_lock>
 8019bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8019c48 <_free_r+0x90>)
 8019bd2:	6813      	ldr	r3, [r2, #0]
 8019bd4:	b933      	cbnz	r3, 8019be4 <_free_r+0x2c>
 8019bd6:	6063      	str	r3, [r4, #4]
 8019bd8:	6014      	str	r4, [r2, #0]
 8019bda:	4628      	mov	r0, r5
 8019bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019be0:	f000 b8e4 	b.w	8019dac <__malloc_unlock>
 8019be4:	42a3      	cmp	r3, r4
 8019be6:	d908      	bls.n	8019bfa <_free_r+0x42>
 8019be8:	6820      	ldr	r0, [r4, #0]
 8019bea:	1821      	adds	r1, r4, r0
 8019bec:	428b      	cmp	r3, r1
 8019bee:	bf01      	itttt	eq
 8019bf0:	6819      	ldreq	r1, [r3, #0]
 8019bf2:	685b      	ldreq	r3, [r3, #4]
 8019bf4:	1809      	addeq	r1, r1, r0
 8019bf6:	6021      	streq	r1, [r4, #0]
 8019bf8:	e7ed      	b.n	8019bd6 <_free_r+0x1e>
 8019bfa:	461a      	mov	r2, r3
 8019bfc:	685b      	ldr	r3, [r3, #4]
 8019bfe:	b10b      	cbz	r3, 8019c04 <_free_r+0x4c>
 8019c00:	42a3      	cmp	r3, r4
 8019c02:	d9fa      	bls.n	8019bfa <_free_r+0x42>
 8019c04:	6811      	ldr	r1, [r2, #0]
 8019c06:	1850      	adds	r0, r2, r1
 8019c08:	42a0      	cmp	r0, r4
 8019c0a:	d10b      	bne.n	8019c24 <_free_r+0x6c>
 8019c0c:	6820      	ldr	r0, [r4, #0]
 8019c0e:	4401      	add	r1, r0
 8019c10:	1850      	adds	r0, r2, r1
 8019c12:	4283      	cmp	r3, r0
 8019c14:	6011      	str	r1, [r2, #0]
 8019c16:	d1e0      	bne.n	8019bda <_free_r+0x22>
 8019c18:	6818      	ldr	r0, [r3, #0]
 8019c1a:	685b      	ldr	r3, [r3, #4]
 8019c1c:	6053      	str	r3, [r2, #4]
 8019c1e:	4408      	add	r0, r1
 8019c20:	6010      	str	r0, [r2, #0]
 8019c22:	e7da      	b.n	8019bda <_free_r+0x22>
 8019c24:	d902      	bls.n	8019c2c <_free_r+0x74>
 8019c26:	230c      	movs	r3, #12
 8019c28:	602b      	str	r3, [r5, #0]
 8019c2a:	e7d6      	b.n	8019bda <_free_r+0x22>
 8019c2c:	6820      	ldr	r0, [r4, #0]
 8019c2e:	1821      	adds	r1, r4, r0
 8019c30:	428b      	cmp	r3, r1
 8019c32:	bf04      	itt	eq
 8019c34:	6819      	ldreq	r1, [r3, #0]
 8019c36:	685b      	ldreq	r3, [r3, #4]
 8019c38:	6063      	str	r3, [r4, #4]
 8019c3a:	bf04      	itt	eq
 8019c3c:	1809      	addeq	r1, r1, r0
 8019c3e:	6021      	streq	r1, [r4, #0]
 8019c40:	6054      	str	r4, [r2, #4]
 8019c42:	e7ca      	b.n	8019bda <_free_r+0x22>
 8019c44:	bd38      	pop	{r3, r4, r5, pc}
 8019c46:	bf00      	nop
 8019c48:	20003edc 	.word	0x20003edc

08019c4c <malloc>:
 8019c4c:	4b02      	ldr	r3, [pc, #8]	@ (8019c58 <malloc+0xc>)
 8019c4e:	4601      	mov	r1, r0
 8019c50:	6818      	ldr	r0, [r3, #0]
 8019c52:	f000 b825 	b.w	8019ca0 <_malloc_r>
 8019c56:	bf00      	nop
 8019c58:	200001ac 	.word	0x200001ac

08019c5c <sbrk_aligned>:
 8019c5c:	b570      	push	{r4, r5, r6, lr}
 8019c5e:	4e0f      	ldr	r6, [pc, #60]	@ (8019c9c <sbrk_aligned+0x40>)
 8019c60:	460c      	mov	r4, r1
 8019c62:	6831      	ldr	r1, [r6, #0]
 8019c64:	4605      	mov	r5, r0
 8019c66:	b911      	cbnz	r1, 8019c6e <sbrk_aligned+0x12>
 8019c68:	f000 fe24 	bl	801a8b4 <_sbrk_r>
 8019c6c:	6030      	str	r0, [r6, #0]
 8019c6e:	4621      	mov	r1, r4
 8019c70:	4628      	mov	r0, r5
 8019c72:	f000 fe1f 	bl	801a8b4 <_sbrk_r>
 8019c76:	1c43      	adds	r3, r0, #1
 8019c78:	d103      	bne.n	8019c82 <sbrk_aligned+0x26>
 8019c7a:	f04f 34ff 	mov.w	r4, #4294967295
 8019c7e:	4620      	mov	r0, r4
 8019c80:	bd70      	pop	{r4, r5, r6, pc}
 8019c82:	1cc4      	adds	r4, r0, #3
 8019c84:	f024 0403 	bic.w	r4, r4, #3
 8019c88:	42a0      	cmp	r0, r4
 8019c8a:	d0f8      	beq.n	8019c7e <sbrk_aligned+0x22>
 8019c8c:	1a21      	subs	r1, r4, r0
 8019c8e:	4628      	mov	r0, r5
 8019c90:	f000 fe10 	bl	801a8b4 <_sbrk_r>
 8019c94:	3001      	adds	r0, #1
 8019c96:	d1f2      	bne.n	8019c7e <sbrk_aligned+0x22>
 8019c98:	e7ef      	b.n	8019c7a <sbrk_aligned+0x1e>
 8019c9a:	bf00      	nop
 8019c9c:	20003ed8 	.word	0x20003ed8

08019ca0 <_malloc_r>:
 8019ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ca4:	1ccd      	adds	r5, r1, #3
 8019ca6:	f025 0503 	bic.w	r5, r5, #3
 8019caa:	3508      	adds	r5, #8
 8019cac:	2d0c      	cmp	r5, #12
 8019cae:	bf38      	it	cc
 8019cb0:	250c      	movcc	r5, #12
 8019cb2:	2d00      	cmp	r5, #0
 8019cb4:	4606      	mov	r6, r0
 8019cb6:	db01      	blt.n	8019cbc <_malloc_r+0x1c>
 8019cb8:	42a9      	cmp	r1, r5
 8019cba:	d904      	bls.n	8019cc6 <_malloc_r+0x26>
 8019cbc:	230c      	movs	r3, #12
 8019cbe:	6033      	str	r3, [r6, #0]
 8019cc0:	2000      	movs	r0, #0
 8019cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019cc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019d9c <_malloc_r+0xfc>
 8019cca:	f000 f869 	bl	8019da0 <__malloc_lock>
 8019cce:	f8d8 3000 	ldr.w	r3, [r8]
 8019cd2:	461c      	mov	r4, r3
 8019cd4:	bb44      	cbnz	r4, 8019d28 <_malloc_r+0x88>
 8019cd6:	4629      	mov	r1, r5
 8019cd8:	4630      	mov	r0, r6
 8019cda:	f7ff ffbf 	bl	8019c5c <sbrk_aligned>
 8019cde:	1c43      	adds	r3, r0, #1
 8019ce0:	4604      	mov	r4, r0
 8019ce2:	d158      	bne.n	8019d96 <_malloc_r+0xf6>
 8019ce4:	f8d8 4000 	ldr.w	r4, [r8]
 8019ce8:	4627      	mov	r7, r4
 8019cea:	2f00      	cmp	r7, #0
 8019cec:	d143      	bne.n	8019d76 <_malloc_r+0xd6>
 8019cee:	2c00      	cmp	r4, #0
 8019cf0:	d04b      	beq.n	8019d8a <_malloc_r+0xea>
 8019cf2:	6823      	ldr	r3, [r4, #0]
 8019cf4:	4639      	mov	r1, r7
 8019cf6:	4630      	mov	r0, r6
 8019cf8:	eb04 0903 	add.w	r9, r4, r3
 8019cfc:	f000 fdda 	bl	801a8b4 <_sbrk_r>
 8019d00:	4581      	cmp	r9, r0
 8019d02:	d142      	bne.n	8019d8a <_malloc_r+0xea>
 8019d04:	6821      	ldr	r1, [r4, #0]
 8019d06:	1a6d      	subs	r5, r5, r1
 8019d08:	4629      	mov	r1, r5
 8019d0a:	4630      	mov	r0, r6
 8019d0c:	f7ff ffa6 	bl	8019c5c <sbrk_aligned>
 8019d10:	3001      	adds	r0, #1
 8019d12:	d03a      	beq.n	8019d8a <_malloc_r+0xea>
 8019d14:	6823      	ldr	r3, [r4, #0]
 8019d16:	442b      	add	r3, r5
 8019d18:	6023      	str	r3, [r4, #0]
 8019d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8019d1e:	685a      	ldr	r2, [r3, #4]
 8019d20:	bb62      	cbnz	r2, 8019d7c <_malloc_r+0xdc>
 8019d22:	f8c8 7000 	str.w	r7, [r8]
 8019d26:	e00f      	b.n	8019d48 <_malloc_r+0xa8>
 8019d28:	6822      	ldr	r2, [r4, #0]
 8019d2a:	1b52      	subs	r2, r2, r5
 8019d2c:	d420      	bmi.n	8019d70 <_malloc_r+0xd0>
 8019d2e:	2a0b      	cmp	r2, #11
 8019d30:	d917      	bls.n	8019d62 <_malloc_r+0xc2>
 8019d32:	1961      	adds	r1, r4, r5
 8019d34:	42a3      	cmp	r3, r4
 8019d36:	6025      	str	r5, [r4, #0]
 8019d38:	bf18      	it	ne
 8019d3a:	6059      	strne	r1, [r3, #4]
 8019d3c:	6863      	ldr	r3, [r4, #4]
 8019d3e:	bf08      	it	eq
 8019d40:	f8c8 1000 	streq.w	r1, [r8]
 8019d44:	5162      	str	r2, [r4, r5]
 8019d46:	604b      	str	r3, [r1, #4]
 8019d48:	4630      	mov	r0, r6
 8019d4a:	f000 f82f 	bl	8019dac <__malloc_unlock>
 8019d4e:	f104 000b 	add.w	r0, r4, #11
 8019d52:	1d23      	adds	r3, r4, #4
 8019d54:	f020 0007 	bic.w	r0, r0, #7
 8019d58:	1ac2      	subs	r2, r0, r3
 8019d5a:	bf1c      	itt	ne
 8019d5c:	1a1b      	subne	r3, r3, r0
 8019d5e:	50a3      	strne	r3, [r4, r2]
 8019d60:	e7af      	b.n	8019cc2 <_malloc_r+0x22>
 8019d62:	6862      	ldr	r2, [r4, #4]
 8019d64:	42a3      	cmp	r3, r4
 8019d66:	bf0c      	ite	eq
 8019d68:	f8c8 2000 	streq.w	r2, [r8]
 8019d6c:	605a      	strne	r2, [r3, #4]
 8019d6e:	e7eb      	b.n	8019d48 <_malloc_r+0xa8>
 8019d70:	4623      	mov	r3, r4
 8019d72:	6864      	ldr	r4, [r4, #4]
 8019d74:	e7ae      	b.n	8019cd4 <_malloc_r+0x34>
 8019d76:	463c      	mov	r4, r7
 8019d78:	687f      	ldr	r7, [r7, #4]
 8019d7a:	e7b6      	b.n	8019cea <_malloc_r+0x4a>
 8019d7c:	461a      	mov	r2, r3
 8019d7e:	685b      	ldr	r3, [r3, #4]
 8019d80:	42a3      	cmp	r3, r4
 8019d82:	d1fb      	bne.n	8019d7c <_malloc_r+0xdc>
 8019d84:	2300      	movs	r3, #0
 8019d86:	6053      	str	r3, [r2, #4]
 8019d88:	e7de      	b.n	8019d48 <_malloc_r+0xa8>
 8019d8a:	230c      	movs	r3, #12
 8019d8c:	6033      	str	r3, [r6, #0]
 8019d8e:	4630      	mov	r0, r6
 8019d90:	f000 f80c 	bl	8019dac <__malloc_unlock>
 8019d94:	e794      	b.n	8019cc0 <_malloc_r+0x20>
 8019d96:	6005      	str	r5, [r0, #0]
 8019d98:	e7d6      	b.n	8019d48 <_malloc_r+0xa8>
 8019d9a:	bf00      	nop
 8019d9c:	20003edc 	.word	0x20003edc

08019da0 <__malloc_lock>:
 8019da0:	4801      	ldr	r0, [pc, #4]	@ (8019da8 <__malloc_lock+0x8>)
 8019da2:	f7ff b89e 	b.w	8018ee2 <__retarget_lock_acquire_recursive>
 8019da6:	bf00      	nop
 8019da8:	20003ed4 	.word	0x20003ed4

08019dac <__malloc_unlock>:
 8019dac:	4801      	ldr	r0, [pc, #4]	@ (8019db4 <__malloc_unlock+0x8>)
 8019dae:	f7ff b899 	b.w	8018ee4 <__retarget_lock_release_recursive>
 8019db2:	bf00      	nop
 8019db4:	20003ed4 	.word	0x20003ed4

08019db8 <_Balloc>:
 8019db8:	b570      	push	{r4, r5, r6, lr}
 8019dba:	69c6      	ldr	r6, [r0, #28]
 8019dbc:	4604      	mov	r4, r0
 8019dbe:	460d      	mov	r5, r1
 8019dc0:	b976      	cbnz	r6, 8019de0 <_Balloc+0x28>
 8019dc2:	2010      	movs	r0, #16
 8019dc4:	f7ff ff42 	bl	8019c4c <malloc>
 8019dc8:	4602      	mov	r2, r0
 8019dca:	61e0      	str	r0, [r4, #28]
 8019dcc:	b920      	cbnz	r0, 8019dd8 <_Balloc+0x20>
 8019dce:	4b18      	ldr	r3, [pc, #96]	@ (8019e30 <_Balloc+0x78>)
 8019dd0:	4818      	ldr	r0, [pc, #96]	@ (8019e34 <_Balloc+0x7c>)
 8019dd2:	216b      	movs	r1, #107	@ 0x6b
 8019dd4:	f000 fd7e 	bl	801a8d4 <__assert_func>
 8019dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019ddc:	6006      	str	r6, [r0, #0]
 8019dde:	60c6      	str	r6, [r0, #12]
 8019de0:	69e6      	ldr	r6, [r4, #28]
 8019de2:	68f3      	ldr	r3, [r6, #12]
 8019de4:	b183      	cbz	r3, 8019e08 <_Balloc+0x50>
 8019de6:	69e3      	ldr	r3, [r4, #28]
 8019de8:	68db      	ldr	r3, [r3, #12]
 8019dea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019dee:	b9b8      	cbnz	r0, 8019e20 <_Balloc+0x68>
 8019df0:	2101      	movs	r1, #1
 8019df2:	fa01 f605 	lsl.w	r6, r1, r5
 8019df6:	1d72      	adds	r2, r6, #5
 8019df8:	0092      	lsls	r2, r2, #2
 8019dfa:	4620      	mov	r0, r4
 8019dfc:	f000 fd88 	bl	801a910 <_calloc_r>
 8019e00:	b160      	cbz	r0, 8019e1c <_Balloc+0x64>
 8019e02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019e06:	e00e      	b.n	8019e26 <_Balloc+0x6e>
 8019e08:	2221      	movs	r2, #33	@ 0x21
 8019e0a:	2104      	movs	r1, #4
 8019e0c:	4620      	mov	r0, r4
 8019e0e:	f000 fd7f 	bl	801a910 <_calloc_r>
 8019e12:	69e3      	ldr	r3, [r4, #28]
 8019e14:	60f0      	str	r0, [r6, #12]
 8019e16:	68db      	ldr	r3, [r3, #12]
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	d1e4      	bne.n	8019de6 <_Balloc+0x2e>
 8019e1c:	2000      	movs	r0, #0
 8019e1e:	bd70      	pop	{r4, r5, r6, pc}
 8019e20:	6802      	ldr	r2, [r0, #0]
 8019e22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019e26:	2300      	movs	r3, #0
 8019e28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019e2c:	e7f7      	b.n	8019e1e <_Balloc+0x66>
 8019e2e:	bf00      	nop
 8019e30:	0801d3c9 	.word	0x0801d3c9
 8019e34:	0801d449 	.word	0x0801d449

08019e38 <_Bfree>:
 8019e38:	b570      	push	{r4, r5, r6, lr}
 8019e3a:	69c6      	ldr	r6, [r0, #28]
 8019e3c:	4605      	mov	r5, r0
 8019e3e:	460c      	mov	r4, r1
 8019e40:	b976      	cbnz	r6, 8019e60 <_Bfree+0x28>
 8019e42:	2010      	movs	r0, #16
 8019e44:	f7ff ff02 	bl	8019c4c <malloc>
 8019e48:	4602      	mov	r2, r0
 8019e4a:	61e8      	str	r0, [r5, #28]
 8019e4c:	b920      	cbnz	r0, 8019e58 <_Bfree+0x20>
 8019e4e:	4b09      	ldr	r3, [pc, #36]	@ (8019e74 <_Bfree+0x3c>)
 8019e50:	4809      	ldr	r0, [pc, #36]	@ (8019e78 <_Bfree+0x40>)
 8019e52:	218f      	movs	r1, #143	@ 0x8f
 8019e54:	f000 fd3e 	bl	801a8d4 <__assert_func>
 8019e58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019e5c:	6006      	str	r6, [r0, #0]
 8019e5e:	60c6      	str	r6, [r0, #12]
 8019e60:	b13c      	cbz	r4, 8019e72 <_Bfree+0x3a>
 8019e62:	69eb      	ldr	r3, [r5, #28]
 8019e64:	6862      	ldr	r2, [r4, #4]
 8019e66:	68db      	ldr	r3, [r3, #12]
 8019e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019e6c:	6021      	str	r1, [r4, #0]
 8019e6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019e72:	bd70      	pop	{r4, r5, r6, pc}
 8019e74:	0801d3c9 	.word	0x0801d3c9
 8019e78:	0801d449 	.word	0x0801d449

08019e7c <__multadd>:
 8019e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e80:	690d      	ldr	r5, [r1, #16]
 8019e82:	4607      	mov	r7, r0
 8019e84:	460c      	mov	r4, r1
 8019e86:	461e      	mov	r6, r3
 8019e88:	f101 0c14 	add.w	ip, r1, #20
 8019e8c:	2000      	movs	r0, #0
 8019e8e:	f8dc 3000 	ldr.w	r3, [ip]
 8019e92:	b299      	uxth	r1, r3
 8019e94:	fb02 6101 	mla	r1, r2, r1, r6
 8019e98:	0c1e      	lsrs	r6, r3, #16
 8019e9a:	0c0b      	lsrs	r3, r1, #16
 8019e9c:	fb02 3306 	mla	r3, r2, r6, r3
 8019ea0:	b289      	uxth	r1, r1
 8019ea2:	3001      	adds	r0, #1
 8019ea4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019ea8:	4285      	cmp	r5, r0
 8019eaa:	f84c 1b04 	str.w	r1, [ip], #4
 8019eae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019eb2:	dcec      	bgt.n	8019e8e <__multadd+0x12>
 8019eb4:	b30e      	cbz	r6, 8019efa <__multadd+0x7e>
 8019eb6:	68a3      	ldr	r3, [r4, #8]
 8019eb8:	42ab      	cmp	r3, r5
 8019eba:	dc19      	bgt.n	8019ef0 <__multadd+0x74>
 8019ebc:	6861      	ldr	r1, [r4, #4]
 8019ebe:	4638      	mov	r0, r7
 8019ec0:	3101      	adds	r1, #1
 8019ec2:	f7ff ff79 	bl	8019db8 <_Balloc>
 8019ec6:	4680      	mov	r8, r0
 8019ec8:	b928      	cbnz	r0, 8019ed6 <__multadd+0x5a>
 8019eca:	4602      	mov	r2, r0
 8019ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8019f00 <__multadd+0x84>)
 8019ece:	480d      	ldr	r0, [pc, #52]	@ (8019f04 <__multadd+0x88>)
 8019ed0:	21ba      	movs	r1, #186	@ 0xba
 8019ed2:	f000 fcff 	bl	801a8d4 <__assert_func>
 8019ed6:	6922      	ldr	r2, [r4, #16]
 8019ed8:	3202      	adds	r2, #2
 8019eda:	f104 010c 	add.w	r1, r4, #12
 8019ede:	0092      	lsls	r2, r2, #2
 8019ee0:	300c      	adds	r0, #12
 8019ee2:	f7ff f800 	bl	8018ee6 <memcpy>
 8019ee6:	4621      	mov	r1, r4
 8019ee8:	4638      	mov	r0, r7
 8019eea:	f7ff ffa5 	bl	8019e38 <_Bfree>
 8019eee:	4644      	mov	r4, r8
 8019ef0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019ef4:	3501      	adds	r5, #1
 8019ef6:	615e      	str	r6, [r3, #20]
 8019ef8:	6125      	str	r5, [r4, #16]
 8019efa:	4620      	mov	r0, r4
 8019efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f00:	0801d438 	.word	0x0801d438
 8019f04:	0801d449 	.word	0x0801d449

08019f08 <__hi0bits>:
 8019f08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019f0c:	4603      	mov	r3, r0
 8019f0e:	bf36      	itet	cc
 8019f10:	0403      	lslcc	r3, r0, #16
 8019f12:	2000      	movcs	r0, #0
 8019f14:	2010      	movcc	r0, #16
 8019f16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019f1a:	bf3c      	itt	cc
 8019f1c:	021b      	lslcc	r3, r3, #8
 8019f1e:	3008      	addcc	r0, #8
 8019f20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019f24:	bf3c      	itt	cc
 8019f26:	011b      	lslcc	r3, r3, #4
 8019f28:	3004      	addcc	r0, #4
 8019f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019f2e:	bf3c      	itt	cc
 8019f30:	009b      	lslcc	r3, r3, #2
 8019f32:	3002      	addcc	r0, #2
 8019f34:	2b00      	cmp	r3, #0
 8019f36:	db05      	blt.n	8019f44 <__hi0bits+0x3c>
 8019f38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019f3c:	f100 0001 	add.w	r0, r0, #1
 8019f40:	bf08      	it	eq
 8019f42:	2020      	moveq	r0, #32
 8019f44:	4770      	bx	lr

08019f46 <__lo0bits>:
 8019f46:	6803      	ldr	r3, [r0, #0]
 8019f48:	4602      	mov	r2, r0
 8019f4a:	f013 0007 	ands.w	r0, r3, #7
 8019f4e:	d00b      	beq.n	8019f68 <__lo0bits+0x22>
 8019f50:	07d9      	lsls	r1, r3, #31
 8019f52:	d421      	bmi.n	8019f98 <__lo0bits+0x52>
 8019f54:	0798      	lsls	r0, r3, #30
 8019f56:	bf49      	itett	mi
 8019f58:	085b      	lsrmi	r3, r3, #1
 8019f5a:	089b      	lsrpl	r3, r3, #2
 8019f5c:	2001      	movmi	r0, #1
 8019f5e:	6013      	strmi	r3, [r2, #0]
 8019f60:	bf5c      	itt	pl
 8019f62:	6013      	strpl	r3, [r2, #0]
 8019f64:	2002      	movpl	r0, #2
 8019f66:	4770      	bx	lr
 8019f68:	b299      	uxth	r1, r3
 8019f6a:	b909      	cbnz	r1, 8019f70 <__lo0bits+0x2a>
 8019f6c:	0c1b      	lsrs	r3, r3, #16
 8019f6e:	2010      	movs	r0, #16
 8019f70:	b2d9      	uxtb	r1, r3
 8019f72:	b909      	cbnz	r1, 8019f78 <__lo0bits+0x32>
 8019f74:	3008      	adds	r0, #8
 8019f76:	0a1b      	lsrs	r3, r3, #8
 8019f78:	0719      	lsls	r1, r3, #28
 8019f7a:	bf04      	itt	eq
 8019f7c:	091b      	lsreq	r3, r3, #4
 8019f7e:	3004      	addeq	r0, #4
 8019f80:	0799      	lsls	r1, r3, #30
 8019f82:	bf04      	itt	eq
 8019f84:	089b      	lsreq	r3, r3, #2
 8019f86:	3002      	addeq	r0, #2
 8019f88:	07d9      	lsls	r1, r3, #31
 8019f8a:	d403      	bmi.n	8019f94 <__lo0bits+0x4e>
 8019f8c:	085b      	lsrs	r3, r3, #1
 8019f8e:	f100 0001 	add.w	r0, r0, #1
 8019f92:	d003      	beq.n	8019f9c <__lo0bits+0x56>
 8019f94:	6013      	str	r3, [r2, #0]
 8019f96:	4770      	bx	lr
 8019f98:	2000      	movs	r0, #0
 8019f9a:	4770      	bx	lr
 8019f9c:	2020      	movs	r0, #32
 8019f9e:	4770      	bx	lr

08019fa0 <__i2b>:
 8019fa0:	b510      	push	{r4, lr}
 8019fa2:	460c      	mov	r4, r1
 8019fa4:	2101      	movs	r1, #1
 8019fa6:	f7ff ff07 	bl	8019db8 <_Balloc>
 8019faa:	4602      	mov	r2, r0
 8019fac:	b928      	cbnz	r0, 8019fba <__i2b+0x1a>
 8019fae:	4b05      	ldr	r3, [pc, #20]	@ (8019fc4 <__i2b+0x24>)
 8019fb0:	4805      	ldr	r0, [pc, #20]	@ (8019fc8 <__i2b+0x28>)
 8019fb2:	f240 1145 	movw	r1, #325	@ 0x145
 8019fb6:	f000 fc8d 	bl	801a8d4 <__assert_func>
 8019fba:	2301      	movs	r3, #1
 8019fbc:	6144      	str	r4, [r0, #20]
 8019fbe:	6103      	str	r3, [r0, #16]
 8019fc0:	bd10      	pop	{r4, pc}
 8019fc2:	bf00      	nop
 8019fc4:	0801d438 	.word	0x0801d438
 8019fc8:	0801d449 	.word	0x0801d449

08019fcc <__multiply>:
 8019fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fd0:	4617      	mov	r7, r2
 8019fd2:	690a      	ldr	r2, [r1, #16]
 8019fd4:	693b      	ldr	r3, [r7, #16]
 8019fd6:	429a      	cmp	r2, r3
 8019fd8:	bfa8      	it	ge
 8019fda:	463b      	movge	r3, r7
 8019fdc:	4689      	mov	r9, r1
 8019fde:	bfa4      	itt	ge
 8019fe0:	460f      	movge	r7, r1
 8019fe2:	4699      	movge	r9, r3
 8019fe4:	693d      	ldr	r5, [r7, #16]
 8019fe6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8019fea:	68bb      	ldr	r3, [r7, #8]
 8019fec:	6879      	ldr	r1, [r7, #4]
 8019fee:	eb05 060a 	add.w	r6, r5, sl
 8019ff2:	42b3      	cmp	r3, r6
 8019ff4:	b085      	sub	sp, #20
 8019ff6:	bfb8      	it	lt
 8019ff8:	3101      	addlt	r1, #1
 8019ffa:	f7ff fedd 	bl	8019db8 <_Balloc>
 8019ffe:	b930      	cbnz	r0, 801a00e <__multiply+0x42>
 801a000:	4602      	mov	r2, r0
 801a002:	4b41      	ldr	r3, [pc, #260]	@ (801a108 <__multiply+0x13c>)
 801a004:	4841      	ldr	r0, [pc, #260]	@ (801a10c <__multiply+0x140>)
 801a006:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a00a:	f000 fc63 	bl	801a8d4 <__assert_func>
 801a00e:	f100 0414 	add.w	r4, r0, #20
 801a012:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a016:	4623      	mov	r3, r4
 801a018:	2200      	movs	r2, #0
 801a01a:	4573      	cmp	r3, lr
 801a01c:	d320      	bcc.n	801a060 <__multiply+0x94>
 801a01e:	f107 0814 	add.w	r8, r7, #20
 801a022:	f109 0114 	add.w	r1, r9, #20
 801a026:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a02a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a02e:	9302      	str	r3, [sp, #8]
 801a030:	1beb      	subs	r3, r5, r7
 801a032:	3b15      	subs	r3, #21
 801a034:	f023 0303 	bic.w	r3, r3, #3
 801a038:	3304      	adds	r3, #4
 801a03a:	3715      	adds	r7, #21
 801a03c:	42bd      	cmp	r5, r7
 801a03e:	bf38      	it	cc
 801a040:	2304      	movcc	r3, #4
 801a042:	9301      	str	r3, [sp, #4]
 801a044:	9b02      	ldr	r3, [sp, #8]
 801a046:	9103      	str	r1, [sp, #12]
 801a048:	428b      	cmp	r3, r1
 801a04a:	d80c      	bhi.n	801a066 <__multiply+0x9a>
 801a04c:	2e00      	cmp	r6, #0
 801a04e:	dd03      	ble.n	801a058 <__multiply+0x8c>
 801a050:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a054:	2b00      	cmp	r3, #0
 801a056:	d055      	beq.n	801a104 <__multiply+0x138>
 801a058:	6106      	str	r6, [r0, #16]
 801a05a:	b005      	add	sp, #20
 801a05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a060:	f843 2b04 	str.w	r2, [r3], #4
 801a064:	e7d9      	b.n	801a01a <__multiply+0x4e>
 801a066:	f8b1 a000 	ldrh.w	sl, [r1]
 801a06a:	f1ba 0f00 	cmp.w	sl, #0
 801a06e:	d01f      	beq.n	801a0b0 <__multiply+0xe4>
 801a070:	46c4      	mov	ip, r8
 801a072:	46a1      	mov	r9, r4
 801a074:	2700      	movs	r7, #0
 801a076:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a07a:	f8d9 3000 	ldr.w	r3, [r9]
 801a07e:	fa1f fb82 	uxth.w	fp, r2
 801a082:	b29b      	uxth	r3, r3
 801a084:	fb0a 330b 	mla	r3, sl, fp, r3
 801a088:	443b      	add	r3, r7
 801a08a:	f8d9 7000 	ldr.w	r7, [r9]
 801a08e:	0c12      	lsrs	r2, r2, #16
 801a090:	0c3f      	lsrs	r7, r7, #16
 801a092:	fb0a 7202 	mla	r2, sl, r2, r7
 801a096:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a09a:	b29b      	uxth	r3, r3
 801a09c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a0a0:	4565      	cmp	r5, ip
 801a0a2:	f849 3b04 	str.w	r3, [r9], #4
 801a0a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a0aa:	d8e4      	bhi.n	801a076 <__multiply+0xaa>
 801a0ac:	9b01      	ldr	r3, [sp, #4]
 801a0ae:	50e7      	str	r7, [r4, r3]
 801a0b0:	9b03      	ldr	r3, [sp, #12]
 801a0b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a0b6:	3104      	adds	r1, #4
 801a0b8:	f1b9 0f00 	cmp.w	r9, #0
 801a0bc:	d020      	beq.n	801a100 <__multiply+0x134>
 801a0be:	6823      	ldr	r3, [r4, #0]
 801a0c0:	4647      	mov	r7, r8
 801a0c2:	46a4      	mov	ip, r4
 801a0c4:	f04f 0a00 	mov.w	sl, #0
 801a0c8:	f8b7 b000 	ldrh.w	fp, [r7]
 801a0cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a0d0:	fb09 220b 	mla	r2, r9, fp, r2
 801a0d4:	4452      	add	r2, sl
 801a0d6:	b29b      	uxth	r3, r3
 801a0d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a0dc:	f84c 3b04 	str.w	r3, [ip], #4
 801a0e0:	f857 3b04 	ldr.w	r3, [r7], #4
 801a0e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a0e8:	f8bc 3000 	ldrh.w	r3, [ip]
 801a0ec:	fb09 330a 	mla	r3, r9, sl, r3
 801a0f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a0f4:	42bd      	cmp	r5, r7
 801a0f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a0fa:	d8e5      	bhi.n	801a0c8 <__multiply+0xfc>
 801a0fc:	9a01      	ldr	r2, [sp, #4]
 801a0fe:	50a3      	str	r3, [r4, r2]
 801a100:	3404      	adds	r4, #4
 801a102:	e79f      	b.n	801a044 <__multiply+0x78>
 801a104:	3e01      	subs	r6, #1
 801a106:	e7a1      	b.n	801a04c <__multiply+0x80>
 801a108:	0801d438 	.word	0x0801d438
 801a10c:	0801d449 	.word	0x0801d449

0801a110 <__pow5mult>:
 801a110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a114:	4615      	mov	r5, r2
 801a116:	f012 0203 	ands.w	r2, r2, #3
 801a11a:	4607      	mov	r7, r0
 801a11c:	460e      	mov	r6, r1
 801a11e:	d007      	beq.n	801a130 <__pow5mult+0x20>
 801a120:	4c25      	ldr	r4, [pc, #148]	@ (801a1b8 <__pow5mult+0xa8>)
 801a122:	3a01      	subs	r2, #1
 801a124:	2300      	movs	r3, #0
 801a126:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a12a:	f7ff fea7 	bl	8019e7c <__multadd>
 801a12e:	4606      	mov	r6, r0
 801a130:	10ad      	asrs	r5, r5, #2
 801a132:	d03d      	beq.n	801a1b0 <__pow5mult+0xa0>
 801a134:	69fc      	ldr	r4, [r7, #28]
 801a136:	b97c      	cbnz	r4, 801a158 <__pow5mult+0x48>
 801a138:	2010      	movs	r0, #16
 801a13a:	f7ff fd87 	bl	8019c4c <malloc>
 801a13e:	4602      	mov	r2, r0
 801a140:	61f8      	str	r0, [r7, #28]
 801a142:	b928      	cbnz	r0, 801a150 <__pow5mult+0x40>
 801a144:	4b1d      	ldr	r3, [pc, #116]	@ (801a1bc <__pow5mult+0xac>)
 801a146:	481e      	ldr	r0, [pc, #120]	@ (801a1c0 <__pow5mult+0xb0>)
 801a148:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a14c:	f000 fbc2 	bl	801a8d4 <__assert_func>
 801a150:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a154:	6004      	str	r4, [r0, #0]
 801a156:	60c4      	str	r4, [r0, #12]
 801a158:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a15c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a160:	b94c      	cbnz	r4, 801a176 <__pow5mult+0x66>
 801a162:	f240 2171 	movw	r1, #625	@ 0x271
 801a166:	4638      	mov	r0, r7
 801a168:	f7ff ff1a 	bl	8019fa0 <__i2b>
 801a16c:	2300      	movs	r3, #0
 801a16e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a172:	4604      	mov	r4, r0
 801a174:	6003      	str	r3, [r0, #0]
 801a176:	f04f 0900 	mov.w	r9, #0
 801a17a:	07eb      	lsls	r3, r5, #31
 801a17c:	d50a      	bpl.n	801a194 <__pow5mult+0x84>
 801a17e:	4631      	mov	r1, r6
 801a180:	4622      	mov	r2, r4
 801a182:	4638      	mov	r0, r7
 801a184:	f7ff ff22 	bl	8019fcc <__multiply>
 801a188:	4631      	mov	r1, r6
 801a18a:	4680      	mov	r8, r0
 801a18c:	4638      	mov	r0, r7
 801a18e:	f7ff fe53 	bl	8019e38 <_Bfree>
 801a192:	4646      	mov	r6, r8
 801a194:	106d      	asrs	r5, r5, #1
 801a196:	d00b      	beq.n	801a1b0 <__pow5mult+0xa0>
 801a198:	6820      	ldr	r0, [r4, #0]
 801a19a:	b938      	cbnz	r0, 801a1ac <__pow5mult+0x9c>
 801a19c:	4622      	mov	r2, r4
 801a19e:	4621      	mov	r1, r4
 801a1a0:	4638      	mov	r0, r7
 801a1a2:	f7ff ff13 	bl	8019fcc <__multiply>
 801a1a6:	6020      	str	r0, [r4, #0]
 801a1a8:	f8c0 9000 	str.w	r9, [r0]
 801a1ac:	4604      	mov	r4, r0
 801a1ae:	e7e4      	b.n	801a17a <__pow5mult+0x6a>
 801a1b0:	4630      	mov	r0, r6
 801a1b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a1b6:	bf00      	nop
 801a1b8:	0801d4fc 	.word	0x0801d4fc
 801a1bc:	0801d3c9 	.word	0x0801d3c9
 801a1c0:	0801d449 	.word	0x0801d449

0801a1c4 <__lshift>:
 801a1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a1c8:	460c      	mov	r4, r1
 801a1ca:	6849      	ldr	r1, [r1, #4]
 801a1cc:	6923      	ldr	r3, [r4, #16]
 801a1ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a1d2:	68a3      	ldr	r3, [r4, #8]
 801a1d4:	4607      	mov	r7, r0
 801a1d6:	4691      	mov	r9, r2
 801a1d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a1dc:	f108 0601 	add.w	r6, r8, #1
 801a1e0:	42b3      	cmp	r3, r6
 801a1e2:	db0b      	blt.n	801a1fc <__lshift+0x38>
 801a1e4:	4638      	mov	r0, r7
 801a1e6:	f7ff fde7 	bl	8019db8 <_Balloc>
 801a1ea:	4605      	mov	r5, r0
 801a1ec:	b948      	cbnz	r0, 801a202 <__lshift+0x3e>
 801a1ee:	4602      	mov	r2, r0
 801a1f0:	4b28      	ldr	r3, [pc, #160]	@ (801a294 <__lshift+0xd0>)
 801a1f2:	4829      	ldr	r0, [pc, #164]	@ (801a298 <__lshift+0xd4>)
 801a1f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a1f8:	f000 fb6c 	bl	801a8d4 <__assert_func>
 801a1fc:	3101      	adds	r1, #1
 801a1fe:	005b      	lsls	r3, r3, #1
 801a200:	e7ee      	b.n	801a1e0 <__lshift+0x1c>
 801a202:	2300      	movs	r3, #0
 801a204:	f100 0114 	add.w	r1, r0, #20
 801a208:	f100 0210 	add.w	r2, r0, #16
 801a20c:	4618      	mov	r0, r3
 801a20e:	4553      	cmp	r3, sl
 801a210:	db33      	blt.n	801a27a <__lshift+0xb6>
 801a212:	6920      	ldr	r0, [r4, #16]
 801a214:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a218:	f104 0314 	add.w	r3, r4, #20
 801a21c:	f019 091f 	ands.w	r9, r9, #31
 801a220:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a224:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a228:	d02b      	beq.n	801a282 <__lshift+0xbe>
 801a22a:	f1c9 0e20 	rsb	lr, r9, #32
 801a22e:	468a      	mov	sl, r1
 801a230:	2200      	movs	r2, #0
 801a232:	6818      	ldr	r0, [r3, #0]
 801a234:	fa00 f009 	lsl.w	r0, r0, r9
 801a238:	4310      	orrs	r0, r2
 801a23a:	f84a 0b04 	str.w	r0, [sl], #4
 801a23e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a242:	459c      	cmp	ip, r3
 801a244:	fa22 f20e 	lsr.w	r2, r2, lr
 801a248:	d8f3      	bhi.n	801a232 <__lshift+0x6e>
 801a24a:	ebac 0304 	sub.w	r3, ip, r4
 801a24e:	3b15      	subs	r3, #21
 801a250:	f023 0303 	bic.w	r3, r3, #3
 801a254:	3304      	adds	r3, #4
 801a256:	f104 0015 	add.w	r0, r4, #21
 801a25a:	4560      	cmp	r0, ip
 801a25c:	bf88      	it	hi
 801a25e:	2304      	movhi	r3, #4
 801a260:	50ca      	str	r2, [r1, r3]
 801a262:	b10a      	cbz	r2, 801a268 <__lshift+0xa4>
 801a264:	f108 0602 	add.w	r6, r8, #2
 801a268:	3e01      	subs	r6, #1
 801a26a:	4638      	mov	r0, r7
 801a26c:	612e      	str	r6, [r5, #16]
 801a26e:	4621      	mov	r1, r4
 801a270:	f7ff fde2 	bl	8019e38 <_Bfree>
 801a274:	4628      	mov	r0, r5
 801a276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a27a:	f842 0f04 	str.w	r0, [r2, #4]!
 801a27e:	3301      	adds	r3, #1
 801a280:	e7c5      	b.n	801a20e <__lshift+0x4a>
 801a282:	3904      	subs	r1, #4
 801a284:	f853 2b04 	ldr.w	r2, [r3], #4
 801a288:	f841 2f04 	str.w	r2, [r1, #4]!
 801a28c:	459c      	cmp	ip, r3
 801a28e:	d8f9      	bhi.n	801a284 <__lshift+0xc0>
 801a290:	e7ea      	b.n	801a268 <__lshift+0xa4>
 801a292:	bf00      	nop
 801a294:	0801d438 	.word	0x0801d438
 801a298:	0801d449 	.word	0x0801d449

0801a29c <__mcmp>:
 801a29c:	690a      	ldr	r2, [r1, #16]
 801a29e:	4603      	mov	r3, r0
 801a2a0:	6900      	ldr	r0, [r0, #16]
 801a2a2:	1a80      	subs	r0, r0, r2
 801a2a4:	b530      	push	{r4, r5, lr}
 801a2a6:	d10e      	bne.n	801a2c6 <__mcmp+0x2a>
 801a2a8:	3314      	adds	r3, #20
 801a2aa:	3114      	adds	r1, #20
 801a2ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a2b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a2b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a2b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a2bc:	4295      	cmp	r5, r2
 801a2be:	d003      	beq.n	801a2c8 <__mcmp+0x2c>
 801a2c0:	d205      	bcs.n	801a2ce <__mcmp+0x32>
 801a2c2:	f04f 30ff 	mov.w	r0, #4294967295
 801a2c6:	bd30      	pop	{r4, r5, pc}
 801a2c8:	42a3      	cmp	r3, r4
 801a2ca:	d3f3      	bcc.n	801a2b4 <__mcmp+0x18>
 801a2cc:	e7fb      	b.n	801a2c6 <__mcmp+0x2a>
 801a2ce:	2001      	movs	r0, #1
 801a2d0:	e7f9      	b.n	801a2c6 <__mcmp+0x2a>
	...

0801a2d4 <__mdiff>:
 801a2d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2d8:	4689      	mov	r9, r1
 801a2da:	4606      	mov	r6, r0
 801a2dc:	4611      	mov	r1, r2
 801a2de:	4648      	mov	r0, r9
 801a2e0:	4614      	mov	r4, r2
 801a2e2:	f7ff ffdb 	bl	801a29c <__mcmp>
 801a2e6:	1e05      	subs	r5, r0, #0
 801a2e8:	d112      	bne.n	801a310 <__mdiff+0x3c>
 801a2ea:	4629      	mov	r1, r5
 801a2ec:	4630      	mov	r0, r6
 801a2ee:	f7ff fd63 	bl	8019db8 <_Balloc>
 801a2f2:	4602      	mov	r2, r0
 801a2f4:	b928      	cbnz	r0, 801a302 <__mdiff+0x2e>
 801a2f6:	4b3f      	ldr	r3, [pc, #252]	@ (801a3f4 <__mdiff+0x120>)
 801a2f8:	f240 2137 	movw	r1, #567	@ 0x237
 801a2fc:	483e      	ldr	r0, [pc, #248]	@ (801a3f8 <__mdiff+0x124>)
 801a2fe:	f000 fae9 	bl	801a8d4 <__assert_func>
 801a302:	2301      	movs	r3, #1
 801a304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a308:	4610      	mov	r0, r2
 801a30a:	b003      	add	sp, #12
 801a30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a310:	bfbc      	itt	lt
 801a312:	464b      	movlt	r3, r9
 801a314:	46a1      	movlt	r9, r4
 801a316:	4630      	mov	r0, r6
 801a318:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a31c:	bfba      	itte	lt
 801a31e:	461c      	movlt	r4, r3
 801a320:	2501      	movlt	r5, #1
 801a322:	2500      	movge	r5, #0
 801a324:	f7ff fd48 	bl	8019db8 <_Balloc>
 801a328:	4602      	mov	r2, r0
 801a32a:	b918      	cbnz	r0, 801a334 <__mdiff+0x60>
 801a32c:	4b31      	ldr	r3, [pc, #196]	@ (801a3f4 <__mdiff+0x120>)
 801a32e:	f240 2145 	movw	r1, #581	@ 0x245
 801a332:	e7e3      	b.n	801a2fc <__mdiff+0x28>
 801a334:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a338:	6926      	ldr	r6, [r4, #16]
 801a33a:	60c5      	str	r5, [r0, #12]
 801a33c:	f109 0310 	add.w	r3, r9, #16
 801a340:	f109 0514 	add.w	r5, r9, #20
 801a344:	f104 0e14 	add.w	lr, r4, #20
 801a348:	f100 0b14 	add.w	fp, r0, #20
 801a34c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a350:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a354:	9301      	str	r3, [sp, #4]
 801a356:	46d9      	mov	r9, fp
 801a358:	f04f 0c00 	mov.w	ip, #0
 801a35c:	9b01      	ldr	r3, [sp, #4]
 801a35e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a362:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a366:	9301      	str	r3, [sp, #4]
 801a368:	fa1f f38a 	uxth.w	r3, sl
 801a36c:	4619      	mov	r1, r3
 801a36e:	b283      	uxth	r3, r0
 801a370:	1acb      	subs	r3, r1, r3
 801a372:	0c00      	lsrs	r0, r0, #16
 801a374:	4463      	add	r3, ip
 801a376:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a37a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a37e:	b29b      	uxth	r3, r3
 801a380:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a384:	4576      	cmp	r6, lr
 801a386:	f849 3b04 	str.w	r3, [r9], #4
 801a38a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a38e:	d8e5      	bhi.n	801a35c <__mdiff+0x88>
 801a390:	1b33      	subs	r3, r6, r4
 801a392:	3b15      	subs	r3, #21
 801a394:	f023 0303 	bic.w	r3, r3, #3
 801a398:	3415      	adds	r4, #21
 801a39a:	3304      	adds	r3, #4
 801a39c:	42a6      	cmp	r6, r4
 801a39e:	bf38      	it	cc
 801a3a0:	2304      	movcc	r3, #4
 801a3a2:	441d      	add	r5, r3
 801a3a4:	445b      	add	r3, fp
 801a3a6:	461e      	mov	r6, r3
 801a3a8:	462c      	mov	r4, r5
 801a3aa:	4544      	cmp	r4, r8
 801a3ac:	d30e      	bcc.n	801a3cc <__mdiff+0xf8>
 801a3ae:	f108 0103 	add.w	r1, r8, #3
 801a3b2:	1b49      	subs	r1, r1, r5
 801a3b4:	f021 0103 	bic.w	r1, r1, #3
 801a3b8:	3d03      	subs	r5, #3
 801a3ba:	45a8      	cmp	r8, r5
 801a3bc:	bf38      	it	cc
 801a3be:	2100      	movcc	r1, #0
 801a3c0:	440b      	add	r3, r1
 801a3c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a3c6:	b191      	cbz	r1, 801a3ee <__mdiff+0x11a>
 801a3c8:	6117      	str	r7, [r2, #16]
 801a3ca:	e79d      	b.n	801a308 <__mdiff+0x34>
 801a3cc:	f854 1b04 	ldr.w	r1, [r4], #4
 801a3d0:	46e6      	mov	lr, ip
 801a3d2:	0c08      	lsrs	r0, r1, #16
 801a3d4:	fa1c fc81 	uxtah	ip, ip, r1
 801a3d8:	4471      	add	r1, lr
 801a3da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a3de:	b289      	uxth	r1, r1
 801a3e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a3e4:	f846 1b04 	str.w	r1, [r6], #4
 801a3e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a3ec:	e7dd      	b.n	801a3aa <__mdiff+0xd6>
 801a3ee:	3f01      	subs	r7, #1
 801a3f0:	e7e7      	b.n	801a3c2 <__mdiff+0xee>
 801a3f2:	bf00      	nop
 801a3f4:	0801d438 	.word	0x0801d438
 801a3f8:	0801d449 	.word	0x0801d449

0801a3fc <__d2b>:
 801a3fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a400:	460f      	mov	r7, r1
 801a402:	2101      	movs	r1, #1
 801a404:	ec59 8b10 	vmov	r8, r9, d0
 801a408:	4616      	mov	r6, r2
 801a40a:	f7ff fcd5 	bl	8019db8 <_Balloc>
 801a40e:	4604      	mov	r4, r0
 801a410:	b930      	cbnz	r0, 801a420 <__d2b+0x24>
 801a412:	4602      	mov	r2, r0
 801a414:	4b23      	ldr	r3, [pc, #140]	@ (801a4a4 <__d2b+0xa8>)
 801a416:	4824      	ldr	r0, [pc, #144]	@ (801a4a8 <__d2b+0xac>)
 801a418:	f240 310f 	movw	r1, #783	@ 0x30f
 801a41c:	f000 fa5a 	bl	801a8d4 <__assert_func>
 801a420:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a424:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a428:	b10d      	cbz	r5, 801a42e <__d2b+0x32>
 801a42a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a42e:	9301      	str	r3, [sp, #4]
 801a430:	f1b8 0300 	subs.w	r3, r8, #0
 801a434:	d023      	beq.n	801a47e <__d2b+0x82>
 801a436:	4668      	mov	r0, sp
 801a438:	9300      	str	r3, [sp, #0]
 801a43a:	f7ff fd84 	bl	8019f46 <__lo0bits>
 801a43e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a442:	b1d0      	cbz	r0, 801a47a <__d2b+0x7e>
 801a444:	f1c0 0320 	rsb	r3, r0, #32
 801a448:	fa02 f303 	lsl.w	r3, r2, r3
 801a44c:	430b      	orrs	r3, r1
 801a44e:	40c2      	lsrs	r2, r0
 801a450:	6163      	str	r3, [r4, #20]
 801a452:	9201      	str	r2, [sp, #4]
 801a454:	9b01      	ldr	r3, [sp, #4]
 801a456:	61a3      	str	r3, [r4, #24]
 801a458:	2b00      	cmp	r3, #0
 801a45a:	bf0c      	ite	eq
 801a45c:	2201      	moveq	r2, #1
 801a45e:	2202      	movne	r2, #2
 801a460:	6122      	str	r2, [r4, #16]
 801a462:	b1a5      	cbz	r5, 801a48e <__d2b+0x92>
 801a464:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a468:	4405      	add	r5, r0
 801a46a:	603d      	str	r5, [r7, #0]
 801a46c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a470:	6030      	str	r0, [r6, #0]
 801a472:	4620      	mov	r0, r4
 801a474:	b003      	add	sp, #12
 801a476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a47a:	6161      	str	r1, [r4, #20]
 801a47c:	e7ea      	b.n	801a454 <__d2b+0x58>
 801a47e:	a801      	add	r0, sp, #4
 801a480:	f7ff fd61 	bl	8019f46 <__lo0bits>
 801a484:	9b01      	ldr	r3, [sp, #4]
 801a486:	6163      	str	r3, [r4, #20]
 801a488:	3020      	adds	r0, #32
 801a48a:	2201      	movs	r2, #1
 801a48c:	e7e8      	b.n	801a460 <__d2b+0x64>
 801a48e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a492:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a496:	6038      	str	r0, [r7, #0]
 801a498:	6918      	ldr	r0, [r3, #16]
 801a49a:	f7ff fd35 	bl	8019f08 <__hi0bits>
 801a49e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a4a2:	e7e5      	b.n	801a470 <__d2b+0x74>
 801a4a4:	0801d438 	.word	0x0801d438
 801a4a8:	0801d449 	.word	0x0801d449

0801a4ac <__ssputs_r>:
 801a4ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a4b0:	688e      	ldr	r6, [r1, #8]
 801a4b2:	461f      	mov	r7, r3
 801a4b4:	42be      	cmp	r6, r7
 801a4b6:	680b      	ldr	r3, [r1, #0]
 801a4b8:	4682      	mov	sl, r0
 801a4ba:	460c      	mov	r4, r1
 801a4bc:	4690      	mov	r8, r2
 801a4be:	d82d      	bhi.n	801a51c <__ssputs_r+0x70>
 801a4c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a4c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a4c8:	d026      	beq.n	801a518 <__ssputs_r+0x6c>
 801a4ca:	6965      	ldr	r5, [r4, #20]
 801a4cc:	6909      	ldr	r1, [r1, #16]
 801a4ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a4d2:	eba3 0901 	sub.w	r9, r3, r1
 801a4d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a4da:	1c7b      	adds	r3, r7, #1
 801a4dc:	444b      	add	r3, r9
 801a4de:	106d      	asrs	r5, r5, #1
 801a4e0:	429d      	cmp	r5, r3
 801a4e2:	bf38      	it	cc
 801a4e4:	461d      	movcc	r5, r3
 801a4e6:	0553      	lsls	r3, r2, #21
 801a4e8:	d527      	bpl.n	801a53a <__ssputs_r+0x8e>
 801a4ea:	4629      	mov	r1, r5
 801a4ec:	f7ff fbd8 	bl	8019ca0 <_malloc_r>
 801a4f0:	4606      	mov	r6, r0
 801a4f2:	b360      	cbz	r0, 801a54e <__ssputs_r+0xa2>
 801a4f4:	6921      	ldr	r1, [r4, #16]
 801a4f6:	464a      	mov	r2, r9
 801a4f8:	f7fe fcf5 	bl	8018ee6 <memcpy>
 801a4fc:	89a3      	ldrh	r3, [r4, #12]
 801a4fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a506:	81a3      	strh	r3, [r4, #12]
 801a508:	6126      	str	r6, [r4, #16]
 801a50a:	6165      	str	r5, [r4, #20]
 801a50c:	444e      	add	r6, r9
 801a50e:	eba5 0509 	sub.w	r5, r5, r9
 801a512:	6026      	str	r6, [r4, #0]
 801a514:	60a5      	str	r5, [r4, #8]
 801a516:	463e      	mov	r6, r7
 801a518:	42be      	cmp	r6, r7
 801a51a:	d900      	bls.n	801a51e <__ssputs_r+0x72>
 801a51c:	463e      	mov	r6, r7
 801a51e:	6820      	ldr	r0, [r4, #0]
 801a520:	4632      	mov	r2, r6
 801a522:	4641      	mov	r1, r8
 801a524:	f7fe fc45 	bl	8018db2 <memmove>
 801a528:	68a3      	ldr	r3, [r4, #8]
 801a52a:	1b9b      	subs	r3, r3, r6
 801a52c:	60a3      	str	r3, [r4, #8]
 801a52e:	6823      	ldr	r3, [r4, #0]
 801a530:	4433      	add	r3, r6
 801a532:	6023      	str	r3, [r4, #0]
 801a534:	2000      	movs	r0, #0
 801a536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a53a:	462a      	mov	r2, r5
 801a53c:	f000 fa0e 	bl	801a95c <_realloc_r>
 801a540:	4606      	mov	r6, r0
 801a542:	2800      	cmp	r0, #0
 801a544:	d1e0      	bne.n	801a508 <__ssputs_r+0x5c>
 801a546:	6921      	ldr	r1, [r4, #16]
 801a548:	4650      	mov	r0, sl
 801a54a:	f7ff fb35 	bl	8019bb8 <_free_r>
 801a54e:	230c      	movs	r3, #12
 801a550:	f8ca 3000 	str.w	r3, [sl]
 801a554:	89a3      	ldrh	r3, [r4, #12]
 801a556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a55a:	81a3      	strh	r3, [r4, #12]
 801a55c:	f04f 30ff 	mov.w	r0, #4294967295
 801a560:	e7e9      	b.n	801a536 <__ssputs_r+0x8a>
	...

0801a564 <_svfiprintf_r>:
 801a564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a568:	4698      	mov	r8, r3
 801a56a:	898b      	ldrh	r3, [r1, #12]
 801a56c:	061b      	lsls	r3, r3, #24
 801a56e:	b09d      	sub	sp, #116	@ 0x74
 801a570:	4607      	mov	r7, r0
 801a572:	460d      	mov	r5, r1
 801a574:	4614      	mov	r4, r2
 801a576:	d510      	bpl.n	801a59a <_svfiprintf_r+0x36>
 801a578:	690b      	ldr	r3, [r1, #16]
 801a57a:	b973      	cbnz	r3, 801a59a <_svfiprintf_r+0x36>
 801a57c:	2140      	movs	r1, #64	@ 0x40
 801a57e:	f7ff fb8f 	bl	8019ca0 <_malloc_r>
 801a582:	6028      	str	r0, [r5, #0]
 801a584:	6128      	str	r0, [r5, #16]
 801a586:	b930      	cbnz	r0, 801a596 <_svfiprintf_r+0x32>
 801a588:	230c      	movs	r3, #12
 801a58a:	603b      	str	r3, [r7, #0]
 801a58c:	f04f 30ff 	mov.w	r0, #4294967295
 801a590:	b01d      	add	sp, #116	@ 0x74
 801a592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a596:	2340      	movs	r3, #64	@ 0x40
 801a598:	616b      	str	r3, [r5, #20]
 801a59a:	2300      	movs	r3, #0
 801a59c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a59e:	2320      	movs	r3, #32
 801a5a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a5a4:	f8cd 800c 	str.w	r8, [sp, #12]
 801a5a8:	2330      	movs	r3, #48	@ 0x30
 801a5aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a748 <_svfiprintf_r+0x1e4>
 801a5ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a5b2:	f04f 0901 	mov.w	r9, #1
 801a5b6:	4623      	mov	r3, r4
 801a5b8:	469a      	mov	sl, r3
 801a5ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a5be:	b10a      	cbz	r2, 801a5c4 <_svfiprintf_r+0x60>
 801a5c0:	2a25      	cmp	r2, #37	@ 0x25
 801a5c2:	d1f9      	bne.n	801a5b8 <_svfiprintf_r+0x54>
 801a5c4:	ebba 0b04 	subs.w	fp, sl, r4
 801a5c8:	d00b      	beq.n	801a5e2 <_svfiprintf_r+0x7e>
 801a5ca:	465b      	mov	r3, fp
 801a5cc:	4622      	mov	r2, r4
 801a5ce:	4629      	mov	r1, r5
 801a5d0:	4638      	mov	r0, r7
 801a5d2:	f7ff ff6b 	bl	801a4ac <__ssputs_r>
 801a5d6:	3001      	adds	r0, #1
 801a5d8:	f000 80a7 	beq.w	801a72a <_svfiprintf_r+0x1c6>
 801a5dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a5de:	445a      	add	r2, fp
 801a5e0:	9209      	str	r2, [sp, #36]	@ 0x24
 801a5e2:	f89a 3000 	ldrb.w	r3, [sl]
 801a5e6:	2b00      	cmp	r3, #0
 801a5e8:	f000 809f 	beq.w	801a72a <_svfiprintf_r+0x1c6>
 801a5ec:	2300      	movs	r3, #0
 801a5ee:	f04f 32ff 	mov.w	r2, #4294967295
 801a5f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a5f6:	f10a 0a01 	add.w	sl, sl, #1
 801a5fa:	9304      	str	r3, [sp, #16]
 801a5fc:	9307      	str	r3, [sp, #28]
 801a5fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a602:	931a      	str	r3, [sp, #104]	@ 0x68
 801a604:	4654      	mov	r4, sl
 801a606:	2205      	movs	r2, #5
 801a608:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a60c:	484e      	ldr	r0, [pc, #312]	@ (801a748 <_svfiprintf_r+0x1e4>)
 801a60e:	f7e5 fe07 	bl	8000220 <memchr>
 801a612:	9a04      	ldr	r2, [sp, #16]
 801a614:	b9d8      	cbnz	r0, 801a64e <_svfiprintf_r+0xea>
 801a616:	06d0      	lsls	r0, r2, #27
 801a618:	bf44      	itt	mi
 801a61a:	2320      	movmi	r3, #32
 801a61c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a620:	0711      	lsls	r1, r2, #28
 801a622:	bf44      	itt	mi
 801a624:	232b      	movmi	r3, #43	@ 0x2b
 801a626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a62a:	f89a 3000 	ldrb.w	r3, [sl]
 801a62e:	2b2a      	cmp	r3, #42	@ 0x2a
 801a630:	d015      	beq.n	801a65e <_svfiprintf_r+0xfa>
 801a632:	9a07      	ldr	r2, [sp, #28]
 801a634:	4654      	mov	r4, sl
 801a636:	2000      	movs	r0, #0
 801a638:	f04f 0c0a 	mov.w	ip, #10
 801a63c:	4621      	mov	r1, r4
 801a63e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a642:	3b30      	subs	r3, #48	@ 0x30
 801a644:	2b09      	cmp	r3, #9
 801a646:	d94b      	bls.n	801a6e0 <_svfiprintf_r+0x17c>
 801a648:	b1b0      	cbz	r0, 801a678 <_svfiprintf_r+0x114>
 801a64a:	9207      	str	r2, [sp, #28]
 801a64c:	e014      	b.n	801a678 <_svfiprintf_r+0x114>
 801a64e:	eba0 0308 	sub.w	r3, r0, r8
 801a652:	fa09 f303 	lsl.w	r3, r9, r3
 801a656:	4313      	orrs	r3, r2
 801a658:	9304      	str	r3, [sp, #16]
 801a65a:	46a2      	mov	sl, r4
 801a65c:	e7d2      	b.n	801a604 <_svfiprintf_r+0xa0>
 801a65e:	9b03      	ldr	r3, [sp, #12]
 801a660:	1d19      	adds	r1, r3, #4
 801a662:	681b      	ldr	r3, [r3, #0]
 801a664:	9103      	str	r1, [sp, #12]
 801a666:	2b00      	cmp	r3, #0
 801a668:	bfbb      	ittet	lt
 801a66a:	425b      	neglt	r3, r3
 801a66c:	f042 0202 	orrlt.w	r2, r2, #2
 801a670:	9307      	strge	r3, [sp, #28]
 801a672:	9307      	strlt	r3, [sp, #28]
 801a674:	bfb8      	it	lt
 801a676:	9204      	strlt	r2, [sp, #16]
 801a678:	7823      	ldrb	r3, [r4, #0]
 801a67a:	2b2e      	cmp	r3, #46	@ 0x2e
 801a67c:	d10a      	bne.n	801a694 <_svfiprintf_r+0x130>
 801a67e:	7863      	ldrb	r3, [r4, #1]
 801a680:	2b2a      	cmp	r3, #42	@ 0x2a
 801a682:	d132      	bne.n	801a6ea <_svfiprintf_r+0x186>
 801a684:	9b03      	ldr	r3, [sp, #12]
 801a686:	1d1a      	adds	r2, r3, #4
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	9203      	str	r2, [sp, #12]
 801a68c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a690:	3402      	adds	r4, #2
 801a692:	9305      	str	r3, [sp, #20]
 801a694:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a758 <_svfiprintf_r+0x1f4>
 801a698:	7821      	ldrb	r1, [r4, #0]
 801a69a:	2203      	movs	r2, #3
 801a69c:	4650      	mov	r0, sl
 801a69e:	f7e5 fdbf 	bl	8000220 <memchr>
 801a6a2:	b138      	cbz	r0, 801a6b4 <_svfiprintf_r+0x150>
 801a6a4:	9b04      	ldr	r3, [sp, #16]
 801a6a6:	eba0 000a 	sub.w	r0, r0, sl
 801a6aa:	2240      	movs	r2, #64	@ 0x40
 801a6ac:	4082      	lsls	r2, r0
 801a6ae:	4313      	orrs	r3, r2
 801a6b0:	3401      	adds	r4, #1
 801a6b2:	9304      	str	r3, [sp, #16]
 801a6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a6b8:	4824      	ldr	r0, [pc, #144]	@ (801a74c <_svfiprintf_r+0x1e8>)
 801a6ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a6be:	2206      	movs	r2, #6
 801a6c0:	f7e5 fdae 	bl	8000220 <memchr>
 801a6c4:	2800      	cmp	r0, #0
 801a6c6:	d036      	beq.n	801a736 <_svfiprintf_r+0x1d2>
 801a6c8:	4b21      	ldr	r3, [pc, #132]	@ (801a750 <_svfiprintf_r+0x1ec>)
 801a6ca:	bb1b      	cbnz	r3, 801a714 <_svfiprintf_r+0x1b0>
 801a6cc:	9b03      	ldr	r3, [sp, #12]
 801a6ce:	3307      	adds	r3, #7
 801a6d0:	f023 0307 	bic.w	r3, r3, #7
 801a6d4:	3308      	adds	r3, #8
 801a6d6:	9303      	str	r3, [sp, #12]
 801a6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a6da:	4433      	add	r3, r6
 801a6dc:	9309      	str	r3, [sp, #36]	@ 0x24
 801a6de:	e76a      	b.n	801a5b6 <_svfiprintf_r+0x52>
 801a6e0:	fb0c 3202 	mla	r2, ip, r2, r3
 801a6e4:	460c      	mov	r4, r1
 801a6e6:	2001      	movs	r0, #1
 801a6e8:	e7a8      	b.n	801a63c <_svfiprintf_r+0xd8>
 801a6ea:	2300      	movs	r3, #0
 801a6ec:	3401      	adds	r4, #1
 801a6ee:	9305      	str	r3, [sp, #20]
 801a6f0:	4619      	mov	r1, r3
 801a6f2:	f04f 0c0a 	mov.w	ip, #10
 801a6f6:	4620      	mov	r0, r4
 801a6f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a6fc:	3a30      	subs	r2, #48	@ 0x30
 801a6fe:	2a09      	cmp	r2, #9
 801a700:	d903      	bls.n	801a70a <_svfiprintf_r+0x1a6>
 801a702:	2b00      	cmp	r3, #0
 801a704:	d0c6      	beq.n	801a694 <_svfiprintf_r+0x130>
 801a706:	9105      	str	r1, [sp, #20]
 801a708:	e7c4      	b.n	801a694 <_svfiprintf_r+0x130>
 801a70a:	fb0c 2101 	mla	r1, ip, r1, r2
 801a70e:	4604      	mov	r4, r0
 801a710:	2301      	movs	r3, #1
 801a712:	e7f0      	b.n	801a6f6 <_svfiprintf_r+0x192>
 801a714:	ab03      	add	r3, sp, #12
 801a716:	9300      	str	r3, [sp, #0]
 801a718:	462a      	mov	r2, r5
 801a71a:	4b0e      	ldr	r3, [pc, #56]	@ (801a754 <_svfiprintf_r+0x1f0>)
 801a71c:	a904      	add	r1, sp, #16
 801a71e:	4638      	mov	r0, r7
 801a720:	f7fd fe34 	bl	801838c <_printf_float>
 801a724:	1c42      	adds	r2, r0, #1
 801a726:	4606      	mov	r6, r0
 801a728:	d1d6      	bne.n	801a6d8 <_svfiprintf_r+0x174>
 801a72a:	89ab      	ldrh	r3, [r5, #12]
 801a72c:	065b      	lsls	r3, r3, #25
 801a72e:	f53f af2d 	bmi.w	801a58c <_svfiprintf_r+0x28>
 801a732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a734:	e72c      	b.n	801a590 <_svfiprintf_r+0x2c>
 801a736:	ab03      	add	r3, sp, #12
 801a738:	9300      	str	r3, [sp, #0]
 801a73a:	462a      	mov	r2, r5
 801a73c:	4b05      	ldr	r3, [pc, #20]	@ (801a754 <_svfiprintf_r+0x1f0>)
 801a73e:	a904      	add	r1, sp, #16
 801a740:	4638      	mov	r0, r7
 801a742:	f7fe f8bb 	bl	80188bc <_printf_i>
 801a746:	e7ed      	b.n	801a724 <_svfiprintf_r+0x1c0>
 801a748:	0801d4a2 	.word	0x0801d4a2
 801a74c:	0801d4ac 	.word	0x0801d4ac
 801a750:	0801838d 	.word	0x0801838d
 801a754:	0801a4ad 	.word	0x0801a4ad
 801a758:	0801d4a8 	.word	0x0801d4a8

0801a75c <__sflush_r>:
 801a75c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a764:	0716      	lsls	r6, r2, #28
 801a766:	4605      	mov	r5, r0
 801a768:	460c      	mov	r4, r1
 801a76a:	d454      	bmi.n	801a816 <__sflush_r+0xba>
 801a76c:	684b      	ldr	r3, [r1, #4]
 801a76e:	2b00      	cmp	r3, #0
 801a770:	dc02      	bgt.n	801a778 <__sflush_r+0x1c>
 801a772:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a774:	2b00      	cmp	r3, #0
 801a776:	dd48      	ble.n	801a80a <__sflush_r+0xae>
 801a778:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a77a:	2e00      	cmp	r6, #0
 801a77c:	d045      	beq.n	801a80a <__sflush_r+0xae>
 801a77e:	2300      	movs	r3, #0
 801a780:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a784:	682f      	ldr	r7, [r5, #0]
 801a786:	6a21      	ldr	r1, [r4, #32]
 801a788:	602b      	str	r3, [r5, #0]
 801a78a:	d030      	beq.n	801a7ee <__sflush_r+0x92>
 801a78c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a78e:	89a3      	ldrh	r3, [r4, #12]
 801a790:	0759      	lsls	r1, r3, #29
 801a792:	d505      	bpl.n	801a7a0 <__sflush_r+0x44>
 801a794:	6863      	ldr	r3, [r4, #4]
 801a796:	1ad2      	subs	r2, r2, r3
 801a798:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a79a:	b10b      	cbz	r3, 801a7a0 <__sflush_r+0x44>
 801a79c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a79e:	1ad2      	subs	r2, r2, r3
 801a7a0:	2300      	movs	r3, #0
 801a7a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a7a4:	6a21      	ldr	r1, [r4, #32]
 801a7a6:	4628      	mov	r0, r5
 801a7a8:	47b0      	blx	r6
 801a7aa:	1c43      	adds	r3, r0, #1
 801a7ac:	89a3      	ldrh	r3, [r4, #12]
 801a7ae:	d106      	bne.n	801a7be <__sflush_r+0x62>
 801a7b0:	6829      	ldr	r1, [r5, #0]
 801a7b2:	291d      	cmp	r1, #29
 801a7b4:	d82b      	bhi.n	801a80e <__sflush_r+0xb2>
 801a7b6:	4a2a      	ldr	r2, [pc, #168]	@ (801a860 <__sflush_r+0x104>)
 801a7b8:	40ca      	lsrs	r2, r1
 801a7ba:	07d6      	lsls	r6, r2, #31
 801a7bc:	d527      	bpl.n	801a80e <__sflush_r+0xb2>
 801a7be:	2200      	movs	r2, #0
 801a7c0:	6062      	str	r2, [r4, #4]
 801a7c2:	04d9      	lsls	r1, r3, #19
 801a7c4:	6922      	ldr	r2, [r4, #16]
 801a7c6:	6022      	str	r2, [r4, #0]
 801a7c8:	d504      	bpl.n	801a7d4 <__sflush_r+0x78>
 801a7ca:	1c42      	adds	r2, r0, #1
 801a7cc:	d101      	bne.n	801a7d2 <__sflush_r+0x76>
 801a7ce:	682b      	ldr	r3, [r5, #0]
 801a7d0:	b903      	cbnz	r3, 801a7d4 <__sflush_r+0x78>
 801a7d2:	6560      	str	r0, [r4, #84]	@ 0x54
 801a7d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a7d6:	602f      	str	r7, [r5, #0]
 801a7d8:	b1b9      	cbz	r1, 801a80a <__sflush_r+0xae>
 801a7da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a7de:	4299      	cmp	r1, r3
 801a7e0:	d002      	beq.n	801a7e8 <__sflush_r+0x8c>
 801a7e2:	4628      	mov	r0, r5
 801a7e4:	f7ff f9e8 	bl	8019bb8 <_free_r>
 801a7e8:	2300      	movs	r3, #0
 801a7ea:	6363      	str	r3, [r4, #52]	@ 0x34
 801a7ec:	e00d      	b.n	801a80a <__sflush_r+0xae>
 801a7ee:	2301      	movs	r3, #1
 801a7f0:	4628      	mov	r0, r5
 801a7f2:	47b0      	blx	r6
 801a7f4:	4602      	mov	r2, r0
 801a7f6:	1c50      	adds	r0, r2, #1
 801a7f8:	d1c9      	bne.n	801a78e <__sflush_r+0x32>
 801a7fa:	682b      	ldr	r3, [r5, #0]
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d0c6      	beq.n	801a78e <__sflush_r+0x32>
 801a800:	2b1d      	cmp	r3, #29
 801a802:	d001      	beq.n	801a808 <__sflush_r+0xac>
 801a804:	2b16      	cmp	r3, #22
 801a806:	d11e      	bne.n	801a846 <__sflush_r+0xea>
 801a808:	602f      	str	r7, [r5, #0]
 801a80a:	2000      	movs	r0, #0
 801a80c:	e022      	b.n	801a854 <__sflush_r+0xf8>
 801a80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a812:	b21b      	sxth	r3, r3
 801a814:	e01b      	b.n	801a84e <__sflush_r+0xf2>
 801a816:	690f      	ldr	r7, [r1, #16]
 801a818:	2f00      	cmp	r7, #0
 801a81a:	d0f6      	beq.n	801a80a <__sflush_r+0xae>
 801a81c:	0793      	lsls	r3, r2, #30
 801a81e:	680e      	ldr	r6, [r1, #0]
 801a820:	bf08      	it	eq
 801a822:	694b      	ldreq	r3, [r1, #20]
 801a824:	600f      	str	r7, [r1, #0]
 801a826:	bf18      	it	ne
 801a828:	2300      	movne	r3, #0
 801a82a:	eba6 0807 	sub.w	r8, r6, r7
 801a82e:	608b      	str	r3, [r1, #8]
 801a830:	f1b8 0f00 	cmp.w	r8, #0
 801a834:	dde9      	ble.n	801a80a <__sflush_r+0xae>
 801a836:	6a21      	ldr	r1, [r4, #32]
 801a838:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a83a:	4643      	mov	r3, r8
 801a83c:	463a      	mov	r2, r7
 801a83e:	4628      	mov	r0, r5
 801a840:	47b0      	blx	r6
 801a842:	2800      	cmp	r0, #0
 801a844:	dc08      	bgt.n	801a858 <__sflush_r+0xfc>
 801a846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a84a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a84e:	81a3      	strh	r3, [r4, #12]
 801a850:	f04f 30ff 	mov.w	r0, #4294967295
 801a854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a858:	4407      	add	r7, r0
 801a85a:	eba8 0800 	sub.w	r8, r8, r0
 801a85e:	e7e7      	b.n	801a830 <__sflush_r+0xd4>
 801a860:	20400001 	.word	0x20400001

0801a864 <_fflush_r>:
 801a864:	b538      	push	{r3, r4, r5, lr}
 801a866:	690b      	ldr	r3, [r1, #16]
 801a868:	4605      	mov	r5, r0
 801a86a:	460c      	mov	r4, r1
 801a86c:	b913      	cbnz	r3, 801a874 <_fflush_r+0x10>
 801a86e:	2500      	movs	r5, #0
 801a870:	4628      	mov	r0, r5
 801a872:	bd38      	pop	{r3, r4, r5, pc}
 801a874:	b118      	cbz	r0, 801a87e <_fflush_r+0x1a>
 801a876:	6a03      	ldr	r3, [r0, #32]
 801a878:	b90b      	cbnz	r3, 801a87e <_fflush_r+0x1a>
 801a87a:	f7fe f9c9 	bl	8018c10 <__sinit>
 801a87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a882:	2b00      	cmp	r3, #0
 801a884:	d0f3      	beq.n	801a86e <_fflush_r+0xa>
 801a886:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a888:	07d0      	lsls	r0, r2, #31
 801a88a:	d404      	bmi.n	801a896 <_fflush_r+0x32>
 801a88c:	0599      	lsls	r1, r3, #22
 801a88e:	d402      	bmi.n	801a896 <_fflush_r+0x32>
 801a890:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a892:	f7fe fb26 	bl	8018ee2 <__retarget_lock_acquire_recursive>
 801a896:	4628      	mov	r0, r5
 801a898:	4621      	mov	r1, r4
 801a89a:	f7ff ff5f 	bl	801a75c <__sflush_r>
 801a89e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a8a0:	07da      	lsls	r2, r3, #31
 801a8a2:	4605      	mov	r5, r0
 801a8a4:	d4e4      	bmi.n	801a870 <_fflush_r+0xc>
 801a8a6:	89a3      	ldrh	r3, [r4, #12]
 801a8a8:	059b      	lsls	r3, r3, #22
 801a8aa:	d4e1      	bmi.n	801a870 <_fflush_r+0xc>
 801a8ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a8ae:	f7fe fb19 	bl	8018ee4 <__retarget_lock_release_recursive>
 801a8b2:	e7dd      	b.n	801a870 <_fflush_r+0xc>

0801a8b4 <_sbrk_r>:
 801a8b4:	b538      	push	{r3, r4, r5, lr}
 801a8b6:	4d06      	ldr	r5, [pc, #24]	@ (801a8d0 <_sbrk_r+0x1c>)
 801a8b8:	2300      	movs	r3, #0
 801a8ba:	4604      	mov	r4, r0
 801a8bc:	4608      	mov	r0, r1
 801a8be:	602b      	str	r3, [r5, #0]
 801a8c0:	f7ea fd9c 	bl	80053fc <_sbrk>
 801a8c4:	1c43      	adds	r3, r0, #1
 801a8c6:	d102      	bne.n	801a8ce <_sbrk_r+0x1a>
 801a8c8:	682b      	ldr	r3, [r5, #0]
 801a8ca:	b103      	cbz	r3, 801a8ce <_sbrk_r+0x1a>
 801a8cc:	6023      	str	r3, [r4, #0]
 801a8ce:	bd38      	pop	{r3, r4, r5, pc}
 801a8d0:	20003ed0 	.word	0x20003ed0

0801a8d4 <__assert_func>:
 801a8d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a8d6:	4614      	mov	r4, r2
 801a8d8:	461a      	mov	r2, r3
 801a8da:	4b09      	ldr	r3, [pc, #36]	@ (801a900 <__assert_func+0x2c>)
 801a8dc:	681b      	ldr	r3, [r3, #0]
 801a8de:	4605      	mov	r5, r0
 801a8e0:	68d8      	ldr	r0, [r3, #12]
 801a8e2:	b14c      	cbz	r4, 801a8f8 <__assert_func+0x24>
 801a8e4:	4b07      	ldr	r3, [pc, #28]	@ (801a904 <__assert_func+0x30>)
 801a8e6:	9100      	str	r1, [sp, #0]
 801a8e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a8ec:	4906      	ldr	r1, [pc, #24]	@ (801a908 <__assert_func+0x34>)
 801a8ee:	462b      	mov	r3, r5
 801a8f0:	f000 f870 	bl	801a9d4 <fiprintf>
 801a8f4:	f000 f880 	bl	801a9f8 <abort>
 801a8f8:	4b04      	ldr	r3, [pc, #16]	@ (801a90c <__assert_func+0x38>)
 801a8fa:	461c      	mov	r4, r3
 801a8fc:	e7f3      	b.n	801a8e6 <__assert_func+0x12>
 801a8fe:	bf00      	nop
 801a900:	200001ac 	.word	0x200001ac
 801a904:	0801d4bd 	.word	0x0801d4bd
 801a908:	0801d4ca 	.word	0x0801d4ca
 801a90c:	0801d4f8 	.word	0x0801d4f8

0801a910 <_calloc_r>:
 801a910:	b570      	push	{r4, r5, r6, lr}
 801a912:	fba1 5402 	umull	r5, r4, r1, r2
 801a916:	b934      	cbnz	r4, 801a926 <_calloc_r+0x16>
 801a918:	4629      	mov	r1, r5
 801a91a:	f7ff f9c1 	bl	8019ca0 <_malloc_r>
 801a91e:	4606      	mov	r6, r0
 801a920:	b928      	cbnz	r0, 801a92e <_calloc_r+0x1e>
 801a922:	4630      	mov	r0, r6
 801a924:	bd70      	pop	{r4, r5, r6, pc}
 801a926:	220c      	movs	r2, #12
 801a928:	6002      	str	r2, [r0, #0]
 801a92a:	2600      	movs	r6, #0
 801a92c:	e7f9      	b.n	801a922 <_calloc_r+0x12>
 801a92e:	462a      	mov	r2, r5
 801a930:	4621      	mov	r1, r4
 801a932:	f7fe fa58 	bl	8018de6 <memset>
 801a936:	e7f4      	b.n	801a922 <_calloc_r+0x12>

0801a938 <__ascii_mbtowc>:
 801a938:	b082      	sub	sp, #8
 801a93a:	b901      	cbnz	r1, 801a93e <__ascii_mbtowc+0x6>
 801a93c:	a901      	add	r1, sp, #4
 801a93e:	b142      	cbz	r2, 801a952 <__ascii_mbtowc+0x1a>
 801a940:	b14b      	cbz	r3, 801a956 <__ascii_mbtowc+0x1e>
 801a942:	7813      	ldrb	r3, [r2, #0]
 801a944:	600b      	str	r3, [r1, #0]
 801a946:	7812      	ldrb	r2, [r2, #0]
 801a948:	1e10      	subs	r0, r2, #0
 801a94a:	bf18      	it	ne
 801a94c:	2001      	movne	r0, #1
 801a94e:	b002      	add	sp, #8
 801a950:	4770      	bx	lr
 801a952:	4610      	mov	r0, r2
 801a954:	e7fb      	b.n	801a94e <__ascii_mbtowc+0x16>
 801a956:	f06f 0001 	mvn.w	r0, #1
 801a95a:	e7f8      	b.n	801a94e <__ascii_mbtowc+0x16>

0801a95c <_realloc_r>:
 801a95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a960:	4607      	mov	r7, r0
 801a962:	4614      	mov	r4, r2
 801a964:	460d      	mov	r5, r1
 801a966:	b921      	cbnz	r1, 801a972 <_realloc_r+0x16>
 801a968:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a96c:	4611      	mov	r1, r2
 801a96e:	f7ff b997 	b.w	8019ca0 <_malloc_r>
 801a972:	b92a      	cbnz	r2, 801a980 <_realloc_r+0x24>
 801a974:	f7ff f920 	bl	8019bb8 <_free_r>
 801a978:	4625      	mov	r5, r4
 801a97a:	4628      	mov	r0, r5
 801a97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a980:	f000 f841 	bl	801aa06 <_malloc_usable_size_r>
 801a984:	4284      	cmp	r4, r0
 801a986:	4606      	mov	r6, r0
 801a988:	d802      	bhi.n	801a990 <_realloc_r+0x34>
 801a98a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a98e:	d8f4      	bhi.n	801a97a <_realloc_r+0x1e>
 801a990:	4621      	mov	r1, r4
 801a992:	4638      	mov	r0, r7
 801a994:	f7ff f984 	bl	8019ca0 <_malloc_r>
 801a998:	4680      	mov	r8, r0
 801a99a:	b908      	cbnz	r0, 801a9a0 <_realloc_r+0x44>
 801a99c:	4645      	mov	r5, r8
 801a99e:	e7ec      	b.n	801a97a <_realloc_r+0x1e>
 801a9a0:	42b4      	cmp	r4, r6
 801a9a2:	4622      	mov	r2, r4
 801a9a4:	4629      	mov	r1, r5
 801a9a6:	bf28      	it	cs
 801a9a8:	4632      	movcs	r2, r6
 801a9aa:	f7fe fa9c 	bl	8018ee6 <memcpy>
 801a9ae:	4629      	mov	r1, r5
 801a9b0:	4638      	mov	r0, r7
 801a9b2:	f7ff f901 	bl	8019bb8 <_free_r>
 801a9b6:	e7f1      	b.n	801a99c <_realloc_r+0x40>

0801a9b8 <__ascii_wctomb>:
 801a9b8:	4603      	mov	r3, r0
 801a9ba:	4608      	mov	r0, r1
 801a9bc:	b141      	cbz	r1, 801a9d0 <__ascii_wctomb+0x18>
 801a9be:	2aff      	cmp	r2, #255	@ 0xff
 801a9c0:	d904      	bls.n	801a9cc <__ascii_wctomb+0x14>
 801a9c2:	228a      	movs	r2, #138	@ 0x8a
 801a9c4:	601a      	str	r2, [r3, #0]
 801a9c6:	f04f 30ff 	mov.w	r0, #4294967295
 801a9ca:	4770      	bx	lr
 801a9cc:	700a      	strb	r2, [r1, #0]
 801a9ce:	2001      	movs	r0, #1
 801a9d0:	4770      	bx	lr
	...

0801a9d4 <fiprintf>:
 801a9d4:	b40e      	push	{r1, r2, r3}
 801a9d6:	b503      	push	{r0, r1, lr}
 801a9d8:	4601      	mov	r1, r0
 801a9da:	ab03      	add	r3, sp, #12
 801a9dc:	4805      	ldr	r0, [pc, #20]	@ (801a9f4 <fiprintf+0x20>)
 801a9de:	f853 2b04 	ldr.w	r2, [r3], #4
 801a9e2:	6800      	ldr	r0, [r0, #0]
 801a9e4:	9301      	str	r3, [sp, #4]
 801a9e6:	f000 f83f 	bl	801aa68 <_vfiprintf_r>
 801a9ea:	b002      	add	sp, #8
 801a9ec:	f85d eb04 	ldr.w	lr, [sp], #4
 801a9f0:	b003      	add	sp, #12
 801a9f2:	4770      	bx	lr
 801a9f4:	200001ac 	.word	0x200001ac

0801a9f8 <abort>:
 801a9f8:	b508      	push	{r3, lr}
 801a9fa:	2006      	movs	r0, #6
 801a9fc:	f000 fa08 	bl	801ae10 <raise>
 801aa00:	2001      	movs	r0, #1
 801aa02:	f7ea fc83 	bl	800530c <_exit>

0801aa06 <_malloc_usable_size_r>:
 801aa06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801aa0a:	1f18      	subs	r0, r3, #4
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	bfbc      	itt	lt
 801aa10:	580b      	ldrlt	r3, [r1, r0]
 801aa12:	18c0      	addlt	r0, r0, r3
 801aa14:	4770      	bx	lr

0801aa16 <__sfputc_r>:
 801aa16:	6893      	ldr	r3, [r2, #8]
 801aa18:	3b01      	subs	r3, #1
 801aa1a:	2b00      	cmp	r3, #0
 801aa1c:	b410      	push	{r4}
 801aa1e:	6093      	str	r3, [r2, #8]
 801aa20:	da08      	bge.n	801aa34 <__sfputc_r+0x1e>
 801aa22:	6994      	ldr	r4, [r2, #24]
 801aa24:	42a3      	cmp	r3, r4
 801aa26:	db01      	blt.n	801aa2c <__sfputc_r+0x16>
 801aa28:	290a      	cmp	r1, #10
 801aa2a:	d103      	bne.n	801aa34 <__sfputc_r+0x1e>
 801aa2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aa30:	f000 b932 	b.w	801ac98 <__swbuf_r>
 801aa34:	6813      	ldr	r3, [r2, #0]
 801aa36:	1c58      	adds	r0, r3, #1
 801aa38:	6010      	str	r0, [r2, #0]
 801aa3a:	7019      	strb	r1, [r3, #0]
 801aa3c:	4608      	mov	r0, r1
 801aa3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801aa42:	4770      	bx	lr

0801aa44 <__sfputs_r>:
 801aa44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa46:	4606      	mov	r6, r0
 801aa48:	460f      	mov	r7, r1
 801aa4a:	4614      	mov	r4, r2
 801aa4c:	18d5      	adds	r5, r2, r3
 801aa4e:	42ac      	cmp	r4, r5
 801aa50:	d101      	bne.n	801aa56 <__sfputs_r+0x12>
 801aa52:	2000      	movs	r0, #0
 801aa54:	e007      	b.n	801aa66 <__sfputs_r+0x22>
 801aa56:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa5a:	463a      	mov	r2, r7
 801aa5c:	4630      	mov	r0, r6
 801aa5e:	f7ff ffda 	bl	801aa16 <__sfputc_r>
 801aa62:	1c43      	adds	r3, r0, #1
 801aa64:	d1f3      	bne.n	801aa4e <__sfputs_r+0xa>
 801aa66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801aa68 <_vfiprintf_r>:
 801aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa6c:	460d      	mov	r5, r1
 801aa6e:	b09d      	sub	sp, #116	@ 0x74
 801aa70:	4614      	mov	r4, r2
 801aa72:	4698      	mov	r8, r3
 801aa74:	4606      	mov	r6, r0
 801aa76:	b118      	cbz	r0, 801aa80 <_vfiprintf_r+0x18>
 801aa78:	6a03      	ldr	r3, [r0, #32]
 801aa7a:	b90b      	cbnz	r3, 801aa80 <_vfiprintf_r+0x18>
 801aa7c:	f7fe f8c8 	bl	8018c10 <__sinit>
 801aa80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aa82:	07d9      	lsls	r1, r3, #31
 801aa84:	d405      	bmi.n	801aa92 <_vfiprintf_r+0x2a>
 801aa86:	89ab      	ldrh	r3, [r5, #12]
 801aa88:	059a      	lsls	r2, r3, #22
 801aa8a:	d402      	bmi.n	801aa92 <_vfiprintf_r+0x2a>
 801aa8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aa8e:	f7fe fa28 	bl	8018ee2 <__retarget_lock_acquire_recursive>
 801aa92:	89ab      	ldrh	r3, [r5, #12]
 801aa94:	071b      	lsls	r3, r3, #28
 801aa96:	d501      	bpl.n	801aa9c <_vfiprintf_r+0x34>
 801aa98:	692b      	ldr	r3, [r5, #16]
 801aa9a:	b99b      	cbnz	r3, 801aac4 <_vfiprintf_r+0x5c>
 801aa9c:	4629      	mov	r1, r5
 801aa9e:	4630      	mov	r0, r6
 801aaa0:	f000 f938 	bl	801ad14 <__swsetup_r>
 801aaa4:	b170      	cbz	r0, 801aac4 <_vfiprintf_r+0x5c>
 801aaa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aaa8:	07dc      	lsls	r4, r3, #31
 801aaaa:	d504      	bpl.n	801aab6 <_vfiprintf_r+0x4e>
 801aaac:	f04f 30ff 	mov.w	r0, #4294967295
 801aab0:	b01d      	add	sp, #116	@ 0x74
 801aab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aab6:	89ab      	ldrh	r3, [r5, #12]
 801aab8:	0598      	lsls	r0, r3, #22
 801aaba:	d4f7      	bmi.n	801aaac <_vfiprintf_r+0x44>
 801aabc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aabe:	f7fe fa11 	bl	8018ee4 <__retarget_lock_release_recursive>
 801aac2:	e7f3      	b.n	801aaac <_vfiprintf_r+0x44>
 801aac4:	2300      	movs	r3, #0
 801aac6:	9309      	str	r3, [sp, #36]	@ 0x24
 801aac8:	2320      	movs	r3, #32
 801aaca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801aace:	f8cd 800c 	str.w	r8, [sp, #12]
 801aad2:	2330      	movs	r3, #48	@ 0x30
 801aad4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ac84 <_vfiprintf_r+0x21c>
 801aad8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801aadc:	f04f 0901 	mov.w	r9, #1
 801aae0:	4623      	mov	r3, r4
 801aae2:	469a      	mov	sl, r3
 801aae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801aae8:	b10a      	cbz	r2, 801aaee <_vfiprintf_r+0x86>
 801aaea:	2a25      	cmp	r2, #37	@ 0x25
 801aaec:	d1f9      	bne.n	801aae2 <_vfiprintf_r+0x7a>
 801aaee:	ebba 0b04 	subs.w	fp, sl, r4
 801aaf2:	d00b      	beq.n	801ab0c <_vfiprintf_r+0xa4>
 801aaf4:	465b      	mov	r3, fp
 801aaf6:	4622      	mov	r2, r4
 801aaf8:	4629      	mov	r1, r5
 801aafa:	4630      	mov	r0, r6
 801aafc:	f7ff ffa2 	bl	801aa44 <__sfputs_r>
 801ab00:	3001      	adds	r0, #1
 801ab02:	f000 80a7 	beq.w	801ac54 <_vfiprintf_r+0x1ec>
 801ab06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ab08:	445a      	add	r2, fp
 801ab0a:	9209      	str	r2, [sp, #36]	@ 0x24
 801ab0c:	f89a 3000 	ldrb.w	r3, [sl]
 801ab10:	2b00      	cmp	r3, #0
 801ab12:	f000 809f 	beq.w	801ac54 <_vfiprintf_r+0x1ec>
 801ab16:	2300      	movs	r3, #0
 801ab18:	f04f 32ff 	mov.w	r2, #4294967295
 801ab1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ab20:	f10a 0a01 	add.w	sl, sl, #1
 801ab24:	9304      	str	r3, [sp, #16]
 801ab26:	9307      	str	r3, [sp, #28]
 801ab28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ab2c:	931a      	str	r3, [sp, #104]	@ 0x68
 801ab2e:	4654      	mov	r4, sl
 801ab30:	2205      	movs	r2, #5
 801ab32:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ab36:	4853      	ldr	r0, [pc, #332]	@ (801ac84 <_vfiprintf_r+0x21c>)
 801ab38:	f7e5 fb72 	bl	8000220 <memchr>
 801ab3c:	9a04      	ldr	r2, [sp, #16]
 801ab3e:	b9d8      	cbnz	r0, 801ab78 <_vfiprintf_r+0x110>
 801ab40:	06d1      	lsls	r1, r2, #27
 801ab42:	bf44      	itt	mi
 801ab44:	2320      	movmi	r3, #32
 801ab46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ab4a:	0713      	lsls	r3, r2, #28
 801ab4c:	bf44      	itt	mi
 801ab4e:	232b      	movmi	r3, #43	@ 0x2b
 801ab50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ab54:	f89a 3000 	ldrb.w	r3, [sl]
 801ab58:	2b2a      	cmp	r3, #42	@ 0x2a
 801ab5a:	d015      	beq.n	801ab88 <_vfiprintf_r+0x120>
 801ab5c:	9a07      	ldr	r2, [sp, #28]
 801ab5e:	4654      	mov	r4, sl
 801ab60:	2000      	movs	r0, #0
 801ab62:	f04f 0c0a 	mov.w	ip, #10
 801ab66:	4621      	mov	r1, r4
 801ab68:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ab6c:	3b30      	subs	r3, #48	@ 0x30
 801ab6e:	2b09      	cmp	r3, #9
 801ab70:	d94b      	bls.n	801ac0a <_vfiprintf_r+0x1a2>
 801ab72:	b1b0      	cbz	r0, 801aba2 <_vfiprintf_r+0x13a>
 801ab74:	9207      	str	r2, [sp, #28]
 801ab76:	e014      	b.n	801aba2 <_vfiprintf_r+0x13a>
 801ab78:	eba0 0308 	sub.w	r3, r0, r8
 801ab7c:	fa09 f303 	lsl.w	r3, r9, r3
 801ab80:	4313      	orrs	r3, r2
 801ab82:	9304      	str	r3, [sp, #16]
 801ab84:	46a2      	mov	sl, r4
 801ab86:	e7d2      	b.n	801ab2e <_vfiprintf_r+0xc6>
 801ab88:	9b03      	ldr	r3, [sp, #12]
 801ab8a:	1d19      	adds	r1, r3, #4
 801ab8c:	681b      	ldr	r3, [r3, #0]
 801ab8e:	9103      	str	r1, [sp, #12]
 801ab90:	2b00      	cmp	r3, #0
 801ab92:	bfbb      	ittet	lt
 801ab94:	425b      	neglt	r3, r3
 801ab96:	f042 0202 	orrlt.w	r2, r2, #2
 801ab9a:	9307      	strge	r3, [sp, #28]
 801ab9c:	9307      	strlt	r3, [sp, #28]
 801ab9e:	bfb8      	it	lt
 801aba0:	9204      	strlt	r2, [sp, #16]
 801aba2:	7823      	ldrb	r3, [r4, #0]
 801aba4:	2b2e      	cmp	r3, #46	@ 0x2e
 801aba6:	d10a      	bne.n	801abbe <_vfiprintf_r+0x156>
 801aba8:	7863      	ldrb	r3, [r4, #1]
 801abaa:	2b2a      	cmp	r3, #42	@ 0x2a
 801abac:	d132      	bne.n	801ac14 <_vfiprintf_r+0x1ac>
 801abae:	9b03      	ldr	r3, [sp, #12]
 801abb0:	1d1a      	adds	r2, r3, #4
 801abb2:	681b      	ldr	r3, [r3, #0]
 801abb4:	9203      	str	r2, [sp, #12]
 801abb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801abba:	3402      	adds	r4, #2
 801abbc:	9305      	str	r3, [sp, #20]
 801abbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ac94 <_vfiprintf_r+0x22c>
 801abc2:	7821      	ldrb	r1, [r4, #0]
 801abc4:	2203      	movs	r2, #3
 801abc6:	4650      	mov	r0, sl
 801abc8:	f7e5 fb2a 	bl	8000220 <memchr>
 801abcc:	b138      	cbz	r0, 801abde <_vfiprintf_r+0x176>
 801abce:	9b04      	ldr	r3, [sp, #16]
 801abd0:	eba0 000a 	sub.w	r0, r0, sl
 801abd4:	2240      	movs	r2, #64	@ 0x40
 801abd6:	4082      	lsls	r2, r0
 801abd8:	4313      	orrs	r3, r2
 801abda:	3401      	adds	r4, #1
 801abdc:	9304      	str	r3, [sp, #16]
 801abde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801abe2:	4829      	ldr	r0, [pc, #164]	@ (801ac88 <_vfiprintf_r+0x220>)
 801abe4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801abe8:	2206      	movs	r2, #6
 801abea:	f7e5 fb19 	bl	8000220 <memchr>
 801abee:	2800      	cmp	r0, #0
 801abf0:	d03f      	beq.n	801ac72 <_vfiprintf_r+0x20a>
 801abf2:	4b26      	ldr	r3, [pc, #152]	@ (801ac8c <_vfiprintf_r+0x224>)
 801abf4:	bb1b      	cbnz	r3, 801ac3e <_vfiprintf_r+0x1d6>
 801abf6:	9b03      	ldr	r3, [sp, #12]
 801abf8:	3307      	adds	r3, #7
 801abfa:	f023 0307 	bic.w	r3, r3, #7
 801abfe:	3308      	adds	r3, #8
 801ac00:	9303      	str	r3, [sp, #12]
 801ac02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac04:	443b      	add	r3, r7
 801ac06:	9309      	str	r3, [sp, #36]	@ 0x24
 801ac08:	e76a      	b.n	801aae0 <_vfiprintf_r+0x78>
 801ac0a:	fb0c 3202 	mla	r2, ip, r2, r3
 801ac0e:	460c      	mov	r4, r1
 801ac10:	2001      	movs	r0, #1
 801ac12:	e7a8      	b.n	801ab66 <_vfiprintf_r+0xfe>
 801ac14:	2300      	movs	r3, #0
 801ac16:	3401      	adds	r4, #1
 801ac18:	9305      	str	r3, [sp, #20]
 801ac1a:	4619      	mov	r1, r3
 801ac1c:	f04f 0c0a 	mov.w	ip, #10
 801ac20:	4620      	mov	r0, r4
 801ac22:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ac26:	3a30      	subs	r2, #48	@ 0x30
 801ac28:	2a09      	cmp	r2, #9
 801ac2a:	d903      	bls.n	801ac34 <_vfiprintf_r+0x1cc>
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	d0c6      	beq.n	801abbe <_vfiprintf_r+0x156>
 801ac30:	9105      	str	r1, [sp, #20]
 801ac32:	e7c4      	b.n	801abbe <_vfiprintf_r+0x156>
 801ac34:	fb0c 2101 	mla	r1, ip, r1, r2
 801ac38:	4604      	mov	r4, r0
 801ac3a:	2301      	movs	r3, #1
 801ac3c:	e7f0      	b.n	801ac20 <_vfiprintf_r+0x1b8>
 801ac3e:	ab03      	add	r3, sp, #12
 801ac40:	9300      	str	r3, [sp, #0]
 801ac42:	462a      	mov	r2, r5
 801ac44:	4b12      	ldr	r3, [pc, #72]	@ (801ac90 <_vfiprintf_r+0x228>)
 801ac46:	a904      	add	r1, sp, #16
 801ac48:	4630      	mov	r0, r6
 801ac4a:	f7fd fb9f 	bl	801838c <_printf_float>
 801ac4e:	4607      	mov	r7, r0
 801ac50:	1c78      	adds	r0, r7, #1
 801ac52:	d1d6      	bne.n	801ac02 <_vfiprintf_r+0x19a>
 801ac54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ac56:	07d9      	lsls	r1, r3, #31
 801ac58:	d405      	bmi.n	801ac66 <_vfiprintf_r+0x1fe>
 801ac5a:	89ab      	ldrh	r3, [r5, #12]
 801ac5c:	059a      	lsls	r2, r3, #22
 801ac5e:	d402      	bmi.n	801ac66 <_vfiprintf_r+0x1fe>
 801ac60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ac62:	f7fe f93f 	bl	8018ee4 <__retarget_lock_release_recursive>
 801ac66:	89ab      	ldrh	r3, [r5, #12]
 801ac68:	065b      	lsls	r3, r3, #25
 801ac6a:	f53f af1f 	bmi.w	801aaac <_vfiprintf_r+0x44>
 801ac6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ac70:	e71e      	b.n	801aab0 <_vfiprintf_r+0x48>
 801ac72:	ab03      	add	r3, sp, #12
 801ac74:	9300      	str	r3, [sp, #0]
 801ac76:	462a      	mov	r2, r5
 801ac78:	4b05      	ldr	r3, [pc, #20]	@ (801ac90 <_vfiprintf_r+0x228>)
 801ac7a:	a904      	add	r1, sp, #16
 801ac7c:	4630      	mov	r0, r6
 801ac7e:	f7fd fe1d 	bl	80188bc <_printf_i>
 801ac82:	e7e4      	b.n	801ac4e <_vfiprintf_r+0x1e6>
 801ac84:	0801d4a2 	.word	0x0801d4a2
 801ac88:	0801d4ac 	.word	0x0801d4ac
 801ac8c:	0801838d 	.word	0x0801838d
 801ac90:	0801aa45 	.word	0x0801aa45
 801ac94:	0801d4a8 	.word	0x0801d4a8

0801ac98 <__swbuf_r>:
 801ac98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac9a:	460e      	mov	r6, r1
 801ac9c:	4614      	mov	r4, r2
 801ac9e:	4605      	mov	r5, r0
 801aca0:	b118      	cbz	r0, 801acaa <__swbuf_r+0x12>
 801aca2:	6a03      	ldr	r3, [r0, #32]
 801aca4:	b90b      	cbnz	r3, 801acaa <__swbuf_r+0x12>
 801aca6:	f7fd ffb3 	bl	8018c10 <__sinit>
 801acaa:	69a3      	ldr	r3, [r4, #24]
 801acac:	60a3      	str	r3, [r4, #8]
 801acae:	89a3      	ldrh	r3, [r4, #12]
 801acb0:	071a      	lsls	r2, r3, #28
 801acb2:	d501      	bpl.n	801acb8 <__swbuf_r+0x20>
 801acb4:	6923      	ldr	r3, [r4, #16]
 801acb6:	b943      	cbnz	r3, 801acca <__swbuf_r+0x32>
 801acb8:	4621      	mov	r1, r4
 801acba:	4628      	mov	r0, r5
 801acbc:	f000 f82a 	bl	801ad14 <__swsetup_r>
 801acc0:	b118      	cbz	r0, 801acca <__swbuf_r+0x32>
 801acc2:	f04f 37ff 	mov.w	r7, #4294967295
 801acc6:	4638      	mov	r0, r7
 801acc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801acca:	6823      	ldr	r3, [r4, #0]
 801accc:	6922      	ldr	r2, [r4, #16]
 801acce:	1a98      	subs	r0, r3, r2
 801acd0:	6963      	ldr	r3, [r4, #20]
 801acd2:	b2f6      	uxtb	r6, r6
 801acd4:	4283      	cmp	r3, r0
 801acd6:	4637      	mov	r7, r6
 801acd8:	dc05      	bgt.n	801ace6 <__swbuf_r+0x4e>
 801acda:	4621      	mov	r1, r4
 801acdc:	4628      	mov	r0, r5
 801acde:	f7ff fdc1 	bl	801a864 <_fflush_r>
 801ace2:	2800      	cmp	r0, #0
 801ace4:	d1ed      	bne.n	801acc2 <__swbuf_r+0x2a>
 801ace6:	68a3      	ldr	r3, [r4, #8]
 801ace8:	3b01      	subs	r3, #1
 801acea:	60a3      	str	r3, [r4, #8]
 801acec:	6823      	ldr	r3, [r4, #0]
 801acee:	1c5a      	adds	r2, r3, #1
 801acf0:	6022      	str	r2, [r4, #0]
 801acf2:	701e      	strb	r6, [r3, #0]
 801acf4:	6962      	ldr	r2, [r4, #20]
 801acf6:	1c43      	adds	r3, r0, #1
 801acf8:	429a      	cmp	r2, r3
 801acfa:	d004      	beq.n	801ad06 <__swbuf_r+0x6e>
 801acfc:	89a3      	ldrh	r3, [r4, #12]
 801acfe:	07db      	lsls	r3, r3, #31
 801ad00:	d5e1      	bpl.n	801acc6 <__swbuf_r+0x2e>
 801ad02:	2e0a      	cmp	r6, #10
 801ad04:	d1df      	bne.n	801acc6 <__swbuf_r+0x2e>
 801ad06:	4621      	mov	r1, r4
 801ad08:	4628      	mov	r0, r5
 801ad0a:	f7ff fdab 	bl	801a864 <_fflush_r>
 801ad0e:	2800      	cmp	r0, #0
 801ad10:	d0d9      	beq.n	801acc6 <__swbuf_r+0x2e>
 801ad12:	e7d6      	b.n	801acc2 <__swbuf_r+0x2a>

0801ad14 <__swsetup_r>:
 801ad14:	b538      	push	{r3, r4, r5, lr}
 801ad16:	4b29      	ldr	r3, [pc, #164]	@ (801adbc <__swsetup_r+0xa8>)
 801ad18:	4605      	mov	r5, r0
 801ad1a:	6818      	ldr	r0, [r3, #0]
 801ad1c:	460c      	mov	r4, r1
 801ad1e:	b118      	cbz	r0, 801ad28 <__swsetup_r+0x14>
 801ad20:	6a03      	ldr	r3, [r0, #32]
 801ad22:	b90b      	cbnz	r3, 801ad28 <__swsetup_r+0x14>
 801ad24:	f7fd ff74 	bl	8018c10 <__sinit>
 801ad28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad2c:	0719      	lsls	r1, r3, #28
 801ad2e:	d422      	bmi.n	801ad76 <__swsetup_r+0x62>
 801ad30:	06da      	lsls	r2, r3, #27
 801ad32:	d407      	bmi.n	801ad44 <__swsetup_r+0x30>
 801ad34:	2209      	movs	r2, #9
 801ad36:	602a      	str	r2, [r5, #0]
 801ad38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ad3c:	81a3      	strh	r3, [r4, #12]
 801ad3e:	f04f 30ff 	mov.w	r0, #4294967295
 801ad42:	e033      	b.n	801adac <__swsetup_r+0x98>
 801ad44:	0758      	lsls	r0, r3, #29
 801ad46:	d512      	bpl.n	801ad6e <__swsetup_r+0x5a>
 801ad48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ad4a:	b141      	cbz	r1, 801ad5e <__swsetup_r+0x4a>
 801ad4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ad50:	4299      	cmp	r1, r3
 801ad52:	d002      	beq.n	801ad5a <__swsetup_r+0x46>
 801ad54:	4628      	mov	r0, r5
 801ad56:	f7fe ff2f 	bl	8019bb8 <_free_r>
 801ad5a:	2300      	movs	r3, #0
 801ad5c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ad5e:	89a3      	ldrh	r3, [r4, #12]
 801ad60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ad64:	81a3      	strh	r3, [r4, #12]
 801ad66:	2300      	movs	r3, #0
 801ad68:	6063      	str	r3, [r4, #4]
 801ad6a:	6923      	ldr	r3, [r4, #16]
 801ad6c:	6023      	str	r3, [r4, #0]
 801ad6e:	89a3      	ldrh	r3, [r4, #12]
 801ad70:	f043 0308 	orr.w	r3, r3, #8
 801ad74:	81a3      	strh	r3, [r4, #12]
 801ad76:	6923      	ldr	r3, [r4, #16]
 801ad78:	b94b      	cbnz	r3, 801ad8e <__swsetup_r+0x7a>
 801ad7a:	89a3      	ldrh	r3, [r4, #12]
 801ad7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ad80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ad84:	d003      	beq.n	801ad8e <__swsetup_r+0x7a>
 801ad86:	4621      	mov	r1, r4
 801ad88:	4628      	mov	r0, r5
 801ad8a:	f000 f883 	bl	801ae94 <__smakebuf_r>
 801ad8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad92:	f013 0201 	ands.w	r2, r3, #1
 801ad96:	d00a      	beq.n	801adae <__swsetup_r+0x9a>
 801ad98:	2200      	movs	r2, #0
 801ad9a:	60a2      	str	r2, [r4, #8]
 801ad9c:	6962      	ldr	r2, [r4, #20]
 801ad9e:	4252      	negs	r2, r2
 801ada0:	61a2      	str	r2, [r4, #24]
 801ada2:	6922      	ldr	r2, [r4, #16]
 801ada4:	b942      	cbnz	r2, 801adb8 <__swsetup_r+0xa4>
 801ada6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801adaa:	d1c5      	bne.n	801ad38 <__swsetup_r+0x24>
 801adac:	bd38      	pop	{r3, r4, r5, pc}
 801adae:	0799      	lsls	r1, r3, #30
 801adb0:	bf58      	it	pl
 801adb2:	6962      	ldrpl	r2, [r4, #20]
 801adb4:	60a2      	str	r2, [r4, #8]
 801adb6:	e7f4      	b.n	801ada2 <__swsetup_r+0x8e>
 801adb8:	2000      	movs	r0, #0
 801adba:	e7f7      	b.n	801adac <__swsetup_r+0x98>
 801adbc:	200001ac 	.word	0x200001ac

0801adc0 <_raise_r>:
 801adc0:	291f      	cmp	r1, #31
 801adc2:	b538      	push	{r3, r4, r5, lr}
 801adc4:	4605      	mov	r5, r0
 801adc6:	460c      	mov	r4, r1
 801adc8:	d904      	bls.n	801add4 <_raise_r+0x14>
 801adca:	2316      	movs	r3, #22
 801adcc:	6003      	str	r3, [r0, #0]
 801adce:	f04f 30ff 	mov.w	r0, #4294967295
 801add2:	bd38      	pop	{r3, r4, r5, pc}
 801add4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801add6:	b112      	cbz	r2, 801adde <_raise_r+0x1e>
 801add8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801addc:	b94b      	cbnz	r3, 801adf2 <_raise_r+0x32>
 801adde:	4628      	mov	r0, r5
 801ade0:	f000 f830 	bl	801ae44 <_getpid_r>
 801ade4:	4622      	mov	r2, r4
 801ade6:	4601      	mov	r1, r0
 801ade8:	4628      	mov	r0, r5
 801adea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801adee:	f000 b817 	b.w	801ae20 <_kill_r>
 801adf2:	2b01      	cmp	r3, #1
 801adf4:	d00a      	beq.n	801ae0c <_raise_r+0x4c>
 801adf6:	1c59      	adds	r1, r3, #1
 801adf8:	d103      	bne.n	801ae02 <_raise_r+0x42>
 801adfa:	2316      	movs	r3, #22
 801adfc:	6003      	str	r3, [r0, #0]
 801adfe:	2001      	movs	r0, #1
 801ae00:	e7e7      	b.n	801add2 <_raise_r+0x12>
 801ae02:	2100      	movs	r1, #0
 801ae04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801ae08:	4620      	mov	r0, r4
 801ae0a:	4798      	blx	r3
 801ae0c:	2000      	movs	r0, #0
 801ae0e:	e7e0      	b.n	801add2 <_raise_r+0x12>

0801ae10 <raise>:
 801ae10:	4b02      	ldr	r3, [pc, #8]	@ (801ae1c <raise+0xc>)
 801ae12:	4601      	mov	r1, r0
 801ae14:	6818      	ldr	r0, [r3, #0]
 801ae16:	f7ff bfd3 	b.w	801adc0 <_raise_r>
 801ae1a:	bf00      	nop
 801ae1c:	200001ac 	.word	0x200001ac

0801ae20 <_kill_r>:
 801ae20:	b538      	push	{r3, r4, r5, lr}
 801ae22:	4d07      	ldr	r5, [pc, #28]	@ (801ae40 <_kill_r+0x20>)
 801ae24:	2300      	movs	r3, #0
 801ae26:	4604      	mov	r4, r0
 801ae28:	4608      	mov	r0, r1
 801ae2a:	4611      	mov	r1, r2
 801ae2c:	602b      	str	r3, [r5, #0]
 801ae2e:	f7ea fa5d 	bl	80052ec <_kill>
 801ae32:	1c43      	adds	r3, r0, #1
 801ae34:	d102      	bne.n	801ae3c <_kill_r+0x1c>
 801ae36:	682b      	ldr	r3, [r5, #0]
 801ae38:	b103      	cbz	r3, 801ae3c <_kill_r+0x1c>
 801ae3a:	6023      	str	r3, [r4, #0]
 801ae3c:	bd38      	pop	{r3, r4, r5, pc}
 801ae3e:	bf00      	nop
 801ae40:	20003ed0 	.word	0x20003ed0

0801ae44 <_getpid_r>:
 801ae44:	f7ea ba4a 	b.w	80052dc <_getpid>

0801ae48 <__swhatbuf_r>:
 801ae48:	b570      	push	{r4, r5, r6, lr}
 801ae4a:	460c      	mov	r4, r1
 801ae4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ae50:	2900      	cmp	r1, #0
 801ae52:	b096      	sub	sp, #88	@ 0x58
 801ae54:	4615      	mov	r5, r2
 801ae56:	461e      	mov	r6, r3
 801ae58:	da0d      	bge.n	801ae76 <__swhatbuf_r+0x2e>
 801ae5a:	89a3      	ldrh	r3, [r4, #12]
 801ae5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ae60:	f04f 0100 	mov.w	r1, #0
 801ae64:	bf14      	ite	ne
 801ae66:	2340      	movne	r3, #64	@ 0x40
 801ae68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801ae6c:	2000      	movs	r0, #0
 801ae6e:	6031      	str	r1, [r6, #0]
 801ae70:	602b      	str	r3, [r5, #0]
 801ae72:	b016      	add	sp, #88	@ 0x58
 801ae74:	bd70      	pop	{r4, r5, r6, pc}
 801ae76:	466a      	mov	r2, sp
 801ae78:	f000 f848 	bl	801af0c <_fstat_r>
 801ae7c:	2800      	cmp	r0, #0
 801ae7e:	dbec      	blt.n	801ae5a <__swhatbuf_r+0x12>
 801ae80:	9901      	ldr	r1, [sp, #4]
 801ae82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801ae86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801ae8a:	4259      	negs	r1, r3
 801ae8c:	4159      	adcs	r1, r3
 801ae8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801ae92:	e7eb      	b.n	801ae6c <__swhatbuf_r+0x24>

0801ae94 <__smakebuf_r>:
 801ae94:	898b      	ldrh	r3, [r1, #12]
 801ae96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ae98:	079d      	lsls	r5, r3, #30
 801ae9a:	4606      	mov	r6, r0
 801ae9c:	460c      	mov	r4, r1
 801ae9e:	d507      	bpl.n	801aeb0 <__smakebuf_r+0x1c>
 801aea0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801aea4:	6023      	str	r3, [r4, #0]
 801aea6:	6123      	str	r3, [r4, #16]
 801aea8:	2301      	movs	r3, #1
 801aeaa:	6163      	str	r3, [r4, #20]
 801aeac:	b003      	add	sp, #12
 801aeae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801aeb0:	ab01      	add	r3, sp, #4
 801aeb2:	466a      	mov	r2, sp
 801aeb4:	f7ff ffc8 	bl	801ae48 <__swhatbuf_r>
 801aeb8:	9f00      	ldr	r7, [sp, #0]
 801aeba:	4605      	mov	r5, r0
 801aebc:	4639      	mov	r1, r7
 801aebe:	4630      	mov	r0, r6
 801aec0:	f7fe feee 	bl	8019ca0 <_malloc_r>
 801aec4:	b948      	cbnz	r0, 801aeda <__smakebuf_r+0x46>
 801aec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aeca:	059a      	lsls	r2, r3, #22
 801aecc:	d4ee      	bmi.n	801aeac <__smakebuf_r+0x18>
 801aece:	f023 0303 	bic.w	r3, r3, #3
 801aed2:	f043 0302 	orr.w	r3, r3, #2
 801aed6:	81a3      	strh	r3, [r4, #12]
 801aed8:	e7e2      	b.n	801aea0 <__smakebuf_r+0xc>
 801aeda:	89a3      	ldrh	r3, [r4, #12]
 801aedc:	6020      	str	r0, [r4, #0]
 801aede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801aee2:	81a3      	strh	r3, [r4, #12]
 801aee4:	9b01      	ldr	r3, [sp, #4]
 801aee6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801aeea:	b15b      	cbz	r3, 801af04 <__smakebuf_r+0x70>
 801aeec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801aef0:	4630      	mov	r0, r6
 801aef2:	f000 f81d 	bl	801af30 <_isatty_r>
 801aef6:	b128      	cbz	r0, 801af04 <__smakebuf_r+0x70>
 801aef8:	89a3      	ldrh	r3, [r4, #12]
 801aefa:	f023 0303 	bic.w	r3, r3, #3
 801aefe:	f043 0301 	orr.w	r3, r3, #1
 801af02:	81a3      	strh	r3, [r4, #12]
 801af04:	89a3      	ldrh	r3, [r4, #12]
 801af06:	431d      	orrs	r5, r3
 801af08:	81a5      	strh	r5, [r4, #12]
 801af0a:	e7cf      	b.n	801aeac <__smakebuf_r+0x18>

0801af0c <_fstat_r>:
 801af0c:	b538      	push	{r3, r4, r5, lr}
 801af0e:	4d07      	ldr	r5, [pc, #28]	@ (801af2c <_fstat_r+0x20>)
 801af10:	2300      	movs	r3, #0
 801af12:	4604      	mov	r4, r0
 801af14:	4608      	mov	r0, r1
 801af16:	4611      	mov	r1, r2
 801af18:	602b      	str	r3, [r5, #0]
 801af1a:	f7ea fa47 	bl	80053ac <_fstat>
 801af1e:	1c43      	adds	r3, r0, #1
 801af20:	d102      	bne.n	801af28 <_fstat_r+0x1c>
 801af22:	682b      	ldr	r3, [r5, #0]
 801af24:	b103      	cbz	r3, 801af28 <_fstat_r+0x1c>
 801af26:	6023      	str	r3, [r4, #0]
 801af28:	bd38      	pop	{r3, r4, r5, pc}
 801af2a:	bf00      	nop
 801af2c:	20003ed0 	.word	0x20003ed0

0801af30 <_isatty_r>:
 801af30:	b538      	push	{r3, r4, r5, lr}
 801af32:	4d06      	ldr	r5, [pc, #24]	@ (801af4c <_isatty_r+0x1c>)
 801af34:	2300      	movs	r3, #0
 801af36:	4604      	mov	r4, r0
 801af38:	4608      	mov	r0, r1
 801af3a:	602b      	str	r3, [r5, #0]
 801af3c:	f7ea fa46 	bl	80053cc <_isatty>
 801af40:	1c43      	adds	r3, r0, #1
 801af42:	d102      	bne.n	801af4a <_isatty_r+0x1a>
 801af44:	682b      	ldr	r3, [r5, #0]
 801af46:	b103      	cbz	r3, 801af4a <_isatty_r+0x1a>
 801af48:	6023      	str	r3, [r4, #0]
 801af4a:	bd38      	pop	{r3, r4, r5, pc}
 801af4c:	20003ed0 	.word	0x20003ed0

0801af50 <_init>:
 801af50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af52:	bf00      	nop
 801af54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801af56:	bc08      	pop	{r3}
 801af58:	469e      	mov	lr, r3
 801af5a:	4770      	bx	lr

0801af5c <_fini>:
 801af5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af5e:	bf00      	nop
 801af60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801af62:	bc08      	pop	{r3}
 801af64:	469e      	mov	lr, r3
 801af66:	4770      	bx	lr
