{"sha": "cad7438c759d387e5b05ba52f8dd43c7550e90f5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2FkNzQzOGM3NTlkMzg3ZTViMDViYTUyZjhkZDQzYzc1NTBlOTBmNQ==", "commit": {"author": {"name": "Kirill Yukhin", "email": "kirill.yukhin@intel.com", "date": "2014-10-17T14:32:26Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-17T14:32:26Z"}, "message": "Fix bootstrap failure.\n\ngcc/\n\t* config/i386/i386.c (ix86_expand_sse2_mulvxdi3): Refactor\n\tconditions to fix bootstrap.\n\nFrom-SVN: r216403", "tree": {"sha": "7c6a731398bfdde03e87192e855e2e5653d7c499", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7c6a731398bfdde03e87192e855e2e5653d7c499"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cad7438c759d387e5b05ba52f8dd43c7550e90f5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cad7438c759d387e5b05ba52f8dd43c7550e90f5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cad7438c759d387e5b05ba52f8dd43c7550e90f5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cad7438c759d387e5b05ba52f8dd43c7550e90f5/comments", "author": null, "committer": null, "parents": [{"sha": "3bb2b4cdacbcbf1d805a1085b54d2907958dc713", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3bb2b4cdacbcbf1d805a1085b54d2907958dc713", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3bb2b4cdacbcbf1d805a1085b54d2907958dc713"}], "stats": {"total": 26, "additions": 11, "deletions": 15}, "files": [{"sha": "f0b1c4a4d251d5d5e24c54b2c1fb5481a8d78de7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cad7438c759d387e5b05ba52f8dd43c7550e90f5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cad7438c759d387e5b05ba52f8dd43c7550e90f5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=cad7438c759d387e5b05ba52f8dd43c7550e90f5", "patch": "@@ -1,3 +1,8 @@\n+2014-10-17  Kirill Yukhin  <kirill.yukhin@intel.com>\n+\n+\t* config/i386/i386.c (ix86_expand_sse2_mulvxdi3): Refactor\n+\tconditions to fix bootstrap.\n+\n 2014-10-17  Andrew MacLeod  <amacleod@redhat.com>\n \n \tgcc-plugin.h:  Add tm.h and flattened includes from function.h."}, {"sha": "3ddaf3de5fe5549e0f41f36197774292fc90602c", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 6, "deletions": 15, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cad7438c759d387e5b05ba52f8dd43c7550e90f5/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cad7438c759d387e5b05ba52f8dd43c7550e90f5/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=cad7438c759d387e5b05ba52f8dd43c7550e90f5", "patch": "@@ -45671,21 +45671,12 @@ ix86_expand_sse2_mulvxdi3 (rtx op0, rtx op1, rtx op2)\n   enum machine_mode mode = GET_MODE (op0);\n   rtx t1, t2, t3, t4, t5, t6;\n \n-  if (TARGET_AVX512DQ)\n-    {\n-      rtx (*gen) (rtx, rtx, rtx);\n-\n-      if (mode == V8DImode)\n-\tgen = gen_avx512dq_mulv8di3;\n-      else if (TARGET_AVX512VL)\n-\t{\n-\t  if (mode == V4DImode)\n-\t    gen = gen_avx512dq_mulv4di3;\n-\t  else if (mode == V2DImode)\n-\t    gen = gen_avx512dq_mulv2di3;\n-\t}\n-      emit_insn (gen (op0, op1, op2));\n-    }\n+  if (TARGET_AVX512DQ && mode == V8DImode)\n+    emit_insn (gen_avx512dq_mulv8di3 (op0, op1, op2));\n+  else if (TARGET_AVX512DQ && TARGET_AVX512VL && mode == V4DImode)\n+    emit_insn (gen_avx512dq_mulv4di3 (op0, op1, op2));\n+  else if (TARGET_AVX512DQ && TARGET_AVX512VL && mode == V2DImode)\n+    emit_insn (gen_avx512dq_mulv2di3 (op0, op1, op2));\n   else if (TARGET_XOP && mode == V2DImode)\n     {\n       /* op1: A,B,C,D, op2: E,F,G,H */"}]}