{"sha": "bf95b6295ca8a76eec569791cfa3c8de19513204", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmY5NWI2Mjk1Y2E4YTc2ZWVjNTY5NzkxY2ZhM2M4ZGUxOTUxMzIwNA==", "commit": {"author": {"name": "Richard Biener", "email": "rguenther@suse.de", "date": "2014-07-17T07:47:19Z"}, "committer": {"name": "Richard Biener", "email": "rguenth@gcc.gnu.org", "date": "2014-07-17T07:47:19Z"}, "message": "re PR rtl-optimization/61801 (sched2 miscompiles syscall sequence with -g)\n\n2014-07-17  Richard Biener  <rguenther@suse.de>\n\n\tPR rtl-optimization/61801\n\t* sched-deps.c (sched_analyze_2): For ASM_OPERANDS and\n\tASM_INPUT don't set reg_pending_barrier if it appears in a\n\tdebug-insn.\n\nFrom-SVN: r212738", "tree": {"sha": "fa2d961eca43f0c66b679b6afecd95bafa97e18f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fa2d961eca43f0c66b679b6afecd95bafa97e18f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bf95b6295ca8a76eec569791cfa3c8de19513204", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bf95b6295ca8a76eec569791cfa3c8de19513204", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bf95b6295ca8a76eec569791cfa3c8de19513204", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bf95b6295ca8a76eec569791cfa3c8de19513204/comments", "author": {"login": "rguenth", "id": 2046526, "node_id": "MDQ6VXNlcjIwNDY1MjY=", "avatar_url": "https://avatars.githubusercontent.com/u/2046526?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rguenth", "html_url": "https://github.com/rguenth", "followers_url": "https://api.github.com/users/rguenth/followers", "following_url": "https://api.github.com/users/rguenth/following{/other_user}", "gists_url": "https://api.github.com/users/rguenth/gists{/gist_id}", "starred_url": "https://api.github.com/users/rguenth/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rguenth/subscriptions", "organizations_url": "https://api.github.com/users/rguenth/orgs", "repos_url": "https://api.github.com/users/rguenth/repos", "events_url": "https://api.github.com/users/rguenth/events{/privacy}", "received_events_url": "https://api.github.com/users/rguenth/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6782b1ef34e4b6afca51b219792f3e0f26aeff18", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6782b1ef34e4b6afca51b219792f3e0f26aeff18", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6782b1ef34e4b6afca51b219792f3e0f26aeff18"}], "stats": {"total": 10, "additions": 9, "deletions": 1}, "files": [{"sha": "ee335f2176e482a75227ca33ccc16e85af596cc2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bf95b6295ca8a76eec569791cfa3c8de19513204/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bf95b6295ca8a76eec569791cfa3c8de19513204/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bf95b6295ca8a76eec569791cfa3c8de19513204", "patch": "@@ -1,3 +1,10 @@\n+2014-07-17  Richard Biener  <rguenther@suse.de>\n+\n+\tPR rtl-optimization/61801\n+\t* sched-deps.c (sched_analyze_2): For ASM_OPERANDS and\n+\tASM_INPUT don't set reg_pending_barrier if it appears in a\n+\tdebug-insn.\n+\n 2014-07-16  DJ Delorie  <dj@redhat.com>\n \n \t* config/rx/rx.c (rx_option_override): Fix alignment values."}, {"sha": "d2715213962d9a5cf70ea453963b5c5a75189a1e", "filename": "gcc/sched-deps.c", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bf95b6295ca8a76eec569791cfa3c8de19513204/gcc%2Fsched-deps.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bf95b6295ca8a76eec569791cfa3c8de19513204/gcc%2Fsched-deps.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fsched-deps.c?ref=bf95b6295ca8a76eec569791cfa3c8de19513204", "patch": "@@ -2750,7 +2750,8 @@ sched_analyze_2 (struct deps_desc *deps, rtx x, rtx insn)\n \t   Consider for instance a volatile asm that changes the fpu rounding\n \t   mode.  An insn should not be moved across this even if it only uses\n \t   pseudo-regs because it might give an incorrectly rounded result.  */\n-\tif (code != ASM_OPERANDS || MEM_VOLATILE_P (x))\n+\tif ((code != ASM_OPERANDS || MEM_VOLATILE_P (x))\n+\t    && !DEBUG_INSN_P (insn))\n \t  reg_pending_barrier = TRUE_BARRIER;\n \n \t/* For all ASM_OPERANDS, we must traverse the vector of input operands."}]}