set ::env(PROJECT_NAME) darkriscv
set ::env(DESIGN_TOP) darksocv
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/darkriscv/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/darkriscv/rtl/darksocv.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
