Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 18 15:50:35 2024
| Host         : DESKTOP-DO77H1P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.592        0.000                      0                 1061        0.081        0.000                      0                 1061        3.750        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.592        0.000                      0                 1061        0.081        0.000                      0                 1061        3.750        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 inst_IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_id_ex_reg[147]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.801ns (26.731%)  route 2.196ns (73.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.713     5.316    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  inst_IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.478     5.794 r  inst_IFetch/PC_reg[5]/Q
                         net (fo=27, routed)          1.331     7.124    inst_IFetch/CONV_INTEGER[3]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.323     7.447 r  inst_IFetch/reg_id_ex[147]_i_1/O
                         net (fo=3, routed)           0.865     8.312    Instruction[5]
    SLICE_X8Y80          FDRE                                         r  reg_id_ex_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.513     9.936    clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  reg_id_ex_reg[147]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)       -0.255     9.904    reg_id_ex_reg[147]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 inst_IFetch/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_id_ex_reg[142]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.801ns (27.686%)  route 2.092ns (72.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.714     5.317    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y81          FDCE                                         r  inst_IFetch/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.478     5.795 r  inst_IFetch/PC_reg[4]/Q
                         net (fo=27, routed)          0.882     6.677    inst_IFetch/CONV_INTEGER[2]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.323     7.000 r  inst_IFetch/reg_id_ex[142]_i_1/O
                         net (fo=3, routed)           1.210     8.210    inst_IFetch_n_32
    SLICE_X9Y79          FDRE                                         r  reg_id_ex_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.513     9.936    clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  reg_id_ex_reg[142]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.304     9.855    reg_id_ex_reg[142]
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 inst_IFetch/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_if_id_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.801ns (26.676%)  route 2.202ns (73.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.713     5.316    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  inst_IFetch/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.478     5.794 f  inst_IFetch/PC_reg[5]/Q
                         net (fo=27, routed)          1.223     7.017    inst_IFetch/CONV_INTEGER[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.323     7.340 r  inst_IFetch/reg_if_id[61]_i_1/O
                         net (fo=2, routed)           0.979     8.318    Instruction[29]
    SLICE_X7Y87          FDRE                                         r  reg_if_id_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.599    10.022    clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  reg_if_id_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.281    
                         clock uncertainty           -0.035    10.245    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)       -0.246     9.999    reg_if_id_reg[61]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 monopulse/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[47]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.608ns (23.537%)  route 1.975ns (76.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 9.936 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.720     5.323    monopulse/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  monopulse/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  monopulse/Q3_reg/Q
                         net (fo=5, routed)           0.668     6.447    monopulse/Q3
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.152     6.599 r  monopulse/reg_mem_wb[68]_i_1/O
                         net (fo=156, routed)         1.307     7.906    en
    SLICE_X13Y79         FDRE                                         r  reg_ex_mem_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.513     9.936    clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  reg_ex_mem_reg[47]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.195    
                         clock uncertainty           -0.035    10.159    
    SLICE_X13Y79         FDRE (Setup_fdre_C_CE)      -0.404     9.755    reg_ex_mem_reg[47]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 monopulse/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[53]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.608ns (23.580%)  route 1.970ns (76.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 9.937 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.720     5.323    monopulse/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  monopulse/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  monopulse/Q3_reg/Q
                         net (fo=5, routed)           0.668     6.447    monopulse/Q3
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.152     6.599 r  monopulse/reg_mem_wb[68]_i_1/O
                         net (fo=156, routed)         1.302     7.901    en
    SLICE_X13Y81         FDRE                                         r  reg_ex_mem_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.514     9.937    clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  reg_ex_mem_reg[53]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.196    
                         clock uncertainty           -0.035    10.160    
    SLICE_X13Y81         FDRE (Setup_fdre_C_CE)      -0.404     9.756    reg_ex_mem_reg[53]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 inst_MEM/MEM_reg_0_63_30_30/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_30_31/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.438ns (48.415%)  route 1.532ns (51.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.642     5.245    inst_MEM/MEM_reg_0_63_30_30/WCLK
    SLICE_X10Y86         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_30_30/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.559 r  inst_MEM/MEM_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.704     7.262    inst_MEM/MemData[30]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.386 r  inst_MEM/reg_file_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.829     8.215    inst_ID/reg_file_reg_r2_0_31_30_31/DIA0
    SLICE_X6Y85          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.598    10.021    inst_ID/reg_file_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y85          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_30_31/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X6Y85          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.088    inst_ID/reg_file_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         10.088    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 inst_MEM/MEM_reg_0_63_17_17/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_12_17/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.443ns (50.253%)  route 1.428ns (49.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.639     5.242    inst_MEM/MEM_reg_0_63_17_17/WCLK
    SLICE_X10Y83         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_17_17/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.561 r  inst_MEM/MEM_reg_0_63_17_17/SP/O
                         net (fo=2, routed)           0.666     7.226    inst_MEM/MemData[17]
    SLICE_X12Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.350 r  inst_MEM/reg_file_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.763     8.113    inst_ID/reg_file_reg_r2_0_31_12_17/DIC1
    SLICE_X6Y81          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.593    10.016    inst_ID/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y81          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X6Y81          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244     9.995    inst_ID/reg_file_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 inst_MEM/MEM_reg_0_63_9_9/SP/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.438ns (49.719%)  route 1.454ns (50.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 10.015 - 5.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.634     5.237    inst_MEM/MEM_reg_0_63_9_9/WCLK
    SLICE_X10Y79         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_9_9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.551 r  inst_MEM/MEM_reg_0_63_9_9/SP/O
                         net (fo=2, routed)           0.915     7.466    inst_MEM/MemData[9]
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.124     7.590 r  inst_MEM/reg_file_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.539     8.129    inst_ID/reg_file_reg_r2_0_31_6_11/DIB1
    SLICE_X6Y80          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.592    10.015    inst_ID/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y80          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.274    
                         clock uncertainty           -0.035    10.238    
    SLICE_X6Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.223    10.015    inst_ID/reg_file_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 monopulse/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[56]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.608ns (23.870%)  route 1.939ns (76.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 9.940 - 5.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.720     5.323    monopulse/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  monopulse/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  monopulse/Q3_reg/Q
                         net (fo=5, routed)           0.668     6.447    monopulse/Q3
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.152     6.599 r  monopulse/reg_mem_wb[68]_i_1/O
                         net (fo=156, routed)         1.271     7.870    en
    SLICE_X13Y83         FDRE                                         r  reg_ex_mem_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.517     9.940    clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  reg_ex_mem_reg[56]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.199    
                         clock uncertainty           -0.035    10.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_CE)      -0.404     9.759    reg_ex_mem_reg[56]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 reg_ex_mem_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_6_6/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.410ns  (logic 0.648ns (26.890%)  route 1.762ns (73.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.720    10.323    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  reg_ex_mem_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.524    10.847 r  reg_ex_mem_reg[2]/Q
                         net (fo=1, routed)           0.304    11.151    monopulse/MEM_reg_0_63_0_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124    11.275 r  monopulse/MEM_reg_0_63_0_0_i_1/O
                         net (fo=32, routed)          1.458    12.732    inst_MEM/MEM_reg_0_63_6_6/WE
    SLICE_X10Y79         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.516    14.939    inst_MEM/MEM_reg_0_63_6_6/WCLK
    SLICE_X10Y79         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y79         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.629    inst_MEM/MEM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  1.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMS32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMS32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[67]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.883%)  route 0.261ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[67]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[67]/Q
                         net (fo=96, routed)          0.261     6.921    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD1
    SLICE_X6Y79          RAMS32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMS32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.313     6.840    inst_ID/reg_file_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -6.840    
                         arrival time                           6.921    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[68]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.706%)  route 0.252ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[68]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[68]/Q
                         net (fo=96, routed)          0.252     6.912    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     6.785    inst_ID/reg_file_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -6.785    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 reg_mem_wb_reg[68]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/WADR2
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.706%)  route 0.252ns (63.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     6.514    clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  reg_mem_wb_reg[68]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  reg_mem_wb_reg[68]/Q
                         net (fo=96, routed)          0.252     6.912    inst_ID/reg_file_reg_r1_0_31_6_11/ADDRD2
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     7.028    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y79          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     6.527    
    SLICE_X6Y79          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.258     6.785    inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.785    
                         arrival time                           6.912    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y85     monopulse/Q1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y85     monopulse/Q2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y85     monopulse/Q3_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y87     monopulse/cnt_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y89     monopulse/cnt_int_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y86     reg_ex_mem_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y78    reg_ex_mem_reg[37]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y77    reg_ex_mem_reg[38]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y77     reg_ex_mem_reg[39]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y84    inst_ID/reg_file_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y82    inst_MEM/MEM_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y83    inst_MEM/MEM_reg_0_63_17_17/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y83    inst_MEM/MEM_reg_0_63_17_17/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y83    inst_MEM/MEM_reg_0_63_18_18/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y83    inst_MEM/MEM_reg_0_63_18_18/SP/CLK



