/*
 * Copyright (c) 2019-2020, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ======== UART2CC26X2.c ========
 */

#include <stdint.h>
#include <stdbool.h>
#include <string.h>

#include <ti/drivers/dpl/ClockP.h>
#include <ti/drivers/dpl/HwiP.h>
#include <ti/drivers/dpl/SemaphoreP.h>

#include <ti/drivers/Power.h>
#include <ti/drivers/power/PowerCC26X2.h>
#include <ti/drivers/dma/UDMACC26XX.h>
#include <ti/drivers/pin/PINCC26XX.h>

#include <ti/drivers/uart2/UART2CC26X2.h>
#include <ti/drivers/uart2/UART2Support.h>

/* driverlib header files */
#include <ti/devices/DeviceFamily.h>
#include DeviceFamily_constructPath(inc/hw_memmap.h)
#include DeviceFamily_constructPath(inc/hw_ints.h)
#include DeviceFamily_constructPath(inc/hw_types.h)
#include DeviceFamily_constructPath(driverlib/uart.h)
#include DeviceFamily_constructPath(driverlib/sys_ctrl.h)
#include DeviceFamily_constructPath(driverlib/ioc.h)
#include DeviceFamily_constructPath(driverlib/aon_ioc.h)

#if defined(__IAR_SYSTEMS_ICC__)
#include <intrinsics.h>
#endif

#define MIN(a,b) (((a)<(b))?(a):(b))

/* Mazimum number of bytes that DMA can transfer */
#define MAX_SIZE (UDMA_XFER_SIZE_MAX)

/* Options for DMA write and read */
#define TX_CONTROL_OPTS  (UDMA_SIZE_8 | UDMA_SRC_INC_8 | UDMA_DST_INC_NONE | \
            UDMA_ARB_4 | UDMA_MODE_BASIC)
#define RX_CONTROL_OPTS  (UDMA_SIZE_8 | UDMA_SRC_INC_NONE | UDMA_DST_INC_8 | \
            UDMA_ARB_4 | UDMA_MODE_BASIC)

/* Allocate space for DMA control. */
ALLOCATE_CONTROL_TABLE_ENTRY(dmaUart0RxControlTableEntry, UDMA_CHAN_UART0_RX);
ALLOCATE_CONTROL_TABLE_ENTRY(dmaUart0TxControlTableEntry, UDMA_CHAN_UART0_TX);
ALLOCATE_CONTROL_TABLE_ENTRY(dmaUart1RxControlTableEntry, UDMA_CHAN_UART1_RX);
ALLOCATE_CONTROL_TABLE_ENTRY(dmaUart1TxControlTableEntry, UDMA_CHAN_UART1_TX);

/* Static functions */
static void UART2CC26X2_eventCallback(UART2_Handle handle, uint32_t event,
        uint32_t data, void *userArg);
static uint_fast16_t UART2CC26X2_getPowerMgrId(uint32_t baseAddr);
static void UART2CC26X2_hwiIntFxn(uintptr_t arg);
static void UART2CC26X2_initHw(UART2_Handle handle);
static bool UART2CC26X2_initIO(UART2_Handle handle);
static int  UART2CC26X2_postNotifyFxn(unsigned int eventType, uintptr_t eventArg,
        uintptr_t clientArg);
static void UART2CC26X2_readCallback(UART2_Handle handle);
static void UART2CC26X2_readTimeout(uintptr_t arg);
static void UART2CC26X2_writeTimeout(uintptr_t arg);

/* Map UART2 data length to driverlib data length */
static const uint8_t dataLength[] = {
    UART_CONFIG_WLEN_5,     /* UART2_DataLen_5 */
    UART_CONFIG_WLEN_6,     /* UART2_DataLen_6 */
    UART_CONFIG_WLEN_7,     /* UART2_DataLen_7 */
    UART_CONFIG_WLEN_8      /* UART2_DataLen_8 */
};

/* Map UART2 stop bits to driverlib stop bits */
static const uint8_t stopBits[] = {
    UART_CONFIG_STOP_ONE,   /* UART2_StopBits_1 */
    UART_CONFIG_STOP_TWO    /* UART2_StopBits_2 */
};

/* Map UART2 parity type to driverlib parity type */
static const uint8_t parityType[] = {
    UART_CONFIG_PAR_NONE,   /* UART2_Parity_NONE */
    UART_CONFIG_PAR_EVEN,   /* UART2_Parity_EVEN */
    UART_CONFIG_PAR_ODD,    /* UART2_Parity_ODD */
    UART_CONFIG_PAR_ZERO,   /* UART2_Parity_ZERO */
    UART_CONFIG_PAR_ONE     /* UART2_Parity_ONE */
};

/*
 *  Map UART2CC26X2 FIFO threshold types to driverlib TX FIFO threshold
 *  defines.
 */
static const uint8_t txFifoThreshold[5] = {
    UART_FIFO_TX1_8, /* UART2CC26X2_FIFO_THRESHOLD_1_8     */
    UART_FIFO_TX2_8, /* UART2CC26X2_FIFO_THRESHOLD_2_8     */
    UART_FIFO_TX4_8, /* UART2CC26X2_FIFO_THRESHOLD_4_8     */
    UART_FIFO_TX6_8, /* UART2CC26X2_FIFO_THRESHOLD_6_8     */
    UART_FIFO_TX7_8  /* UART2CC26X2_FIFO_THRESHOLD_7_8     */
};

/*
 *  Map UART2CC26X2 FIFO threshold types to driverlib RX FIFO threshold
 *  defines.
 */
static const uint8_t rxFifoThreshold[5] = {
    UART_FIFO_RX1_8, /* UART2CC26X2_FIFO_THRESHOLD_1_8     */
    UART_FIFO_RX2_8, /* UART2CC26X2_FIFO_THRESHOLD_2_8     */
    UART_FIFO_RX4_8, /* UART2CC26X2_FIFO_THRESHOLD_4_8     */
    UART_FIFO_RX6_8, /* UART2CC26X2_FIFO_THRESHOLD_6_8     */
    UART_FIFO_RX7_8  /* UART2CC26X2_FIFO_THRESHOLD_7_8     */
};

/*
 *  ======== uartDmaEnable ========
 *  Atomic version of DriverLib UARTDMAEnable()
 */
static inline void uartDmaEnable(uint32_t ui32Base, uint32_t ui32DMAFlags)
{
    uintptr_t key;

    key = HwiP_disable();
    /* Set the requested bits in the UART DMA control register. */
    HWREG(ui32Base + UART_O_DMACTL) |= ui32DMAFlags;

    HwiP_restore(key);
}

/*
 *  ======== uartDmaDisable ========
 *  Atomic version of DriverLib UARTDMADisable()
 */
static inline void uartDmaDisable(uint32_t ui32Base, uint32_t ui32DMAFlags)
{
    uintptr_t key;

    key = HwiP_disable();
    /* Clear the requested bits in the UART DMA control register. */
    HWREG(ui32Base + UART_O_DMACTL) &= ~ui32DMAFlags;

    HwiP_restore(key);
}

/*
 *  ======== uartEnableCTS ========
 *  CTS only version of DriverLib UARTHwFlowControlEnable()
 */
static inline void uartEnableCTS(uint32_t ui32Base)
{
    HWREG(ui32Base + UART_O_CTL) |= (UART_CTL_CTSEN);
}

/*
 *  ======== uartEnableRTS ========
 *  RTS only version of DriverLib UARTHwFlowControlEnable()
 */
static inline void uartEnableRTS(uint32_t ui32Base)
{
    HWREG(ui32Base + UART_O_CTL) |= (UART_CTL_RTSEN);
}

/*
 *  ======== uartDisableCTS ========
 *  CTS only version of DriverLib UARTHwFlowControlDisable()
 */
static inline void uartDisableCTS(uint32_t ui32Base)
{
    HWREG(ui32Base + UART_O_CTL) &= ~(UART_CTL_CTSEN);
}

/*
 *  ======== uartDisableRTS ========
 *  RTS only version of DriverLib UARTHwFlowControlDisable()
 */
static inline void uartDisableRTS(uint32_t ui32Base)
{
    HWREG(ui32Base + UART_O_CTL) &= ~(UART_CTL_RTSEN);
}


/*
 *  ======== UART2CC26X2_getRxData ========
 *  Must be called with HWI disabled.
 */
static inline size_t UART2CC26X2_getRxData(UART2_Handle handle, size_t size)
{
    UART2CC26X2_Object        *object   = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs  = handle->hwAttrs;
    size_t                     consumed = 0;
    uint8_t                    data;

    while (!(HWREG(hwAttrs->baseAddr + UART_O_FR) & UART_FR_RXFE) && size) {
        data = HWREG(hwAttrs->baseAddr + UART_O_DR);
        RingBuf_put(&object->rxBuffer, data);
        ++consumed;
        --size;
    }

    return (consumed);
}

/*
 *  ======== dmaChannelNum ========
 *  Get the channel number from the channel bit mask
 */
static inline uint32_t dmaChannelNum(uint32_t x) {
#if defined(__TI_COMPILER_VERSION__)
    return ((uint32_t) __clz(__rbit(x)));
#elif defined(__GNUC__)
    return ((uint32_t) __builtin_ctz(x));
#elif defined(__IAR_SYSTEMS_ICC__)
    return ((uint32_t) __CLZ(__RBIT(x)));
#else
    #error "Unsupported compiler"
#endif
}

/*
 *  ======== UART2CC26X2_getRxStatus ========
 *  Get the left-most bit set in the RX error status (OE, BE, PE, FE)
 *  read from the RSR register:
 *      bit#   3   2   1   0
 *             OE  BE  PE  FE
 *  e.g., if OE and FE are both set, OE wins.  This will make it easier
 *  to convert an RX error status to a UART2 error code.
 */
static inline uint32_t UART2CC26X2_getRxStatus(uint32_t bitMask)
{
#if defined(__TI_COMPILER_VERSION__)
    return ((uint32_t) (bitMask & (0x80000000 >> __clz(bitMask))));
#elif defined(__GNUC__)
    return ((uint32_t) (bitMask & (0x80000000 >> __builtin_clz(bitMask))));
#elif defined(__IAR_SYSTEMS_ICC__)
    return ((uint32_t) (bitMask & (0x80000000 >>  __CLZ(bitMask))));
#else
    #error "Unsupported compiler"
#endif
}

/*
 * Function for checking whether flow control is enabled.
 */
static inline bool UART2CC26X2_isFlowControlEnabled(
        UART2CC26X2_HWAttrs const *hwAttrs) {
    return (hwAttrs->flowControl == UART2_FLOWCTRL_HARDWARE);
}

/*
 *  ======== UART2_close ========
 */
void UART2_close(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;

    /* Disable UART and interrupts. */
    UARTIntDisable(hwAttrs->baseAddr, UART_INT_TX | UART_INT_RX |
            UART_INT_RT | UART_INT_OE | UART_INT_BE | UART_INT_PE |
            UART_INT_FE | UART_INT_CTS);

    /* Releases Power constraint if rx is enabled. */
    UART2_rxDisable(handle);

    /*
     *  Disable the UART.  Do not call driverlib function
     *  UARTDisable() since it polls for BUSY bit to clear
     *  before disabling the UART FIFO and module.
     */
    /* Disable UART FIFO */
    HWREG(hwAttrs->baseAddr + UART_O_LCRH) &= ~(UART_LCRH_FEN);
    /* Disable UART module */
    HWREG(hwAttrs->baseAddr + UART_O_CTL) &= ~(UART_CTL_UARTEN | UART_CTL_TXE |
                                      UART_CTL_RXE);

    /* Deallocate pins */
    PIN_close(object->hPin);

    HwiP_destruct(&(object->hwi));
    SemaphoreP_destruct(&(object->writeSem));
    SemaphoreP_destruct(&(object->readSem));
    ClockP_destruct(&(object->readTimeoutClk));
    ClockP_destruct(&(object->writeTimeoutClk));

    if (object->udmaHandle) {
        UDMACC26XX_close(object->udmaHandle);
    }

    /* Unregister power notification objects */
    Power_unregisterNotify(&object->postNotify);

    /* Release power dependency - i.e. potentially power down serial domain. */
    Power_releaseDependency(object->powerMgrId);

    object->state.opened = false;
}

/*
 *  ======== UART2_flushRx ========
 */
void UART2_flushRx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    uintptr_t                  key;

    key = HwiP_disable();
    UART2Support_dmaStopRx(handle);
    HwiP_restore(key);

    RingBuf_flush(&object->rxBuffer);

    /* Read RX FIFO until empty */
    while (((int32_t)UARTCharGetNonBlocking(hwAttrs->baseAddr)) != -1);

    /* Clear any read errors */
    UARTRxErrorClear(hwAttrs->baseAddr);

    key = HwiP_disable();
    UART2Support_dmaStartRx(handle);
    HwiP_restore(key);
}

/*
 *  ======== UART2_open ========
 */
UART2_Handle UART2_open(uint_least8_t index, UART2_Params *params)
{
    UART2_Handle               handle = NULL;
    uintptr_t                  key;
    UART2CC26X2_Object        *object;
    UART2CC26X2_HWAttrs const *hwAttrs;
    HwiP_Params                hwiParams;
    ClockP_Params              clkParams;

    if (index < UART2_count) {
        handle = (UART2_Handle)&(UART2_config[index]);
        hwAttrs = handle->hwAttrs;
        object = handle->object;
    }
    else {
        return (NULL);
    }

    /* Check for callback when in UART2_Mode_CALLBACK */
    if (((params->readMode == UART2_Mode_CALLBACK) &&
            (params->readCallback == NULL)) ||
            ((params->writeMode == UART2_Mode_CALLBACK) &&
            (params->writeCallback == NULL))) {
        return (NULL);
    }

    key = HwiP_disable();

    if (object->state.opened) {
        HwiP_restore(key);
        return (NULL);
    }
    object->state.opened = true;

    HwiP_restore(key);

    object->state.rxEnabled      = false;
    object->state.txEnabled      = false;
    object->state.rxCancelled    = false;
    object->state.txCancelled    = false;
    object->state.overrunActive  = false;
    object->state.readMode       = params->readMode;
    object->state.writeMode      = params->writeMode;
    object->state.readReturnMode = params->readReturnMode;
    object->readCallback         = params->readCallback;
    object->writeCallback        = params->writeCallback;
    object->eventCallback        = params->eventCallback;
    object->eventMask            = params->eventMask;
    object->baudRate             = params->baudRate;
    object->stopBits             = params->stopBits;
    object->dataLength           = params->dataLength;
    object->parityType           = params->parityType;
    object->userArg              = params->userArg;

    /* Set UART transaction variables to defaults. */
    object->writeBuf             = NULL;
    object->readBuf              = NULL;
    object->writeCount           = 0;
    object->readCount            = 0;
    object->writeSize            = 0;
    object->readSize             = 0;
    object->nWriteTransfers      = 0;
    object->nReadTransfers       = 0;
    object->rxStatus             = 0;
    object->txStatus             = 0;
    object->rxSize               = 0;
    object->txSize               = 0;
    object->readInUse            = false;
    object->writeInUse           = false;
    object->udmaHandle           = NULL;

    /* Determine the Power resource Id from the UART base address */
    object->powerMgrId = UART2CC26X2_getPowerMgrId(hwAttrs->baseAddr);
    if (object->powerMgrId >= PowerCC26X2_NUMRESOURCES) {
        return (NULL);
    }

    /* Set the event mask to 0 if the callback is NULL to simplify checks */
    if (object->eventCallback == NULL) {
        object->eventCallback = UART2CC26X2_eventCallback;
        object->eventMask = 0;
    }

    /* Register power dependency - i.e. power up and enable clock for UART. */
    Power_setDependency(object->powerMgrId);

    RingBuf_construct(&object->rxBuffer, hwAttrs->rxBufPtr, hwAttrs->rxBufSize);
    RingBuf_construct(&object->txBuffer, hwAttrs->txBufPtr, hwAttrs->txBufSize);

    UARTDisable(hwAttrs->baseAddr);

    /* Configure IOs, make sure it was successful */
    if (!UART2CC26X2_initIO(handle)) {
        /* Another driver or application already using these pins. */
        /* Release power dependency */
        Power_releaseDependency(object->powerMgrId);
        /* Mark the module as available */
        object->state.opened = false;
        return (NULL);
    }

    /* Always succeeds */
    object->udmaHandle = UDMACC26XX_open();

    /*
     *  Initialize the UART hardware module.  Enable the UART and FIFO,
     *  but do not enable RX or TX yet.
     */
    UART2CC26X2_initHw(handle);

    /* Register notification function */
    Power_registerNotify(&object->postNotify, PowerCC26XX_AWAKE_STANDBY,
            UART2CC26X2_postNotifyFxn, (uintptr_t)handle);

    /* Create Hwi object for this UART peripheral. */
    HwiP_Params_init(&hwiParams);
    hwiParams.arg = (uintptr_t)handle;
    hwiParams.priority = hwAttrs->intPriority;
    HwiP_construct(&(object->hwi), hwAttrs->intNum, UART2CC26X2_hwiIntFxn,
            &hwiParams);

    SemaphoreP_constructBinary(&(object->readSem), 0);
    SemaphoreP_constructBinary(&(object->writeSem), 0);

    /* Timeout clock for reads and writes */
    ClockP_Params_init(&(clkParams));
    clkParams.arg = (uintptr_t)handle;

    ClockP_construct(&(object->readTimeoutClk),
            (ClockP_Fxn)&UART2CC26X2_readTimeout,  0 /* timeout */,
            &(clkParams));

    ClockP_construct(&(object->writeTimeoutClk),
            (ClockP_Fxn)&UART2CC26X2_writeTimeout,  0 /* timeout */,
            &(clkParams));

    /* Set rx src and tx dst addresses in open, since these won't change */
    if (hwAttrs->baseAddr == UART0_BASE) {
        object->rxDmaEntry = &dmaUart0RxControlTableEntry;
        object->txDmaEntry = &dmaUart0TxControlTableEntry;
    }
    else {
        object->rxDmaEntry = &dmaUart1RxControlTableEntry;
        object->txDmaEntry = &dmaUart1TxControlTableEntry;
    }
    object->rxDmaEntry->pvSrcEndAddr = (void *)(hwAttrs->baseAddr + UART_O_DR);
    object->txDmaEntry->pvDstEndAddr = (void *)(hwAttrs->baseAddr + UART_O_DR);

    /* UART opened successfully */
    return (handle);
}

/*
 *  ======== UART2Support_disableRx ========
 */
void UART2Support_disableRx(UART2_HWAttrs const *hwAttrs)
{
    UARTIntDisable(hwAttrs->baseAddr, UART_INT_OE | UART_INT_BE | UART_INT_PE |
            UART_INT_FE | UART_INT_RT | UART_INT_RX);
    UARTIntClear(hwAttrs->baseAddr, UART_INT_OE | UART_INT_BE | UART_INT_PE |
            UART_INT_FE | UART_INT_RT | UART_INT_RX);
    HWREG(hwAttrs->baseAddr + UART_O_CTL) &= ~UART_CTL_RXE;
}

/*
 *  ======== UART2Support_disableTx ========
 */
void UART2Support_disableTx(UART2_HWAttrs const *hwAttrs)
{
    HWREG(hwAttrs->baseAddr + UART_O_CTL) &= ~(UART_CTL_TXE);
}

/*
 *  ======== UART2Support_dmaRefreshRx ========
 *  For mutual exclusion, must be called with HWI disabled.  Update the
 *  ring buffer count with the number of bytes dma'd so far.
 */
void UART2Support_dmaRefreshRx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    UDMACC26XX_HWAttrs  const *hwAttrsUdma = object->udmaHandle->hwAttrs;
    uint32_t                   rxCount;
    uint32_t                   bytesRemaining;

    if (object->rxSize) {
        /* DMA transaction in progress */
        bytesRemaining = uDMAChannelSizeGet(hwAttrsUdma->baseAddr,
                dmaChannelNum(hwAttrs->rxChannelMask));
        if (bytesRemaining == 0) {
            /* DMA transaction just finished, before the HWI could handle it */
            UART2Support_dmaStopRx(handle);
            UART2Support_dmaStartRx(handle);
        }
        else {
            rxCount = object->rxSize - bytesRemaining;
            RingBuf_putAdvance(&object->rxBuffer, rxCount);

            object->rxSize = bytesRemaining;
        }
    }
}

/*
 *  ======== UART2Support_dmaStartRx ========
 *  For mutual exclusion, must be called with HWI disabled.
 */
void UART2Support_dmaStartRx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    UDMACC26XX_HWAttrs  const *hwAttrsUdma = object->udmaHandle->hwAttrs;
    volatile tDMAControlTable *rxDmaEntry = object->rxDmaEntry;
    unsigned char             *dstAddr;

    if (object->state.rxEnabled == false) {
        /* DMA RX not enabled */
        return;
    }
    if (object->rxSize > 0) {
        /* DMA RX already in progress */
        return;
    }

    /*
     *  Flush out the RX FIFO as much as we can, this helps us keep up at high
     *  data rates.
     */
    if (UART2CC26X2_getRxData(handle, RingBuf_space(&object->rxBuffer)) > 0) {
        /* There must be data available. */
        SemaphoreP_post(&object->readSem);
    }

    /* get the remaining space in the buffer for the DMA transaction */
    object->rxSize = RingBuf_putPointer(&object->rxBuffer, &dstAddr);

    if (object->rxSize > 0) {
        object->state.overrunActive = false;

        if ((object->state.readMode == UART2_Mode_BLOCKING ||
                object->state.readMode == UART2_Mode_CALLBACK) &&
                object->rxSize > (hwAttrs->rxBufSize / 2)) {
            /* In blocking read mode, there are only two ways that the read()
             * can be unblocked:
             *   1) receive timeout interrupt
             *   2) DMA finished
             *
             * In blocking mode, we make sure the DMA transfer is no longer
             * than half the RX buffer size in order to leave some space for
             * the driver to keep filling while the application moves to
             * unload the buffer through one or more read() calls.
             */
            object->rxSize = hwAttrs->rxBufSize / 2;
        }
        if (object->rxSize > UDMA_XFER_SIZE_MAX) {
            object->rxSize = UDMA_XFER_SIZE_MAX;
        }
        rxDmaEntry->pvDstEndAddr = dstAddr + object->rxSize - 1;

        rxDmaEntry->ui32Control = RX_CONTROL_OPTS;

        /* Set the size in the control options */
        rxDmaEntry->ui32Control |= UDMACC26XX_SET_TRANSFER_SIZE(object->rxSize);

        /* enable burst mode */
        HWREG(hwAttrsUdma->baseAddr + UDMA_O_SETBURST) =
               1 << dmaChannelNum(hwAttrs->rxChannelMask);
        UDMACC26XX_channelEnable(object->udmaHandle, hwAttrs->rxChannelMask);

        uartDmaEnable(hwAttrs->baseAddr, UART_DMA_RX);
    }
}

/*
 *  ======== UART2Support_dmaStartTx ========
 *  For mutual exclusion, must be called with HWI disabled.
 */
void UART2Support_dmaStartTx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    volatile tDMAControlTable *txDmaEntry;
    unsigned char             *srcAddr;

    if (object->txSize > 0) {
        /* DMA TX already in progress */
        return;
    }

    /*
     *  TODO: This can be made more efficient by checking for txSize less than
     *  the available FIFO space, and if true, simply load up the FIFO
     *  on the spot.
     */
    object->txSize = RingBuf_getPointer(&object->txBuffer, &srcAddr);

    if (object->txSize > 0) {
        UARTIntDisable(hwAttrs->baseAddr, UART_INT_EOT);
        if ((object->eventMask & UART2_EVENT_TX_BEGIN) &&
                object->eventCallback) {
            object->eventCallback(handle, UART2_EVENT_TX_BEGIN, 0,
                    object->userArg);
        }
        if (object->txSize > UDMA_XFER_SIZE_MAX) {
            object->txSize = UDMA_XFER_SIZE_MAX;
        }
        txDmaEntry = object->txDmaEntry;
        txDmaEntry->pvSrcEndAddr = srcAddr + object->txSize - 1;

        txDmaEntry->ui32Control = TX_CONTROL_OPTS;

        /* Set the size in the control options */
        txDmaEntry->ui32Control |= UDMACC26XX_SET_TRANSFER_SIZE(object->txSize);

        UDMACC26XX_channelEnable(object->udmaHandle, hwAttrs->txChannelMask);

        uartDmaEnable(hwAttrs->baseAddr, UART_DMA_TX);

        if (object->state.txEnabled == false) {
            /* Set constraints to guarantee transaction */
            Power_setConstraint(PowerCC26XX_DISALLOW_STANDBY);
            object->state.txEnabled = true;
        }
    }
}

/*
 *  ======== UART2Support_dmaStopRx ========
 *  For mutual exclusion, must be called with HWI disabled.
 */
void UART2Support_dmaStopRx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    UDMACC26XX_HWAttrs  const *hwAttrsUdma = object->udmaHandle->hwAttrs;
    uint32_t                   bytesRemaining;
    uint32_t                   rxCount;
    int                        advanced;

    if (object->rxSize > 0) {
        UDMACC26XX_channelDisable(object->udmaHandle, hwAttrs->rxChannelMask);
        uartDmaDisable(hwAttrs->baseAddr, UART_DMA_RX);
        UDMACC26XX_clearInterrupt(object->udmaHandle, hwAttrs->rxChannelMask);

        bytesRemaining = uDMAChannelSizeGet(hwAttrsUdma->baseAddr,
                dmaChannelNum(hwAttrs->rxChannelMask));
        rxCount = object->rxSize - bytesRemaining;
        advanced = RingBuf_putAdvance(&object->rxBuffer, rxCount);

        object->rxSize = 0;
    }

    (void)advanced;
}

/*
 *  ======== UART2Support_dmaStopTx ========
 *  For mutual exclusion, must be called with HWI disabled.
 */
void UART2Support_dmaStopTx(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    UDMACC26XX_HWAttrs  const *hwAttrsUdma = object->udmaHandle->hwAttrs;
    uint32_t                   bytesRemaining;
    uint32_t                   txCount;
    int                        consumed;

    if (object->txSize > 0) {
        UDMACC26XX_channelDisable(object->udmaHandle, hwAttrs->txChannelMask);
        uartDmaDisable(hwAttrs->baseAddr, UART_DMA_TX);
        UDMACC26XX_clearInterrupt(object->udmaHandle, hwAttrs->txChannelMask);

        bytesRemaining = uDMAChannelSizeGet(hwAttrsUdma->baseAddr,
                dmaChannelNum(hwAttrs->txChannelMask));
        txCount = object->txSize - bytesRemaining;
        consumed = RingBuf_getConsume(&object->txBuffer, txCount);

        object->txSize = 0;
    }

    (void)consumed;
}

/*
 *  ======== UART2Support_enableInts ========
 *  Function to enable receive, receive timeout, and error interrupts
 */
void UART2Support_enableInts(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;

    if (object->eventCallback) {
        if (object->eventMask & UART2_EVENT_OVERRUN) {
            UARTIntClear(hwAttrs->baseAddr, UART_INT_OE);
            UARTIntEnable(hwAttrs->baseAddr, UART_INT_OE);
        }
    }
    UARTIntEnable(hwAttrs->baseAddr, UART_INT_RT);
}

/*
 *  ======== UART2Support_enableRx ========
 *  Call with interrupts disabled
 */
void UART2Support_enableRx(UART2_HWAttrs const *hwAttrs)
{
    /* Enable RX but not interrupts, since we may be using DMA */
    HWREG(hwAttrs->baseAddr + UART_O_CTL) |= UART_CTL_RXE;
}

/*
 *  ======== UART2Support_enableTx ========
 *  Enable TX - interrupts must be disabled
 */
void UART2Support_enableTx(UART2_HWAttrs const *hwAttrs)
{
    HWREG(hwAttrs->baseAddr + UART_O_CTL) |= UART_CTL_TXE;
}

/*
 *  ======== UART2Support_powerRelConstraint ========
 */
void UART2Support_powerRelConstraint(void)
{
    Power_releaseConstraint(PowerCC26XX_DISALLOW_STANDBY);
}

/*
 *  ======== UART2Support_powerSetConstraint ========
 */
void UART2Support_powerSetConstraint(void)
{
    Power_setConstraint(PowerCC26XX_DISALLOW_STANDBY);
}

/*
 *  ======== UART2Support_rxStatus2ErrorCode ========
 *  Convert RX status (OE, BE, PE, FE) to a UART2 error code.
 */
int_fast16_t UART2Support_rxStatus2ErrorCode(uint32_t errorData)
{
    uint32_t status;

    status = UART2CC26X2_getRxStatus(errorData);
    return (-((int_fast16_t)status));
}

/*
 *  ======== UART2Support_sendData ========
 *  Function to send data
 */
uint32_t UART2Support_sendData(UART2_HWAttrs const *hwAttrs, size_t size,
        uint8_t *buf)
{
    uint32_t writeCount = 0;

    while (size) {
        if (!UARTCharPutNonBlocking(hwAttrs->baseAddr, *buf)) {
            break;
        }
        buf++;
        writeCount++;
        size--;
    }

    return (writeCount);
}

/*
 *  ======== UART2Support_txDone ========
 *  Used when interrupts are not enabled.
 */
bool UART2Support_txDone(UART2_HWAttrs const *hwAttrs)
{
    if (UARTBusy(hwAttrs->baseAddr)) {
        return (false);
    }

    return (true);
}

/*
 *  ======== UART2Support_uartRxError ========
 *  Function to clear RX errors
 */
int UART2Support_uartRxError(UART2_HWAttrs const *hwAttrs)
{
    int      status = UART2_STATUS_SUCCESS;
    uint32_t errStatus;

    /* Check for Rx error since the last read */
    errStatus = UARTRxErrorGet(hwAttrs->baseAddr);
    status = UART2Support_rxStatus2ErrorCode(errStatus);
    UARTRxErrorClear(hwAttrs->baseAddr); /* Clear receive errors */

    return (status);
}

/*
 *  ======== UART2CC26X2_eventCallback ========
 *  A dummy event callback function in case user didn't provide one
 */
static void UART2CC26X2_eventCallback(UART2_Handle handle, uint32_t event,
        uint32_t data, void *userArg)
{
}

/*
 *  ======== UART2CC26X2_getPowerMgrId ========
 */
static uint_fast16_t UART2CC26X2_getPowerMgrId(uint32_t baseAddr)
{
    switch (baseAddr) {
        case UART0_BASE:
            return (PowerCC26XX_PERIPH_UART0);
#if (DeviceFamily_PARENT == DeviceFamily_PARENT_CC13X2_CC26X2)
        case UART1_BASE:
            return (PowerCC26X2_PERIPH_UART1);
#endif
        default:
            return ((uint_fast16_t)(~0U));
    }
}

/*
 *  ======== UART2CC26X2_hwiIntFxn ========
 *  Hwi function that processes UART interrupts.
 */
static void UART2CC26X2_hwiIntFxn(uintptr_t arg)
{
    uint32_t                   status;
    uint32_t                   errStatus = 0;
    uint32_t                   event;
    UART2_Handle               handle = (UART2_Handle)arg;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    UART2CC26X2_Object        *object = handle->object;
    unsigned char             *dstAddr;
    int                        space;

    /* Clear interrupts */
    status = UARTIntStatus(hwAttrs->baseAddr, true);
    UARTIntClear(hwAttrs->baseAddr, status);

    if (status & (UART_INT_OE | UART_INT_BE | UART_INT_PE | UART_INT_FE) &&
            object->eventCallback) {
        object->state.overrunActive = false;
        object->state.overrunCount = 0;     // TODO: Move this
        if (status & UART_INT_OE) {
            /*
             *  Overrun error occurred, get what we can.  No need to stop
             *  the DMA, should already have stopped by now.
             */
            UART2CC26X2_getRxData(handle, RingBuf_space(&object->rxBuffer));
            /* Throw away the rest in order to clear the overrun */
            while (!(HWREG(hwAttrs->baseAddr + UART_O_FR) & UART_FR_RXFE)) {
                volatile uint8_t data = HWREG(hwAttrs->baseAddr + UART_O_DR);
                (void)data;
            }
            ++object->state.overrunCount;
            if (object->state.overrunActive == false) {
                object->state.overrunActive = true;
            }
        }

        errStatus = UARTRxErrorGet(hwAttrs->baseAddr);
        event = UART2CC26X2_getRxStatus(errStatus & object->eventMask);

        if (event && object->eventCallback) {
            object->eventCallback(handle, event,
                    object->state.overrunCount, object->userArg);
        }
        object->rxStatus = UART2Support_rxStatus2ErrorCode(errStatus);
    }

    /* UDMACC26XX_channelDone() checks for rxChannel bit set in REQDONE */
    if (UDMACC26XX_channelDone(object->udmaHandle, hwAttrs->rxChannelMask) ||
            (status & UART_INT_RT)) {
        /* Read finished */
        UART2Support_dmaStopRx(handle);
        UART2Support_dmaStartRx(handle);

        if ((object->state.readMode == UART2_Mode_CALLBACK) &&
                object->readCount) {
            UART2CC26X2_readCallback(handle);
        }
        SemaphoreP_post(&object->readSem);
    }

    if (UDMACC26XX_channelDone(object->udmaHandle, hwAttrs->txChannelMask) &&
            (object->txSize > 0)) {
        /* Write finished */
        UART2Support_dmaStopTx(handle);
        UART2Support_dmaStartTx(handle);
        if ((object->state.writeMode == UART2_Mode_CALLBACK) &&
                object->writeCount) {
            space = RingBuf_putPointer(&object->txBuffer, &dstAddr);
            if (space > object->writeCount) {
                space = object->writeCount;
            }
            memcpy(dstAddr, object->writeBuf + object->bytesWritten, space);

            /* Update the ring buffer state with the number of bytes copied */
            RingBuf_putAdvance(&object->txBuffer, space);

            object->bytesWritten += space;
            object->writeCount -= space;

            /* Start dma in case txSize was 0 */
            UART2Support_dmaStartTx(handle);

            if ((object->writeCount == 0) && object->writeInUse) {
                object->writeInUse = false;
                object->writeCallback(handle, (void *)object->writeBuf,
                        object->bytesWritten, object->userArg,
                        UART2_STATUS_SUCCESS);
            }
        }

        if (object->txSize == 0) {
            /*
             *  No more data pending in the TX buffer, wait for it to finish
             *  shifting out of the transmit shift register.
             */
            UARTIntEnable(hwAttrs->baseAddr, UART_INT_EOT);
        }
        SemaphoreP_post(&object->writeSem);
    }

    if (status & (UART_INT_EOT)) {
        /* End of Transmission occurred */
        HWREG(hwAttrs->baseAddr + UART_O_CTL) &= ~UART_CTL_TXE;

        if (object->state.txEnabled) {
            object->state.txEnabled = false;

            if ((object->eventMask & UART2_EVENT_TX_FINISHED) &&
                    object->eventCallback) {
                object->eventCallback(handle, UART2_EVENT_TX_FINISHED, 0,
                        object->userArg);
            }

            /* Release constraint because there are no active transactions */
            Power_releaseConstraint(PowerCC26XX_DISALLOW_STANDBY);
        }

        UARTIntDisable(hwAttrs->baseAddr, UART_INT_EOT);
    }
}

/*
 *  ======== UART2CC26X2_initHw ========
 */
static void UART2CC26X2_initHw(UART2_Handle handle)
{
    ClockP_FreqHz              freq;
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;

    /*
     *  Configure frame format and baudrate.  UARTConfigSetExpClk() disables
     *  the UART and does not re-enable it, so call this function first.
     */
    ClockP_getCpuFreq(&freq);
    UARTConfigSetExpClk(hwAttrs->baseAddr, freq.lo, object->baudRate,
                        dataLength[object->dataLength] |
                        stopBits[object->stopBits] |
                        parityType[object->parityType]);

    /* Clear all UART interrupts */
    UARTIntClear(hwAttrs->baseAddr, UART_INT_OE | UART_INT_BE | UART_INT_PE |
                                    UART_INT_FE | UART_INT_RT | UART_INT_TX |
                                    UART_INT_RX | UART_INT_CTS);

    /* Set TX interrupt FIFO level and RX interrupt FIFO level */
    UARTFIFOLevelSet(hwAttrs->baseAddr, txFifoThreshold[hwAttrs->txIntFifoThr],
            rxFifoThreshold[hwAttrs->rxIntFifoThr]);

    /*
     * If Flow Control is enabled, configure hardware flow control
     * for CTS and/or RTS.
     */
    if (UART2CC26X2_isFlowControlEnabled(hwAttrs) &&
        (hwAttrs->ctsPin != PIN_UNASSIGNED)) {
        uartEnableCTS(hwAttrs->baseAddr);
    }
    else {
        uartDisableCTS(hwAttrs->baseAddr);
    }

    if (UART2CC26X2_isFlowControlEnabled(hwAttrs) &&
        (hwAttrs->rtsPin != PIN_UNASSIGNED)) {
        uartEnableRTS(hwAttrs->baseAddr);
    }
    else {
        uartDisableRTS(hwAttrs->baseAddr);
    }

    /* Enable UART FIFOs */
    HWREG(hwAttrs->baseAddr + UART_O_LCRH) |= UART_LCRH_FEN;

    /* Enable the UART module, but not RX or TX */
    HWREG(hwAttrs->baseAddr + UART_O_CTL) |= UART_CTL_UARTEN;

    if ((hwAttrs->rxChannelMask > 0) && (hwAttrs->txChannelMask > 0)) {
        /* Prevent DMA interrupt on UART2CC26X2_open() */
        uartDmaDisable(hwAttrs->baseAddr, UART_DMA_RX);
        UDMACC26XX_channelDisable(object->udmaHandle, hwAttrs->rxChannelMask);
        UDMACC26XX_clearInterrupt(object->udmaHandle, hwAttrs->rxChannelMask);

        /* Disable the alternate DMA structure */
        UDMACC26XX_disableAttribute(object->udmaHandle,
                dmaChannelNum(hwAttrs->rxChannelMask), UDMA_ATTR_ALTSELECT);
        UDMACC26XX_disableAttribute(object->udmaHandle,
                dmaChannelNum(hwAttrs->txChannelMask), UDMA_ATTR_ALTSELECT);
    }
}

/*
 *  ======== UART2CC26X2_initIO ========
 */
static bool UART2CC26X2_initIO(UART2_Handle handle)
{
    UART2CC26X2_Object        *object = handle->object;
    UART2CC26X2_HWAttrs const *hwAttrs = handle->hwAttrs;
    PIN_Config                 uartPinTable[5];
    uint32_t                   pinCount = 0;

    /* Build local list of pins, allocate through PIN driver and map ports */
    uartPinTable[pinCount++] = hwAttrs->rxPin | PIN_INPUT_EN;

    /*
     *  Make sure UART_TX pin is driven high after calling PIN_open(...) until
     *  we've set the correct peripheral muxing in PINCC26XX_setMux(...).
     *  This is to avoid falling edge glitches when configuring the
     *  UART_TX pin.
     */
    uartPinTable[pinCount++] = hwAttrs->txPin | PIN_INPUT_DIS | PIN_PUSHPULL |
            PIN_GPIO_OUTPUT_EN | PIN_GPIO_HIGH;

    if (UART2CC26X2_isFlowControlEnabled(hwAttrs)) {
        if (hwAttrs->ctsPin != PIN_UNASSIGNED) {
            uartPinTable[pinCount++] = hwAttrs->ctsPin | PIN_INPUT_EN;
        }

        if (hwAttrs->rtsPin != PIN_UNASSIGNED) {
            /* Avoiding glitches on the RTS, see comment for TX pin above. */
            uartPinTable[pinCount++] = hwAttrs->rtsPin | PIN_INPUT_DIS |
                    PIN_PUSHPULL | PIN_GPIO_OUTPUT_EN | PIN_GPIO_HIGH;
        }
    }

    /* Terminate pin list */
    uartPinTable[pinCount] = PIN_TERMINATE;

    /* Open and assign pins through pin driver */
    object->hPin = PIN_open(&object->pinState, uartPinTable);

    if (!object->hPin) {
        return (false);
    }

    /* Set IO muxing for the UART pins */
    PINCC26XX_setMux(object->hPin, hwAttrs->rxPin,
            (hwAttrs->baseAddr == UART0_BASE ?
                    IOC_PORT_MCU_UART0_RX : IOC_PORT_MCU_UART1_RX));
    PINCC26XX_setMux(object->hPin, hwAttrs->txPin,
            (hwAttrs->baseAddr == UART0_BASE ?
                    IOC_PORT_MCU_UART0_TX : IOC_PORT_MCU_UART1_TX));

    if (UART2CC26X2_isFlowControlEnabled(hwAttrs)) {
        if (hwAttrs->ctsPin != PIN_UNASSIGNED) {
            PINCC26XX_setMux(object->hPin, hwAttrs->ctsPin,
                    (hwAttrs->baseAddr == UART0_BASE ?
                            IOC_PORT_MCU_UART0_CTS : IOC_PORT_MCU_UART1_CTS));
        }

        if (hwAttrs->rtsPin != PIN_UNASSIGNED) {
            PINCC26XX_setMux(object->hPin, hwAttrs->rtsPin,
                    (hwAttrs->baseAddr == UART0_BASE ?
                            IOC_PORT_MCU_UART0_RTS : IOC_PORT_MCU_UART1_RTS));
        }
    }

    return (true);
}

/*
 *  ======== UART2CC26X2_postNotifyFxn ========
 *  Called by Power module when waking up from LPDS.
 */
static int UART2CC26X2_postNotifyFxn(unsigned int eventType, uintptr_t eventArg,
        uintptr_t clientArg)
{
    /* Reconfigure the hardware if returning from sleep */
    if (eventType == PowerCC26XX_AWAKE_STANDBY) {
        UART2CC26X2_initHw((UART2_Handle) clientArg);
    }

    return (Power_NOTIFYDONE);
}

/*
 *  ======== UART2CC26X2_readCallback ========
 */
static void UART2CC26X2_readCallback(UART2_Handle handle)
{
    UART2CC26X2_Object *object = handle->object;
    unsigned char      *srcAddr;
    int                 available;

    while (((available = RingBuf_getPointer(&object->rxBuffer, &srcAddr)) > 0)
           && (object->readCount > 0)) {
        if (available > object->readCount) {
            available = object->readCount;
        }

        memcpy(object->readBuf + object->bytesRead, srcAddr, available);

        RingBuf_getConsume(&object->rxBuffer, available);

        /* Restart the DMA since we cleared space in the ring buffer */
        UART2Support_dmaStopRx(handle);
        UART2Support_dmaStartRx(handle);

        object->readCount -= available;
        object->bytesRead += available;

        if ((object->state.readReturnMode == UART2_ReadReturnMode_PARTIAL) ||
                (object->readCount == 0)) {
            object->readInUse = false;

            object->readCallback(handle, (void *)object->readBuf,
                    object->bytesRead, object->userArg,
                    UART2_STATUS_SUCCESS);
            break;
        }
    }
}

/*
 *  ======== UART2CC26X2_readTimeout ========
 *  Clock timeout function for blocking reads with timeout.
 */
static void UART2CC26X2_readTimeout(uintptr_t arg)
{
    UART2CC26X2_Object *object = ((UART2_Handle)arg)->object;

    object->state.readTimedOut = true;
    SemaphoreP_post(&(object->readSem));
}

/*
 *  ======== UART2CC26X2_writeTimeout ========
 */
static void UART2CC26X2_writeTimeout(uintptr_t arg)
{
    UART2CC26X2_Object *object = ((UART2_Handle)arg)->object;

    object->state.writeTimedOut = true;
    SemaphoreP_post(&(object->writeSem));
}
