ARM GAS  /tmp/ccPQw2z3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_ll_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c"
  20              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  21              		.align	1
  22              		.global	FMC_NORSRAM_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	FMC_NORSRAM_Init:
  28              	.LVL0:
  29              	.LFB134:
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @file    stm32f4xx_ll_fmc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @attention
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * Copyright (c) 2016 STMicroelectronics.
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * All rights reserved.
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * in the root directory of this software component.
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
ARM GAS  /tmp/ccPQw2z3.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The NAND/PC Card memory controller
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        only one access at a time to an external device.
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 data
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @endverbatim
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #include "stm32f4xx_hal.h"
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || (defined(HAL_NAND_MODULE_ENABLED)) || defined(HAL_PCCARD_MOD
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  || defined(HAL_SRAM_MODULE_ENABLED)
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief FMC driver modules
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank1)
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- BCR Register ---*/
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* BCR register clear mask */
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- BTR Register ---*/
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* BTR register clear mask */
ARM GAS  /tmp/ccPQw2z3.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD  |\
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_BTR1_DATAST | FMC_BTR1_BUSTURN |\
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT  |\
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_BTR1_ACCMOD))
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- BWTR Register ---*/
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* BWTR register clear mask */
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD  |\
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN |\
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_BWTR1_ACCMOD))
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank1 */
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined (FMC_PCR_PWAITEN)
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PCR Register ---*/
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PCR register clear mask */
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR_PTYP    | FMC_PCR_PWID   | \
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR_TAR     | FMC_PCR_ECCPS))
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PMEM Register ---*/
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PMEM register clear mask */
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET2  | FMC_PMEM_MEMWAIT2 |\
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD2 | FMC_PMEM_MEMHIZ2))
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PATT Register ---*/
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PATT register clear mask */
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET2  | FMC_PATT_ATTWAIT2 |\
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD2 | FMC_PATT_ATTHIZ2))
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PCR Register ---*/
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PCR register clear mask */
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR2_PWAITEN | FMC_PCR2_PBKEN  | \
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR2_PTYP    | FMC_PCR2_PWID   | \
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR2_ECCEN   | FMC_PCR2_TCLR   | \
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR2_TAR     | FMC_PCR2_ECCPS))
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PMEM Register ---*/
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PMEM register clear mask */
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 |\
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PMEM2_MEMHOLD2 | FMC_PMEM2_MEMHIZ2))
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PATT Register ---*/
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PATT register clear mask */
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 |\
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PATT2_ATTHOLD2 | FMC_PATT2_ATTHIZ2))
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_PCR_PWAITEN */
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank4)
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PCR Register ---*/
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PCR register clear mask */
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PCR4_CLEAR_MASK   ((uint32_t)(FMC_PCR4_PWAITEN | FMC_PCR4_PBKEN  | \
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR4_PTYP    | FMC_PCR4_PWID   | \
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR4_ECCEN   | FMC_PCR4_TCLR   | \
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PCR4_TAR     | FMC_PCR4_ECCPS))
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PMEM Register ---*/
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PMEM register clear mask */
ARM GAS  /tmp/ccPQw2z3.s 			page 4


 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PMEM4_CLEAR_MASK  ((uint32_t)(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 |\
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PMEM4_MEMHOLD4 | FMC_PMEM4_MEMHIZ4))
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PATT Register ---*/
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PATT register clear mask */
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PATT4_CLEAR_MASK  ((uint32_t)(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 |\
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PATT4_ATTHOLD4 | FMC_PATT4_ATTHIZ4))
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- PIO4 Register ---*/
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* PIO4 register clear mask */
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define PIO4_CLEAR_MASK   ((uint32_t)(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | \
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_PIO4_IOHOLD4 | FMC_PIO4_IOHIZ4))
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank4 */
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank5_6)
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- SDCR Register ---*/
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* SDCR register clear mask */
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCR1_NC    | FMC_SDCR1_NR     | \
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDCR1_MWID  | FMC_SDCR1_NB     | \
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDCR1_CAS   | FMC_SDCR1_WP     | \
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | \
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDCR1_RPIPE))
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* --- SDTR Register ---*/
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* SDTR register clear mask */
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR   | \
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDTR1_TRAS  | FMC_SDTR1_TRC    | \
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDTR1_TWR   | FMC_SDTR1_TRP    | \
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                       FMC_SDTR1_TRCD))
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank5_6 */
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank1)
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
ARM GAS  /tmp/ccPQw2z3.s 			page 5


 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the NORSRAM external devices.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                     FMC_NORSRAM_InitTypeDef *Init)
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
  30              		.loc 1 241 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 241 1 is_stmt 0 view .LVU1
  36 0000 30B4     		push	{r4, r5}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 5, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t flashaccess;
  41              		.loc 1 242 3 is_stmt 1 view .LVU2
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t btcr_reg;
  42              		.loc 1 243 3 view .LVU3
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t mask;
ARM GAS  /tmp/ccPQw2z3.s 			page 6


  43              		.loc 1 244 3 view .LVU4
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  44              		.loc 1 247 3 view .LVU5
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  45              		.loc 1 248 3 view .LVU6
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  46              		.loc 1 249 3 view .LVU7
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  47              		.loc 1 250 3 view .LVU8
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  48              		.loc 1 251 3 view .LVU9
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  49              		.loc 1 252 3 view .LVU10
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  50              		.loc 1 253 3 view .LVU11
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WRAPMOD)
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRAP_MODE(Init->WrapMode));
  51              		.loc 1 255 3 view .LVU12
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WRAPMOD */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  52              		.loc 1 257 3 view .LVU13
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  53              		.loc 1 258 3 view .LVU14
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  54              		.loc 1 259 3 view .LVU15
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  55              		.loc 1 260 3 view .LVU16
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  56              		.loc 1 261 3 view .LVU17
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  57              		.loc 1 262 3 view .LVU18
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  58              		.loc 1 264 3 view .LVU19
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  59              		.loc 1 269 3 view .LVU20
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  60              		.loc 1 272 3 view .LVU21
  61 0002 0A68     		ldr	r2, [r1]
  62 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  63 0008 23F00103 		bic	r3, r3, #1
  64 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  65              		.loc 1 275 3 view .LVU22
  66              		.loc 1 275 11 is_stmt 0 view .LVU23
  67 0010 8B68     		ldr	r3, [r1, #8]
  68              		.loc 1 275 6 view .LVU24
ARM GAS  /tmp/ccPQw2z3.s 			page 7


  69 0012 082B     		cmp	r3, #8
  70 0014 2AD0     		beq	.L6
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  71              		.loc 1 281 17 view .LVU25
  72 0016 0024     		movs	r4, #0
  73              	.L2:
  74              	.LVL1:
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
  75              		.loc 1 284 3 is_stmt 1 view .LVU26
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  76              		.loc 1 285 19 is_stmt 0 view .LVU27
  77 0018 4A68     		ldr	r2, [r1, #4]
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  78              		.loc 1 284 45 view .LVU28
  79 001a 2243     		orrs	r2, r2, r4
  80              		.loc 1 285 45 view .LVU29
  81 001c 1343     		orrs	r3, r3, r2
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->MemoryType              | \
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  82              		.loc 1 287 19 view .LVU30
  83 001e CA68     		ldr	r2, [r1, #12]
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->MemoryType              | \
  84              		.loc 1 286 45 view .LVU31
  85 0020 1343     		orrs	r3, r3, r2
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  86              		.loc 1 288 19 view .LVU32
  87 0022 0A69     		ldr	r2, [r1, #16]
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  88              		.loc 1 287 45 view .LVU33
  89 0024 1343     		orrs	r3, r3, r2
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  90              		.loc 1 289 19 view .LVU34
  91 0026 4A69     		ldr	r2, [r1, #20]
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  92              		.loc 1 288 45 view .LVU35
  93 0028 1343     		orrs	r3, r3, r2
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  94              		.loc 1 290 19 view .LVU36
  95 002a CA69     		ldr	r2, [r1, #28]
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  96              		.loc 1 289 45 view .LVU37
  97 002c 1343     		orrs	r3, r3, r2
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WriteOperation          | \
  98              		.loc 1 291 19 view .LVU38
  99 002e 0A6A     		ldr	r2, [r1, #32]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
 100              		.loc 1 290 45 view .LVU39
 101 0030 1343     		orrs	r3, r3, r2
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignal              | \
 102              		.loc 1 292 19 view .LVU40
ARM GAS  /tmp/ccPQw2z3.s 			page 8


 103 0032 4A6A     		ldr	r2, [r1, #36]
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WriteOperation          | \
 104              		.loc 1 291 45 view .LVU41
 105 0034 1343     		orrs	r3, r3, r2
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 106              		.loc 1 293 19 view .LVU42
 107 0036 8A6A     		ldr	r2, [r1, #40]
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WaitSignal              | \
 108              		.loc 1 292 45 view .LVU43
 109 0038 1343     		orrs	r3, r3, r2
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 110              		.loc 1 294 19 view .LVU44
 111 003a CA6A     		ldr	r2, [r1, #44]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 112              		.loc 1 293 45 view .LVU45
 113 003c 1343     		orrs	r3, r3, r2
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->WriteBurst);
 114              		.loc 1 295 19 view .LVU46
 115 003e 0A6B     		ldr	r2, [r1, #48]
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->DataAddressMux          | \
 116              		.loc 1 284 12 view .LVU47
 117 0040 1343     		orrs	r3, r3, r2
 118              	.LVL2:
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WRAPMOD)
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   btcr_reg |= Init->WrapMode;
 119              		.loc 1 298 3 is_stmt 1 view .LVU48
 120              		.loc 1 298 19 is_stmt 0 view .LVU49
 121 0042 8A69     		ldr	r2, [r1, #24]
 122              		.loc 1 298 12 view .LVU50
 123 0044 1A43     		orrs	r2, r2, r3
 124              	.LVL3:
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WRAPMOD */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 125              		.loc 1 301 3 is_stmt 1 view .LVU51
 126              		.loc 1 301 19 is_stmt 0 view .LVU52
 127 0046 4B6B     		ldr	r3, [r1, #52]
 128              		.loc 1 301 12 view .LVU53
 129 0048 1A43     		orrs	r2, r2, r3
 130              	.LVL4:
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_CCLKEN */
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 131              		.loc 1 306 3 is_stmt 1 view .LVU54
 132              		.loc 1 306 19 is_stmt 0 view .LVU55
 133 004a CB6B     		ldr	r3, [r1, #60]
 134              		.loc 1 306 12 view .LVU56
 135 004c 1A43     		orrs	r2, r2, r3
 136              	.LVL5:
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   mask = (FMC_BCR1_MBKEN                |
 137              		.loc 1 308 3 is_stmt 1 view .LVU57
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_MUXEN                |
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_MTYP                 |
ARM GAS  /tmp/ccPQw2z3.s 			page 9


 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_MWID                 |
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_FACCEN               |
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_BURSTEN              |
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_WAITPOL              |
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_WAITCFG              |
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_WREN                 |
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_WAITEN               |
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_EXTMOD               |
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_ASYNCWAIT            |
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****           FMC_BCR1_CBURSTRW);
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WRAPMOD)
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   mask |= FMC_BCR1_WRAPMOD;
 138              		.loc 1 323 3 view .LVU58
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WRAPMOD */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 139              		.loc 1 326 3 view .LVU59
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   mask |= FMC_BCR1_CPSIZE;
 140              		.loc 1 331 3 view .LVU60
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 141              		.loc 1 333 3 view .LVU61
 142 004e 0C68     		ldr	r4, [r1]
 143              	.LVL6:
 144              		.loc 1 333 3 is_stmt 0 view .LVU62
 145 0050 50F82450 		ldr	r5, [r0, r4, lsl #2]
 146 0054 0B4B     		ldr	r3, .L8
 147 0056 2B40     		ands	r3, r3, r5
 148 0058 1343     		orrs	r3, r3, r2
 149 005a 40F82430 		str	r3, [r0, r4, lsl #2]
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 150              		.loc 1 337 3 is_stmt 1 view .LVU63
 151              		.loc 1 337 12 is_stmt 0 view .LVU64
 152 005e 4B6B     		ldr	r3, [r1, #52]
 153              		.loc 1 337 6 view .LVU65
 154 0060 B3F5801F 		cmp	r3, #1048576
 155 0064 04D0     		beq	.L7
 156              	.LVL7:
 157              	.L3:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
ARM GAS  /tmp/ccPQw2z3.s 			page 10


 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 158              		.loc 1 351 3 is_stmt 1 view .LVU66
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 159              		.loc 1 352 1 is_stmt 0 view .LVU67
 160 0066 0020     		movs	r0, #0
 161              	.LVL8:
 162              		.loc 1 352 1 view .LVU68
 163 0068 30BC     		pop	{r4, r5}
 164              	.LCFI1:
 165              		.cfi_remember_state
 166              		.cfi_restore 5
 167              		.cfi_restore 4
 168              		.cfi_def_cfa_offset 0
 169 006a 7047     		bx	lr
 170              	.LVL9:
 171              	.L6:
 172              	.LCFI2:
 173              		.cfi_restore_state
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 174              		.loc 1 277 17 view .LVU69
 175 006c 4024     		movs	r4, #64
 176 006e D3E7     		b	.L2
 177              	.LVL10:
 178              	.L7:
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 179              		.loc 1 337 74 discriminator 1 view .LVU70
 180 0070 0A68     		ldr	r2, [r1]
 181              	.LVL11:
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 182              		.loc 1 337 66 discriminator 1 view .LVU71
 183 0072 002A     		cmp	r2, #0
 184 0074 F7D0     		beq	.L3
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 185              		.loc 1 339 5 is_stmt 1 view .LVU72
 186 0076 0268     		ldr	r2, [r0]
 187 0078 22F48012 		bic	r2, r2, #1048576
 188 007c 1343     		orrs	r3, r3, r2
 189 007e 0360     		str	r3, [r0]
 190 0080 F1E7     		b	.L3
 191              	.L9:
 192 0082 00BF     		.align	2
 193              	.L8:
 194 0084 8000E0FF 		.word	-2097024
 195              		.cfi_endproc
 196              	.LFE134:
 198              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 199              		.align	1
 200              		.global	FMC_NORSRAM_DeInit
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	FMC_NORSRAM_DeInit:
 206              	.LVL12:
 207              	.LFB135:
ARM GAS  /tmp/ccPQw2z3.s 			page 11


 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                      FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 208              		.loc 1 363 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 213              		.loc 1 365 3 view .LVU74
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 214              		.loc 1 366 3 view .LVU75
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 215              		.loc 1 367 3 view .LVU76
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 216              		.loc 1 370 3 view .LVU77
 217 0000 50F82230 		ldr	r3, [r0, r2, lsl #2]
 218 0004 23F00103 		bic	r3, r3, #1
 219 0008 40F82230 		str	r3, [r0, r2, lsl #2]
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 220              		.loc 1 374 3 view .LVU78
 221              		.loc 1 374 6 is_stmt 0 view .LVU79
 222 000c 6AB9     		cbnz	r2, .L11
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 223              		.loc 1 376 5 is_stmt 1 view .LVU80
 224              		.loc 1 376 24 is_stmt 0 view .LVU81
 225 000e 43F2DB03 		movw	r3, #12507
 226 0012 40F82230 		str	r3, [r0, r2, lsl #2]
 227              	.L12:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 228              		.loc 1 384 3 is_stmt 1 view .LVU82
 229              		.loc 1 384 21 is_stmt 0 view .LVU83
 230 0016 02F1010C 		add	ip, r2, #1
 231              		.loc 1 384 27 view .LVU84
 232 001a 6FF07043 		mvn	r3, #-268435456
ARM GAS  /tmp/ccPQw2z3.s 			page 12


 233 001e 40F82C30 		str	r3, [r0, ip, lsl #2]
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 234              		.loc 1 385 3 is_stmt 1 view .LVU85
 235              		.loc 1 385 26 is_stmt 0 view .LVU86
 236 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 237              		.loc 1 387 3 is_stmt 1 view .LVU87
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 238              		.loc 1 388 1 is_stmt 0 view .LVU88
 239 0026 0020     		movs	r0, #0
 240              	.LVL13:
 241              		.loc 1 388 1 view .LVU89
 242 0028 7047     		bx	lr
 243              	.LVL14:
 244              	.L11:
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 245              		.loc 1 381 5 is_stmt 1 view .LVU90
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 246              		.loc 1 381 24 is_stmt 0 view .LVU91
 247 002a 43F2D203 		movw	r3, #12498
 248 002e 40F82230 		str	r3, [r0, r2, lsl #2]
 249 0032 F0E7     		b	.L12
 250              		.cfi_endproc
 251              	.LFE135:
 253              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 254              		.align	1
 255              		.global	FMC_NORSRAM_Timing_Init
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	FMC_NORSRAM_Timing_Init:
 261              	.LVL15:
 262              	.LFB136:
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                           FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 263              		.loc 1 400 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 400 1 is_stmt 0 view .LVU93
 268 0000 10B5     		push	{r4, lr}
 269              	.LCFI3:
 270              		.cfi_def_cfa_offset 8
 271              		.cfi_offset 4, -8
 272              		.cfi_offset 14, -4
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
ARM GAS  /tmp/ccPQw2z3.s 			page 13


 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr;
 273              		.loc 1 402 3 is_stmt 1 view .LVU94
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 274              		.loc 1 406 3 view .LVU95
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 275              		.loc 1 407 3 view .LVU96
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 276              		.loc 1 408 3 view .LVU97
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 277              		.loc 1 409 3 view .LVU98
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 278              		.loc 1 410 3 view .LVU99
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 279              		.loc 1 411 3 view .LVU100
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 280              		.loc 1 412 3 view .LVU101
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 281              		.loc 1 413 3 view .LVU102
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 282              		.loc 1 414 3 view .LVU103
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 283              		.loc 1 417 3 view .LVU104
 284 0002 0132     		adds	r2, r2, #1
 285              	.LVL16:
 286              		.loc 1 417 3 is_stmt 0 view .LVU105
 287 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
 288 0008 03F0404C 		and	ip, r3, #-1073741824
 289 000c 0B68     		ldr	r3, [r1]
 290 000e 4C68     		ldr	r4, [r1, #4]
 291 0010 43EA0413 		orr	r3, r3, r4, lsl #4
 292 0014 8C68     		ldr	r4, [r1, #8]
 293 0016 43EA0423 		orr	r3, r3, r4, lsl #8
 294 001a CC68     		ldr	r4, [r1, #12]
 295 001c 43EA0443 		orr	r3, r3, r4, lsl #16
 296 0020 0C69     		ldr	r4, [r1, #16]
 297 0022 04F1FF3E 		add	lr, r4, #-1
 298 0026 43EA0E53 		orr	r3, r3, lr, lsl #20
 299 002a 4C69     		ldr	r4, [r1, #20]
 300 002c A4F1020E 		sub	lr, r4, #2
 301 0030 43EA0E63 		orr	r3, r3, lr, lsl #24
 302 0034 8C69     		ldr	r4, [r1, #24]
 303 0036 2343     		orrs	r3, r3, r4
 304 0038 4CEA0303 		orr	r3, ip, r3
 305 003c 40F82230 		str	r3, [r0, r2, lsl #2]
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        ((Timing->AddressHoldTime)        << FMC_BTR
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        ((Timing->DataSetupTime)          << FMC_BTR
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        ((Timing->BusTurnAroundDuration)  << FMC_BTR
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        (((Timing->CLKDivision) - 1U)     << FMC_BTR
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        (((Timing->DataLatency) - 2U)     << FMC_BTR
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                        (Timing->AccessMode)));
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_BCR1_CCLKEN)
ARM GAS  /tmp/ccPQw2z3.s 			page 14


 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 306              		.loc 1 427 3 is_stmt 1 view .LVU106
 307              		.loc 1 427 7 is_stmt 0 view .LVU107
 308 0040 0368     		ldr	r3, [r0]
 309              		.loc 1 427 6 view .LVU108
 310 0042 13F4801F 		tst	r3, #1048576
 311 0046 0BD0     		beq	.L14
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTR1_CLKDIV_Pos));
 312              		.loc 1 429 5 is_stmt 1 view .LVU109
 313              		.loc 1 429 35 is_stmt 0 view .LVU110
 314 0048 4268     		ldr	r2, [r0, #4]
 315              	.LVL17:
 316              		.loc 1 429 10 view .LVU111
 317 004a 22F47002 		bic	r2, r2, #15728640
 318              	.LVL18:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTR1_CLKDIV_Pos);
 319              		.loc 1 430 5 is_stmt 1 view .LVU112
 320              		.loc 1 430 32 is_stmt 0 view .LVU113
 321 004e 0B69     		ldr	r3, [r1, #16]
 322              		.loc 1 430 47 view .LVU114
 323 0050 013B     		subs	r3, r3, #1
 324              		.loc 1 430 10 view .LVU115
 325 0052 42EA0352 		orr	r2, r2, r3, lsl #20
 326              	.LVL19:
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTR1_CLKDIV, tmpr);
 327              		.loc 1 431 5 is_stmt 1 view .LVU116
 328 0056 4368     		ldr	r3, [r0, #4]
 329 0058 23F47003 		bic	r3, r3, #15728640
 330 005c 1343     		orrs	r3, r3, r2
 331 005e 4360     		str	r3, [r0, #4]
 332              	.LVL20:
 333              	.L14:
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 334              		.loc 1 435 3 view .LVU117
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 335              		.loc 1 436 1 is_stmt 0 view .LVU118
 336 0060 0020     		movs	r0, #0
 337              	.LVL21:
 338              		.loc 1 436 1 view .LVU119
 339 0062 10BD     		pop	{r4, pc}
 340              		.cfi_endproc
 341              	.LFE136:
 343              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 344              		.align	1
 345              		.global	FMC_NORSRAM_Extended_Timing_Init
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	FMC_NORSRAM_Extended_Timing_Init:
 351              	.LVL22:
 352              	.LFB137:
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
ARM GAS  /tmp/ccPQw2z3.s 			page 15


 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                    FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                    uint32_t ExtendedMode)
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 353              		.loc 1 453 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 358              		.loc 1 455 3 view .LVU121
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 359              		.loc 1 458 3 view .LVU122
 360              		.loc 1 458 6 is_stmt 0 view .LVU123
 361 0000 B3F5804F 		cmp	r3, #16384
 362 0004 05D0     		beq	.L23
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTR1
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTR1
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 363              		.loc 1 478 5 is_stmt 1 view .LVU124
 364              		.loc 1 478 24 is_stmt 0 view .LVU125
 365 0006 6FF07043 		mvn	r3, #-268435456
 366              	.LVL23:
 367              		.loc 1 478 24 view .LVU126
 368 000a 40F82230 		str	r3, [r0, r2, lsl #2]
ARM GAS  /tmp/ccPQw2z3.s 			page 16


 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 369              		.loc 1 481 3 is_stmt 1 view .LVU127
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 370              		.loc 1 482 1 is_stmt 0 view .LVU128
 371 000e 0020     		movs	r0, #0
 372              	.LVL24:
 373              		.loc 1 482 1 view .LVU129
 374 0010 7047     		bx	lr
 375              	.LVL25:
 376              	.L23:
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 377              		.loc 1 453 1 view .LVU130
 378 0012 30B4     		push	{r4, r5}
 379              	.LCFI4:
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 4, -8
 382              		.cfi_offset 5, -4
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 383              		.loc 1 461 5 is_stmt 1 view .LVU131
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 384              		.loc 1 462 5 view .LVU132
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 385              		.loc 1 463 5 view .LVU133
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 386              		.loc 1 464 5 view .LVU134
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 387              		.loc 1 465 5 view .LVU135
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 388              		.loc 1 466 5 view .LVU136
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 389              		.loc 1 467 5 view .LVU137
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 390              		.loc 1 470 5 view .LVU138
 391 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 392              	.LVL26:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 393              		.loc 1 470 5 is_stmt 0 view .LVU139
 394 0018 094C     		ldr	r4, .L24
 395 001a 1C40     		ands	r4, r4, r3
 396 001c 0B68     		ldr	r3, [r1]
 397 001e 4D68     		ldr	r5, [r1, #4]
 398 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 399 0024 8D68     		ldr	r5, [r1, #8]
 400 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 401 002a 8D69     		ldr	r5, [r1, #24]
 402 002c 2B43     		orrs	r3, r3, r5
 403 002e C968     		ldr	r1, [r1, #12]
 404              	.LVL27:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTR1
 405              		.loc 1 470 5 view .LVU140
 406 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 407 0034 1C43     		orrs	r4, r4, r3
 408 0036 40F82240 		str	r4, [r0, r2, lsl #2]
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 409              		.loc 1 481 3 is_stmt 1 view .LVU141
ARM GAS  /tmp/ccPQw2z3.s 			page 17


 410              		.loc 1 482 1 is_stmt 0 view .LVU142
 411 003a 0020     		movs	r0, #0
 412              	.LVL28:
 413              		.loc 1 482 1 view .LVU143
 414 003c 30BC     		pop	{r4, r5}
 415              	.LCFI5:
 416              		.cfi_restore 5
 417              		.cfi_restore 4
 418              		.cfi_def_cfa_offset 0
 419 003e 7047     		bx	lr
 420              	.L25:
 421              		.align	2
 422              	.L24:
 423 0040 0000F0CF 		.word	-806354944
 424              		.cfi_endproc
 425              	.LFE137:
 427              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 428              		.align	1
 429              		.global	FMC_NORSRAM_WriteOperation_Enable
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	FMC_NORSRAM_WriteOperation_Enable:
 435              	.LVL29:
 436              	.LFB138:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief   management functions
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC NORSRAM interface.
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 437              		.loc 1 509 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
ARM GAS  /tmp/ccPQw2z3.s 			page 18


 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 442              		.loc 1 511 3 view .LVU145
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 443              		.loc 1 512 3 view .LVU146
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable write operation */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 444              		.loc 1 515 3 view .LVU147
 445 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 446 0004 43F48053 		orr	r3, r3, #4096
 447 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 448              		.loc 1 517 3 view .LVU148
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 449              		.loc 1 518 1 is_stmt 0 view .LVU149
 450 000c 0020     		movs	r0, #0
 451              	.LVL30:
 452              		.loc 1 518 1 view .LVU150
 453 000e 7047     		bx	lr
 454              		.cfi_endproc
 455              	.LFE138:
 457              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 458              		.align	1
 459              		.global	FMC_NORSRAM_WriteOperation_Disable
 460              		.syntax unified
 461              		.thumb
 462              		.thumb_func
 464              	FMC_NORSRAM_WriteOperation_Disable:
 465              	.LVL31:
 466              	.LFB139:
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 467              		.loc 1 527 1 is_stmt 1 view -0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 472              		.loc 1 529 3 view .LVU152
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 473              		.loc 1 530 3 view .LVU153
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable write operation */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 474              		.loc 1 533 3 view .LVU154
 475 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 476 0004 23F48053 		bic	r3, r3, #4096
ARM GAS  /tmp/ccPQw2z3.s 			page 19


 477 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 478              		.loc 1 535 3 view .LVU155
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 479              		.loc 1 536 1 is_stmt 0 view .LVU156
 480 000c 0020     		movs	r0, #0
 481              	.LVL32:
 482              		.loc 1 536 1 view .LVU157
 483 000e 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE139:
 487              		.section	.text.FMC_NAND_Init,"ax",%progbits
 488              		.align	1
 489              		.global	FMC_NAND_Init
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	FMC_NAND_Init:
 495              	.LVL33:
 496              	.LFB140:
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank1 */
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    NAND Controller functions
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the NAND external devices.
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
ARM GAS  /tmp/ccPQw2z3.s 			page 20


 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 497              		.loc 1 599 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 502              		.loc 1 599 1 is_stmt 0 view .LVU159
 503 0000 10B4     		push	{r4}
 504              	.LCFI6:
 505              		.cfi_def_cfa_offset 4
 506              		.cfi_offset 4, -4
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 507              		.loc 1 601 3 is_stmt 1 view .LVU160
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 508              		.loc 1 602 3 view .LVU161
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 509              		.loc 1 603 3 view .LVU162
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 510              		.loc 1 604 3 view .LVU163
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 511              		.loc 1 605 3 view .LVU164
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 512              		.loc 1 606 3 view .LVU165
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 513              		.loc 1 607 3 view .LVU166
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 514              		.loc 1 608 3 view .LVU167
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NAND device control parameters */
ARM GAS  /tmp/ccPQw2z3.s 			page 21


 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Init->NandBank == FMC_NAND_BANK2)
 515              		.loc 1 612 3 view .LVU168
 516              		.loc 1 612 11 is_stmt 0 view .LVU169
 517 0002 0B68     		ldr	r3, [r1]
 518              		.loc 1 612 6 view .LVU170
 519 0004 102B     		cmp	r3, #16
 520 0006 17D0     		beq	.L32
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                    
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               FMC_PCR_MEMORY_TYPE_NAND                             
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->MemoryDataWidth                                
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->EccComputation                                 
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->ECCPageSize                                    
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               ((Init->TCLRSetupTime) << FMC_PCR2_TCLR_Pos)  |
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               ((Init->TARSetupTime)  << FMC_PCR2_TAR_Pos)));
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                    
 521              		.loc 1 626 5 is_stmt 1 view .LVU171
 522 0008 036A     		ldr	r3, [r0, #32]
 523 000a 164A     		ldr	r2, .L33
 524 000c 1A40     		ands	r2, r2, r3
 525 000e 4B68     		ldr	r3, [r1, #4]
 526 0010 8C68     		ldr	r4, [r1, #8]
 527 0012 2343     		orrs	r3, r3, r4
 528 0014 CC68     		ldr	r4, [r1, #12]
 529 0016 2343     		orrs	r3, r3, r4
 530 0018 0C69     		ldr	r4, [r1, #16]
 531 001a 2343     		orrs	r3, r3, r4
 532 001c 4C69     		ldr	r4, [r1, #20]
 533 001e 43EA4423 		orr	r3, r3, r4, lsl #9
 534 0022 8969     		ldr	r1, [r1, #24]
 535              	.LVL34:
 536              		.loc 1 626 5 is_stmt 0 view .LVU172
 537 0024 43EA4133 		orr	r3, r3, r1, lsl #13
 538 0028 1A43     		orrs	r2, r2, r3
 539 002a 42F00802 		orr	r2, r2, #8
 540 002e 0262     		str	r2, [r0, #32]
 541              	.L30:
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               FMC_PCR_MEMORY_TYPE_NAND                             
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->MemoryDataWidth                                
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->EccComputation                                 
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               Init->ECCPageSize                                    
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               ((Init->TCLRSetupTime) << FMC_PCR2_TCLR_Pos)  |
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               ((Init->TARSetupTime)  << FMC_PCR2_TAR_Pos)));
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            Init->EccComputation                         |
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
ARM GAS  /tmp/ccPQw2z3.s 			page 22


 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 542              		.loc 1 645 3 is_stmt 1 view .LVU173
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 543              		.loc 1 646 1 is_stmt 0 view .LVU174
 544 0030 0020     		movs	r0, #0
 545              	.LVL35:
 546              		.loc 1 646 1 view .LVU175
 547 0032 5DF8044B 		ldr	r4, [sp], #4
 548              	.LCFI7:
 549              		.cfi_remember_state
 550              		.cfi_restore 4
 551              		.cfi_def_cfa_offset 0
 552 0036 7047     		bx	lr
 553              	.LVL36:
 554              	.L32:
 555              	.LCFI8:
 556              		.cfi_restore_state
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               FMC_PCR_MEMORY_TYPE_NAND                             
 557              		.loc 1 615 5 is_stmt 1 view .LVU176
 558 0038 0368     		ldr	r3, [r0]
 559 003a 0A4A     		ldr	r2, .L33
 560 003c 1A40     		ands	r2, r2, r3
 561 003e 4B68     		ldr	r3, [r1, #4]
 562 0040 8C68     		ldr	r4, [r1, #8]
 563 0042 2343     		orrs	r3, r3, r4
 564 0044 CC68     		ldr	r4, [r1, #12]
 565 0046 2343     		orrs	r3, r3, r4
 566 0048 0C69     		ldr	r4, [r1, #16]
 567 004a 2343     		orrs	r3, r3, r4
 568 004c 4C69     		ldr	r4, [r1, #20]
 569 004e 43EA4423 		orr	r3, r3, r4, lsl #9
 570 0052 8969     		ldr	r1, [r1, #24]
 571              	.LVL37:
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                               FMC_PCR_MEMORY_TYPE_NAND                             
 572              		.loc 1 615 5 is_stmt 0 view .LVU177
 573 0054 43EA4133 		orr	r3, r3, r1, lsl #13
 574 0058 1A43     		orrs	r2, r2, r3
 575 005a 42F00802 		orr	r2, r2, #8
 576 005e 0260     		str	r2, [r0]
 577 0060 E6E7     		b	.L30
 578              	.L34:
 579 0062 00BF     		.align	2
 580              	.L33:
 581 0064 8101F0FF 		.word	-1048191
 582              		.cfi_endproc
 583              	.LFE140:
 585              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 586              		.align	1
 587              		.global	FMC_NAND_CommonSpace_Timing_Init
 588              		.syntax unified
 589              		.thumb
 590              		.thumb_func
 592              	FMC_NAND_CommonSpace_Timing_Init:
 593              	.LVL38:
ARM GAS  /tmp/ccPQw2z3.s 			page 23


 594              	.LFB141:
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                    FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Ban
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 595              		.loc 1 658 1 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 600              		.loc 1 660 3 view .LVU179
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 601              		.loc 1 661 3 view .LVU180
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 602              		.loc 1 662 3 view .LVU181
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 603              		.loc 1 663 3 view .LVU182
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 604              		.loc 1 664 3 view .LVU183
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 605              		.loc 1 665 3 view .LVU184
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 606              		.loc 1 669 3 view .LVU185
 607              		.loc 1 669 6 is_stmt 0 view .LVU186
 608 0000 102A     		cmp	r2, #16
 609 0002 0DD0     		beq	.L38
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                  
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PMEM2_MEMWAIT2_Pos)
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HoldSetupTime) << FMC_PMEM2_MEMHOLD2_Pos)
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HiZSetupTime)  << FMC_PMEM2_MEMHIZ2_Pos))
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                  
 610              		.loc 1 680 5 is_stmt 1 view .LVU187
 611 0004 836A     		ldr	r3, [r0, #40]
 612 0006 0B68     		ldr	r3, [r1]
 613 0008 4A68     		ldr	r2, [r1, #4]
 614              	.LVL39:
 615              		.loc 1 680 5 is_stmt 0 view .LVU188
 616 000a 43EA0223 		orr	r3, r3, r2, lsl #8
ARM GAS  /tmp/ccPQw2z3.s 			page 24


 617 000e 8A68     		ldr	r2, [r1, #8]
 618 0010 43EA0243 		orr	r3, r3, r2, lsl #16
 619 0014 CA68     		ldr	r2, [r1, #12]
 620 0016 43EA0263 		orr	r3, r3, r2, lsl #24
 621 001a 8362     		str	r3, [r0, #40]
 622              	.L37:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PMEM2_MEMWAIT2_Pos)
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HoldSetupTime) << FMC_PMEM2_MEMHOLD2_Pos)
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HiZSetupTime)  << FMC_PMEM2_MEMHIZ2_Pos))
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT2_Pos) |
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD2_Pos) |
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ2_Pos)));
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 623              		.loc 1 696 3 is_stmt 1 view .LVU189
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 624              		.loc 1 697 1 is_stmt 0 view .LVU190
 625 001c 0020     		movs	r0, #0
 626              	.LVL40:
 627              		.loc 1 697 1 view .LVU191
 628 001e 7047     		bx	lr
 629              	.LVL41:
 630              	.L38:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PMEM2_MEMWAIT2_Pos)
 631              		.loc 1 672 5 is_stmt 1 view .LVU192
 632 0020 8368     		ldr	r3, [r0, #8]
 633 0022 0B68     		ldr	r3, [r1]
 634 0024 4A68     		ldr	r2, [r1, #4]
 635              	.LVL42:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PMEM2_MEMWAIT2_Pos)
 636              		.loc 1 672 5 is_stmt 0 view .LVU193
 637 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 638 002a 8A68     		ldr	r2, [r1, #8]
 639 002c 43EA0243 		orr	r3, r3, r2, lsl #16
 640 0030 CA68     		ldr	r2, [r1, #12]
 641 0032 43EA0263 		orr	r3, r3, r2, lsl #24
 642 0036 8360     		str	r3, [r0, #8]
 643 0038 F0E7     		b	.L37
 644              		.cfi_endproc
 645              	.LFE141:
 647              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 648              		.align	1
 649              		.global	FMC_NAND_AttributeSpace_Timing_Init
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 654              	FMC_NAND_AttributeSpace_Timing_Init:
 655              	.LVL43:
 656              	.LFB142:
ARM GAS  /tmp/ccPQw2z3.s 			page 25


 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                       FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t 
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 657              		.loc 1 709 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		@ link register save eliminated.
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 662              		.loc 1 711 3 view .LVU195
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 663              		.loc 1 712 3 view .LVU196
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 664              		.loc 1 713 3 view .LVU197
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 665              		.loc 1 714 3 view .LVU198
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 666              		.loc 1 715 3 view .LVU199
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 667              		.loc 1 716 3 view .LVU200
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 668              		.loc 1 720 3 view .LVU201
 669              		.loc 1 720 6 is_stmt 0 view .LVU202
 670 0000 102A     		cmp	r2, #16
 671 0002 0DD0     		beq	.L42
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                  
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PATT2_ATTWAIT2_Pos)
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HoldSetupTime) << FMC_PATT2_ATTHOLD2_Pos)
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HiZSetupTime)  << FMC_PATT2_ATTHIZ2_Pos))
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                  
 672              		.loc 1 731 5 is_stmt 1 view .LVU203
 673 0004 C36A     		ldr	r3, [r0, #44]
 674 0006 0B68     		ldr	r3, [r1]
 675 0008 4A68     		ldr	r2, [r1, #4]
 676              	.LVL44:
 677              		.loc 1 731 5 is_stmt 0 view .LVU204
 678 000a 43EA0223 		orr	r3, r3, r2, lsl #8
 679 000e 8A68     		ldr	r2, [r1, #8]
ARM GAS  /tmp/ccPQw2z3.s 			page 26


 680 0010 43EA0243 		orr	r3, r3, r2, lsl #16
 681 0014 CA68     		ldr	r2, [r1, #12]
 682 0016 43EA0263 		orr	r3, r3, r2, lsl #24
 683 001a C362     		str	r3, [r0, #44]
 684              	.L41:
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PATT2_ATTWAIT2_Pos)
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HoldSetupTime) << FMC_PATT2_ATTHOLD2_Pos)
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->HiZSetupTime)  << FMC_PATT2_ATTHIZ2_Pos))
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT2_Pos) |
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD2_Pos) |
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ2_Pos)));
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 685              		.loc 1 747 3 is_stmt 1 view .LVU205
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 686              		.loc 1 748 1 is_stmt 0 view .LVU206
 687 001c 0020     		movs	r0, #0
 688              	.LVL45:
 689              		.loc 1 748 1 view .LVU207
 690 001e 7047     		bx	lr
 691              	.LVL46:
 692              	.L42:
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PATT2_ATTWAIT2_Pos)
 693              		.loc 1 723 5 is_stmt 1 view .LVU208
 694 0020 C368     		ldr	r3, [r0, #12]
 695 0022 0B68     		ldr	r3, [r1]
 696 0024 4A68     		ldr	r2, [r1, #4]
 697              	.LVL47:
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                 ((Timing->WaitSetupTime) << FMC_PATT2_ATTWAIT2_Pos)
 698              		.loc 1 723 5 is_stmt 0 view .LVU209
 699 0026 43EA0223 		orr	r3, r3, r2, lsl #8
 700 002a 8A68     		ldr	r2, [r1, #8]
 701 002c 43EA0243 		orr	r3, r3, r2, lsl #16
 702 0030 CA68     		ldr	r2, [r1, #12]
 703 0032 43EA0263 		orr	r3, r3, r2, lsl #24
 704 0036 C360     		str	r3, [r0, #12]
 705 0038 F0E7     		b	.L41
 706              		.cfi_endproc
 707              	.LFE142:
 709              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 710              		.align	1
 711              		.global	FMC_NAND_DeInit
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
 716              	FMC_NAND_DeInit:
 717              	.LVL48:
 718              	.LFB143:
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
ARM GAS  /tmp/ccPQw2z3.s 			page 27


 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 719              		.loc 1 757 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 724              		.loc 1 759 3 view .LVU211
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 725              		.loc 1 760 3 view .LVU212
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the NAND Bank */
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 726              		.loc 1 763 3 view .LVU213
 727 0000 1029     		cmp	r1, #16
 728 0002 0FD0     		beq	.L48
 729              		.loc 1 763 3 is_stmt 0 discriminator 2 view .LVU214
 730 0004 036A     		ldr	r3, [r0, #32]
 731 0006 23F00403 		bic	r3, r3, #4
 732 000a 0362     		str	r3, [r0, #32]
 733              	.L45:
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 734              		.loc 1 767 3 is_stmt 1 view .LVU215
 735              		.loc 1 767 6 is_stmt 0 view .LVU216
 736 000c 1029     		cmp	r1, #16
 737 000e 0ED0     		beq	.L49
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK2 registers to their reset values */
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PCR2,  0x00000018U);
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_Bank3_NAND */
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PCR3,  0x00000018U);
 738              		.loc 1 779 5 is_stmt 1 view .LVU217
 739 0010 1823     		movs	r3, #24
 740 0012 0362     		str	r3, [r0, #32]
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->SR3,   0x00000040U);
 741              		.loc 1 780 5 view .LVU218
 742 0014 4023     		movs	r3, #64
 743 0016 4362     		str	r3, [r0, #36]
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PMEM3, 0xFCFCFCFCU);
ARM GAS  /tmp/ccPQw2z3.s 			page 28


 744              		.loc 1 781 5 view .LVU219
 745 0018 4FF0FC33 		mov	r3, #-50529028
 746 001c 8362     		str	r3, [r0, #40]
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PATT3, 0xFCFCFCFCU);
 747              		.loc 1 782 5 view .LVU220
 748 001e C362     		str	r3, [r0, #44]
 749              	.L47:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 750              		.loc 1 795 3 view .LVU221
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 751              		.loc 1 796 1 is_stmt 0 view .LVU222
 752 0020 0020     		movs	r0, #0
 753              	.LVL49:
 754              		.loc 1 796 1 view .LVU223
 755 0022 7047     		bx	lr
 756              	.LVL50:
 757              	.L48:
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 758              		.loc 1 763 3 discriminator 1 view .LVU224
 759 0024 0368     		ldr	r3, [r0]
 760 0026 23F00403 		bic	r3, r3, #4
 761 002a 0360     		str	r3, [r0]
 762 002c EEE7     		b	.L45
 763              	.L49:
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->SR2,   0x00000040U);
 764              		.loc 1 770 5 is_stmt 1 view .LVU225
 765 002e 1823     		movs	r3, #24
 766 0030 0360     		str	r3, [r0]
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PMEM2, 0xFCFCFCFCU);
 767              		.loc 1 771 5 view .LVU226
 768 0032 4023     		movs	r3, #64
 769 0034 4360     		str	r3, [r0, #4]
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     WRITE_REG(Device->PATT2, 0xFCFCFCFCU);
 770              		.loc 1 772 5 view .LVU227
 771 0036 4FF0FC33 		mov	r3, #-50529028
 772 003a 8360     		str	r3, [r0, #8]
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 773              		.loc 1 773 5 view .LVU228
 774 003c C360     		str	r3, [r0, #12]
 775 003e EFE7     		b	.L47
 776              		.cfi_endproc
 777              	.LFE143:
 779              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 780              		.align	1
 781              		.global	FMC_NAND_ECC_Enable
ARM GAS  /tmp/ccPQw2z3.s 			page 29


 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 786              	FMC_NAND_ECC_Enable:
 787              	.LVL51:
 788              	.LFB144:
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief   management functions
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC NAND interface.
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 789              		.loc 1 825 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 794              		.loc 1 827 3 view .LVU230
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 795              		.loc 1 828 3 view .LVU231
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable ECC feature */
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 796              		.loc 1 832 3 view .LVU232
 797              		.loc 1 832 6 is_stmt 0 view .LVU233
 798 0000 1029     		cmp	r1, #16
 799 0002 05D0     		beq	.L53
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     SET_BIT(Device->PCR2, FMC_PCR2_ECCEN);
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
ARM GAS  /tmp/ccPQw2z3.s 			page 30


 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     SET_BIT(Device->PCR3, FMC_PCR2_ECCEN);
 800              		.loc 1 838 5 is_stmt 1 view .LVU234
 801 0004 036A     		ldr	r3, [r0, #32]
 802 0006 43F04003 		orr	r3, r3, #64
 803 000a 0362     		str	r3, [r0, #32]
 804              	.L52:
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 805              		.loc 1 847 3 view .LVU235
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 806              		.loc 1 848 1 is_stmt 0 view .LVU236
 807 000c 0020     		movs	r0, #0
 808              	.LVL52:
 809              		.loc 1 848 1 view .LVU237
 810 000e 7047     		bx	lr
 811              	.LVL53:
 812              	.L53:
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 813              		.loc 1 834 5 is_stmt 1 view .LVU238
 814 0010 0368     		ldr	r3, [r0]
 815 0012 43F04003 		orr	r3, r3, #64
 816 0016 0360     		str	r3, [r0]
 817 0018 F8E7     		b	.L52
 818              		.cfi_endproc
 819              	.LFE144:
 821              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 822              		.align	1
 823              		.global	FMC_NAND_ECC_Disable
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 828              	FMC_NAND_ECC_Disable:
 829              	.LVL54:
 830              	.LFB145:
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 831              		.loc 1 858 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
ARM GAS  /tmp/ccPQw2z3.s 			page 31


 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 836              		.loc 1 860 3 view .LVU240
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 837              		.loc 1 861 3 view .LVU241
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable ECC feature */
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 838              		.loc 1 865 3 view .LVU242
 839              		.loc 1 865 6 is_stmt 0 view .LVU243
 840 0000 1029     		cmp	r1, #16
 841 0002 05D0     		beq	.L57
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     CLEAR_BIT(Device->PCR2, FMC_PCR2_ECCEN);
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     CLEAR_BIT(Device->PCR3, FMC_PCR2_ECCEN);
 842              		.loc 1 871 5 is_stmt 1 view .LVU244
 843 0004 036A     		ldr	r3, [r0, #32]
 844 0006 23F04003 		bic	r3, r3, #64
 845 000a 0362     		str	r3, [r0, #32]
 846              	.L56:
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 847              		.loc 1 880 3 view .LVU245
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 848              		.loc 1 881 1 is_stmt 0 view .LVU246
 849 000c 0020     		movs	r0, #0
 850              	.LVL55:
 851              		.loc 1 881 1 view .LVU247
 852 000e 7047     		bx	lr
 853              	.LVL56:
 854              	.L57:
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 855              		.loc 1 867 5 is_stmt 1 view .LVU248
 856 0010 0368     		ldr	r3, [r0]
 857 0012 23F04003 		bic	r3, r3, #64
 858 0016 0360     		str	r3, [r0]
 859 0018 F8E7     		b	.L56
 860              		.cfi_endproc
 861              	.LFE145:
 863              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 864              		.align	1
 865              		.global	FMC_NAND_GetECC
 866              		.syntax unified
 867              		.thumb
 868              		.thumb_func
 870              	FMC_NAND_GetECC:
ARM GAS  /tmp/ccPQw2z3.s 			page 32


 871              	.LVL57:
 872              	.LFB146:
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                   uint32_t Timeout)
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 873              		.loc 1 893 1 view -0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 0
 876              		@ frame_needed = 0, uses_anonymous_args = 0
 877              		.loc 1 893 1 is_stmt 0 view .LVU250
 878 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 879              	.LCFI9:
 880              		.cfi_def_cfa_offset 32
 881              		.cfi_offset 3, -32
 882              		.cfi_offset 4, -28
 883              		.cfi_offset 5, -24
 884              		.cfi_offset 6, -20
 885              		.cfi_offset 7, -16
 886              		.cfi_offset 8, -12
 887              		.cfi_offset 9, -8
 888              		.cfi_offset 14, -4
 889 0004 0646     		mov	r6, r0
 890 0006 8846     		mov	r8, r1
 891 0008 1546     		mov	r5, r2
 892 000a 1F46     		mov	r7, r3
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tickstart;
 893              		.loc 1 894 3 is_stmt 1 view .LVU251
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 894              		.loc 1 897 3 view .LVU252
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 895              		.loc 1 898 3 view .LVU253
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get tick */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 896              		.loc 1 901 3 view .LVU254
 897              		.loc 1 901 15 is_stmt 0 view .LVU255
 898 000c FFF7FEFF 		bl	HAL_GetTick
 899              	.LVL58:
 900              		.loc 1 901 15 view .LVU256
 901 0010 8146     		mov	r9, r0
 902              	.LVL59:
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 903              		.loc 1 904 3 is_stmt 1 view .LVU257
 904              		.loc 1 904 9 is_stmt 0 view .LVU258
ARM GAS  /tmp/ccPQw2z3.s 			page 33


 905 0012 12E0     		b	.L60
 906              	.LVL60:
 907              	.L70:
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check for the Timeout */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 908              		.loc 1 909 7 is_stmt 1 view .LVU259
 909              		.loc 1 909 13 is_stmt 0 view .LVU260
 910 0014 FFF7FEFF 		bl	HAL_GetTick
 911              	.LVL61:
 912              		.loc 1 909 27 view .LVU261
 913 0018 A0EB0900 		sub	r0, r0, r9
 914              		.loc 1 909 10 view .LVU262
 915 001c B842     		cmp	r0, r7
 916 001e 22D8     		bhi	.L66
 917              		.loc 1 909 51 discriminator 1 view .LVU263
 918 0020 5FB9     		cbnz	r7, .L60
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       {
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 919              		.loc 1 911 16 view .LVU264
 920 0022 0320     		movs	r0, #3
 921 0024 18E0     		b	.L61
 922              	.L62:
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 923              		.loc 1 904 10 discriminator 2 view .LVU265
 924 0026 746A     		ldr	r4, [r6, #36]
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 925              		.loc 1 904 60 discriminator 2 view .LVU266
 926 0028 14F0400F 		tst	r4, #64
 927 002c 0CBF     		ite	eq
 928 002e 0124     		moveq	r4, #1
 929 0030 0024     		movne	r4, #0
 930              	.L63:
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 931              		.loc 1 904 60 discriminator 4 view .LVU267
 932 0032 5CB1     		cbz	r4, .L69
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
 933              		.loc 1 907 5 is_stmt 1 view .LVU268
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
 934              		.loc 1 907 8 is_stmt 0 view .LVU269
 935 0034 B7F1FF3F 		cmp	r7, #-1
 936 0038 ECD1     		bne	.L70
 937              	.L60:
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 938              		.loc 1 904 60 is_stmt 1 view .LVU270
 939 003a 102D     		cmp	r5, #16
 940 003c F3D1     		bne	.L62
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 941              		.loc 1 904 10 is_stmt 0 discriminator 1 view .LVU271
 942 003e 7368     		ldr	r3, [r6, #4]
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 943              		.loc 1 904 60 discriminator 1 view .LVU272
 944 0040 13F0400F 		tst	r3, #64
 945 0044 0CBF     		ite	eq
 946 0046 0124     		moveq	r4, #1
ARM GAS  /tmp/ccPQw2z3.s 			page 34


 947 0048 0024     		movne	r4, #0
 948 004a F2E7     		b	.L63
 949              	.L69:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     }
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank2_3)
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_NAND_BANK2)
 950              		.loc 1 917 3 is_stmt 1 view .LVU273
 951              		.loc 1 917 6 is_stmt 0 view .LVU274
 952 004c 102D     		cmp	r5, #16
 953 004e 05D0     		beq	.L71
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the ECCR2 register value */
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     *ECCval = (uint32_t)Device->ECCR2;
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the ECCR3 register value */
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     *ECCval = (uint32_t)Device->ECCR3;
 954              		.loc 1 925 5 is_stmt 1 view .LVU275
 955              		.loc 1 925 31 is_stmt 0 view .LVU276
 956 0050 736B     		ldr	r3, [r6, #52]
 957              		.loc 1 925 13 view .LVU277
 958 0052 C8F80030 		str	r3, [r8]
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   UNUSED(Bank);
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the ECCR register value */
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 959              		.loc 1 935 10 view .LVU278
 960 0056 0020     		movs	r0, #0
 961              	.L61:
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 962              		.loc 1 936 1 view .LVU279
 963 0058 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 964              	.LVL62:
 965              	.L71:
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 966              		.loc 1 920 5 is_stmt 1 view .LVU280
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 967              		.loc 1 920 31 is_stmt 0 view .LVU281
 968 005c 7369     		ldr	r3, [r6, #20]
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 969              		.loc 1 920 13 view .LVU282
 970 005e C8F80030 		str	r3, [r8]
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 971              		.loc 1 935 10 view .LVU283
 972 0062 0020     		movs	r0, #0
 973 0064 F8E7     		b	.L61
 974              	.L66:
ARM GAS  /tmp/ccPQw2z3.s 			page 35


 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
 975              		.loc 1 911 16 view .LVU284
 976 0066 0320     		movs	r0, #3
 977 0068 F6E7     		b	.L61
 978              		.cfi_endproc
 979              	.LFE146:
 981              		.section	.text.FMC_PCCARD_Init,"ax",%progbits
 982              		.align	1
 983              		.global	FMC_PCCARD_Init
 984              		.syntax unified
 985              		.thumb
 986              		.thumb_func
 988              	FMC_PCCARD_Init:
 989              	.LVL63:
 990              	.LFB147:
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank4)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_PCCARD
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    PCCARD Controller functions
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ##### How to use PCCARD device driver #####
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC PCCARD bank in order
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the PCCARD/compact flash external devices.
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank reset using the function FMC_PCCARD_DeInit()
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank control configuration using the function FMC_PCCARD_Init()
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank common space timing configuration using the function
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_CommonSpace_Timing_Init()
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank attribute space timing configuration using the function
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_AttributeSpace_Timing_Init()
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank IO space timing configuration using the function
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_IOSpace_Timing_Init()
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_PCCARD_Private_Functions_Group1
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC PCCARD interface
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC PCCARD interface
ARM GAS  /tmp/ccPQw2z3.s 			page 36


 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD device according to the specified
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_PCCARD_HandleTypeDef
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to PCCARD Initialization structure
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, FMC_PCCARD_InitTypeDef *Init)
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 991              		.loc 1 993 1 is_stmt 1 view -0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995              		@ link register save eliminated.
 996              		.loc 1 993 1 is_stmt 0 view .LVU286
 997 0000 10B4     		push	{r4}
 998              	.LCFI10:
 999              		.cfi_def_cfa_offset 4
 1000              		.cfi_offset 4, -4
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
 1001              		.loc 1 995 3 is_stmt 1 view .LVU287
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 1002              		.loc 1 997 3 view .LVU288
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 1003              		.loc 1 998 3 view .LVU289
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 1004              		.loc 1 999 3 view .LVU290
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_PCCARD device control parameters */
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PCR4,
 1005              		.loc 1 1003 3 view .LVU291
 1006 0002 0368     		ldr	r3, [r0]
 1007 0004 23F4FF33 		bic	r3, r3, #130560
 1008 0008 23F03A03 		bic	r3, r3, #58
 1009 000c 0A68     		ldr	r2, [r1]
 1010 000e 4C68     		ldr	r4, [r1, #4]
 1011 0010 42EA4422 		orr	r2, r2, r4, lsl #9
 1012 0014 8968     		ldr	r1, [r1, #8]
 1013              	.LVL64:
 1014              		.loc 1 1003 3 is_stmt 0 view .LVU292
 1015 0016 42EA4132 		orr	r2, r2, r1, lsl #13
 1016 001a 1343     		orrs	r3, r3, r2
 1017 001c 43F01003 		orr	r3, r3, #16
 1018 0020 0360     		str	r3, [r0]
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              (FMC_PCR4_PTYP                                          |
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               FMC_PCR4_PWAITEN                                       |
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               FMC_PCR4_PWID                                          |
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               FMC_PCR4_TCLR                                          |
ARM GAS  /tmp/ccPQw2z3.s 			page 37


1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               FMC_PCR4_TAR),
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              (FMC_PCR_MEMORY_TYPE_PCCARD                             |
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               Init->Waitfeature                                      |
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               FMC_NAND_PCC_MEM_BUS_WIDTH_16                          |
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (Init->TCLRSetupTime << FMC_PCR4_TCLR_Pos)   |
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (Init->TARSetupTime  << FMC_PCR4_TAR_Pos)));
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1019              		.loc 1 1015 3 is_stmt 1 view .LVU293
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1020              		.loc 1 1016 1 is_stmt 0 view .LVU294
 1021 0022 0020     		movs	r0, #0
 1022              	.LVL65:
 1023              		.loc 1 1016 1 view .LVU295
 1024 0024 5DF8044B 		ldr	r4, [sp], #4
 1025              	.LCFI11:
 1026              		.cfi_restore 4
 1027              		.cfi_def_cfa_offset 0
 1028 0028 7047     		bx	lr
 1029              		.cfi_endproc
 1030              	.LFE147:
 1032              		.section	.text.FMC_PCCARD_CommonSpace_Timing_Init,"ax",%progbits
 1033              		.align	1
 1034              		.global	FMC_PCCARD_CommonSpace_Timing_Init
 1035              		.syntax unified
 1036              		.thumb
 1037              		.thumb_func
 1039              	FMC_PCCARD_CommonSpace_Timing_Init:
 1040              	.LVL66:
 1041              	.LFB148:
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD Common space Timing according to the specified
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                               FMC_NAND_PCC_TimingTypeDef *Timing)
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1042              		.loc 1 1027 1 is_stmt 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046              		@ link register save eliminated.
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
 1047              		.loc 1 1029 3 view .LVU297
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 1048              		.loc 1 1031 3 view .LVU298
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 1049              		.loc 1 1032 3 view .LVU299
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 1050              		.loc 1 1033 3 view .LVU300
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
ARM GAS  /tmp/ccPQw2z3.s 			page 38


 1051              		.loc 1 1034 3 view .LVU301
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set PCCARD timing parameters */
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM4, PMEM4_CLEAR_MASK,
 1052              		.loc 1 1038 3 view .LVU302
 1053 0000 8368     		ldr	r3, [r0, #8]
 1054 0002 0B68     		ldr	r3, [r1]
 1055 0004 4A68     		ldr	r2, [r1, #4]
 1056 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 1057 000a 8A68     		ldr	r2, [r1, #8]
 1058 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 1059 0010 CA68     		ldr	r2, [r1, #12]
 1060 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 1061 0016 8360     		str	r3, [r0, #8]
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              (Timing->SetupTime                                              |
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->WaitSetupTime) << FMC_PMEM4_MEMWAIT4_Pos)  |
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->HoldSetupTime) << FMC_PMEM4_MEMHOLD4_Pos)  |
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->HiZSetupTime)  << FMC_PMEM4_MEMHIZ4_Pos)));
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1062              		.loc 1 1044 3 view .LVU303
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1063              		.loc 1 1045 1 is_stmt 0 view .LVU304
 1064 0018 0020     		movs	r0, #0
 1065              	.LVL67:
 1066              		.loc 1 1045 1 view .LVU305
 1067 001a 7047     		bx	lr
 1068              		.cfi_endproc
 1069              	.LFE148:
 1071              		.section	.text.FMC_PCCARD_AttributeSpace_Timing_Init,"ax",%progbits
 1072              		.align	1
 1073              		.global	FMC_PCCARD_AttributeSpace_Timing_Init
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	FMC_PCCARD_AttributeSpace_Timing_Init:
 1079              	.LVL68:
 1080              	.LFB149:
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD Attribute space Timing according to the specified
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                                  FMC_NAND_PCC_TimingTypeDef *Timing
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1081              		.loc 1 1056 1 is_stmt 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		@ link register save eliminated.
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
ARM GAS  /tmp/ccPQw2z3.s 			page 39


 1086              		.loc 1 1058 3 view .LVU307
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 1087              		.loc 1 1060 3 view .LVU308
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 1088              		.loc 1 1061 3 view .LVU309
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 1089              		.loc 1 1062 3 view .LVU310
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 1090              		.loc 1 1063 3 view .LVU311
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set PCCARD timing parameters */
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PATT4, PATT4_CLEAR_MASK,
 1091              		.loc 1 1067 3 view .LVU312
 1092 0000 C368     		ldr	r3, [r0, #12]
 1093 0002 0B68     		ldr	r3, [r1]
 1094 0004 4A68     		ldr	r2, [r1, #4]
 1095 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 1096 000a 8A68     		ldr	r2, [r1, #8]
 1097 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 1098 0010 CA68     		ldr	r2, [r1, #12]
 1099 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 1100 0016 C360     		str	r3, [r0, #12]
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              (Timing->SetupTime                                              |
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->WaitSetupTime) << FMC_PATT4_ATTWAIT4_Pos)  |
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->HoldSetupTime) << FMC_PATT4_ATTHOLD4_Pos)  |
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Timing->HiZSetupTime)  << FMC_PATT4_ATTHIZ4_Pos)));
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1101              		.loc 1 1073 3 view .LVU313
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1102              		.loc 1 1074 1 is_stmt 0 view .LVU314
 1103 0018 0020     		movs	r0, #0
 1104              	.LVL69:
 1105              		.loc 1 1074 1 view .LVU315
 1106 001a 7047     		bx	lr
 1107              		.cfi_endproc
 1108              	.LFE149:
 1110              		.section	.text.FMC_PCCARD_IOSpace_Timing_Init,"ax",%progbits
 1111              		.align	1
 1112              		.global	FMC_PCCARD_IOSpace_Timing_Init
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1117              	FMC_PCCARD_IOSpace_Timing_Init:
 1118              	.LVL70:
 1119              	.LFB150:
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD IO space Timing according to the specified
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,
ARM GAS  /tmp/ccPQw2z3.s 			page 40


1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                           FMC_NAND_PCC_TimingTypeDef *Timing)
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1120              		.loc 1 1085 1 is_stmt 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
 1125              		.loc 1 1087 3 view .LVU317
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank3) || defined(FMC_Bank2_3)
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 1126              		.loc 1 1089 3 view .LVU318
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 1127              		.loc 1 1090 3 view .LVU319
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 1128              		.loc 1 1091 3 view .LVU320
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 1129              		.loc 1 1092 3 view .LVU321
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank3) || defined(FMC_Bank2_3 */
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_PCCARD device timing parameters */
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->PIO4, PIO4_CLEAR_MASK,
 1130              		.loc 1 1096 3 view .LVU322
 1131 0000 0369     		ldr	r3, [r0, #16]
 1132 0002 0B68     		ldr	r3, [r1]
 1133 0004 4A68     		ldr	r2, [r1, #4]
 1134 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 1135 000a 8A68     		ldr	r2, [r1, #8]
 1136 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 1137 0010 CA68     		ldr	r2, [r1, #12]
 1138 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 1139 0016 0361     		str	r3, [r0, #16]
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              (Timing->SetupTime                                           |
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (Timing->WaitSetupTime   << FMC_PIO4_IOWAIT4_Pos) |
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (Timing->HoldSetupTime   << FMC_PIO4_IOHOLD4_Pos) |
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (Timing->HiZSetupTime    << FMC_PIO4_IOHIZ4_Pos)));
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1140              		.loc 1 1102 3 view .LVU323
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1141              		.loc 1 1103 1 is_stmt 0 view .LVU324
 1142 0018 0020     		movs	r0, #0
 1143              	.LVL71:
 1144              		.loc 1 1103 1 view .LVU325
 1145 001a 7047     		bx	lr
 1146              		.cfi_endproc
 1147              	.LFE150:
 1149              		.section	.text.FMC_PCCARD_DeInit,"ax",%progbits
 1150              		.align	1
 1151              		.global	FMC_PCCARD_DeInit
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	FMC_PCCARD_DeInit:
 1157              	.LVL72:
 1158              	.LFB151:
ARM GAS  /tmp/ccPQw2z3.s 			page 41


1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_PCCARD device
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1159              		.loc 1 1111 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 0
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
 1164              		.loc 1 1113 3 view .LVU327
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the FMC_PCCARD device */
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_PCCARD_DISABLE(Device);
 1165              		.loc 1 1116 3 view .LVU328
 1166 0000 0368     		ldr	r3, [r0]
 1167 0002 23F00403 		bic	r3, r3, #4
 1168 0006 0360     		str	r3, [r0]
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the FMC_PCCARD device */
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR4    = 0x00000018U;
 1169              		.loc 1 1119 3 view .LVU329
 1170              		.loc 1 1119 19 is_stmt 0 view .LVU330
 1171 0008 1823     		movs	r3, #24
 1172 000a 0360     		str	r3, [r0]
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SR4     = 0x00000040U;
 1173              		.loc 1 1120 3 is_stmt 1 view .LVU331
 1174              		.loc 1 1120 19 is_stmt 0 view .LVU332
 1175 000c 4023     		movs	r3, #64
 1176 000e 4360     		str	r3, [r0, #4]
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PMEM4   = 0xFCFCFCFCU;
 1177              		.loc 1 1121 3 is_stmt 1 view .LVU333
 1178              		.loc 1 1121 19 is_stmt 0 view .LVU334
 1179 0010 4FF0FC33 		mov	r3, #-50529028
 1180 0014 8360     		str	r3, [r0, #8]
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PATT4   = 0xFCFCFCFCU;
 1181              		.loc 1 1122 3 is_stmt 1 view .LVU335
 1182              		.loc 1 1122 19 is_stmt 0 view .LVU336
 1183 0016 C360     		str	r3, [r0, #12]
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PIO4    = 0xFCFCFCFCU;
 1184              		.loc 1 1123 3 is_stmt 1 view .LVU337
 1185              		.loc 1 1123 19 is_stmt 0 view .LVU338
 1186 0018 0361     		str	r3, [r0, #16]
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1187              		.loc 1 1125 3 is_stmt 1 view .LVU339
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1188              		.loc 1 1126 1 is_stmt 0 view .LVU340
 1189 001a 0020     		movs	r0, #0
 1190              	.LVL73:
 1191              		.loc 1 1126 1 view .LVU341
 1192 001c 7047     		bx	lr
ARM GAS  /tmp/ccPQw2z3.s 			page 42


 1193              		.cfi_endproc
 1194              	.LFE151:
 1196              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 1197              		.align	1
 1198              		.global	FMC_SDRAM_Init
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	FMC_SDRAM_Init:
 1204              	.LVL74:
 1205              	.LFB152:
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* FMC_Bank4 */
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(FMC_Bank5_6)
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    SDRAM Controller functions
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the SDRAM external devices.
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit()
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
ARM GAS  /tmp/ccPQw2z3.s 			page 43


1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1206              		.loc 1 1182 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 1211              		.loc 1 1182 1 is_stmt 0 view .LVU343
 1212 0000 10B4     		push	{r4}
 1213              	.LCFI12:
 1214              		.cfi_def_cfa_offset 4
 1215              		.cfi_offset 4, -4
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1216              		.loc 1 1184 3 is_stmt 1 view .LVU344
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 1217              		.loc 1 1185 3 view .LVU345
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 1218              		.loc 1 1186 3 view .LVU346
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 1219              		.loc 1 1187 3 view .LVU347
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 1220              		.loc 1 1188 3 view .LVU348
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 1221              		.loc 1 1189 3 view .LVU349
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 1222              		.loc 1 1190 3 view .LVU350
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 1223              		.loc 1 1191 3 view .LVU351
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 1224              		.loc 1 1192 3 view .LVU352
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 1225              		.loc 1 1193 3 view .LVU353
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));
 1226              		.loc 1 1194 3 view .LVU354
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Init->SDBank == FMC_SDRAM_BANK1)
 1227              		.loc 1 1197 3 view .LVU355
 1228              		.loc 1 1197 11 is_stmt 0 view .LVU356
 1229 0002 0B68     		ldr	r3, [r1]
 1230              		.loc 1 1197 6 view .LVU357
 1231 0004 DBB9     		cbnz	r3, .L79
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 1232              		.loc 1 1199 5 is_stmt 1 view .LVU358
 1233 0006 0268     		ldr	r2, [r0]
 1234 0008 22F4FF42 		bic	r2, r2, #32640
 1235 000c 22F07F02 		bic	r2, r2, #127
ARM GAS  /tmp/ccPQw2z3.s 			page 44


 1236 0010 4B68     		ldr	r3, [r1, #4]
 1237 0012 8C68     		ldr	r4, [r1, #8]
 1238 0014 2343     		orrs	r3, r3, r4
 1239 0016 CC68     		ldr	r4, [r1, #12]
 1240 0018 2343     		orrs	r3, r3, r4
 1241 001a 0C69     		ldr	r4, [r1, #16]
 1242 001c 2343     		orrs	r3, r3, r4
 1243 001e 4C69     		ldr	r4, [r1, #20]
 1244 0020 2343     		orrs	r3, r3, r4
 1245 0022 8C69     		ldr	r4, [r1, #24]
 1246 0024 2343     		orrs	r3, r3, r4
 1247 0026 CC69     		ldr	r4, [r1, #28]
 1248 0028 2343     		orrs	r3, r3, r4
 1249 002a 0C6A     		ldr	r4, [r1, #32]
 1250 002c 2343     		orrs	r3, r3, r4
 1251 002e 496A     		ldr	r1, [r1, #36]
 1252              	.LVL75:
 1253              		.loc 1 1199 5 is_stmt 0 view .LVU359
 1254 0030 0B43     		orrs	r3, r3, r1
 1255 0032 1A43     		orrs	r2, r2, r3
 1256 0034 0260     		str	r2, [r0]
 1257              	.L80:
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->RowBitsNumber      |
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->InternalBankNumber |
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->CASLatency         |
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->WriteProtection    |
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->SDClockPeriod      |
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->ReadBurst          |
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->ReadPipeDelay));
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDCR1_SDCLK           |
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDCR1_RBURST          |
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDCR1_RPIPE,
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (Init->SDClockPeriod      |
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->ReadBurst          |
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->ReadPipeDelay));
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->RowBitsNumber      |
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->InternalBankNumber |
1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->CASLatency         |
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 Init->WriteProtection));
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1258              		.loc 1 1231 3 is_stmt 1 view .LVU360
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1259              		.loc 1 1232 1 is_stmt 0 view .LVU361
ARM GAS  /tmp/ccPQw2z3.s 			page 45


 1260 0036 0020     		movs	r0, #0
 1261              	.LVL76:
 1262              		.loc 1 1232 1 view .LVU362
 1263 0038 5DF8044B 		ldr	r4, [sp], #4
 1264              	.LCFI13:
 1265              		.cfi_remember_state
 1266              		.cfi_restore 4
 1267              		.cfi_def_cfa_offset 0
 1268 003c 7047     		bx	lr
 1269              	.LVL77:
 1270              	.L79:
 1271              	.LCFI14:
 1272              		.cfi_restore_state
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDCR1_SDCLK           |
 1273              		.loc 1 1213 5 is_stmt 1 view .LVU363
 1274 003e 0368     		ldr	r3, [r0]
 1275 0040 23F4F843 		bic	r3, r3, #31744
 1276 0044 CA69     		ldr	r2, [r1, #28]
 1277 0046 0C6A     		ldr	r4, [r1, #32]
 1278 0048 2243     		orrs	r2, r2, r4
 1279 004a 4C6A     		ldr	r4, [r1, #36]
 1280 004c 2243     		orrs	r2, r2, r4
 1281 004e 1343     		orrs	r3, r3, r2
 1282 0050 0360     		str	r3, [r0]
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 1283              		.loc 1 1221 5 view .LVU364
 1284 0052 4268     		ldr	r2, [r0, #4]
 1285 0054 22F4FF42 		bic	r2, r2, #32640
 1286 0058 22F07F02 		bic	r2, r2, #127
 1287 005c 4B68     		ldr	r3, [r1, #4]
 1288 005e 8C68     		ldr	r4, [r1, #8]
 1289 0060 2343     		orrs	r3, r3, r4
 1290 0062 CC68     		ldr	r4, [r1, #12]
 1291 0064 2343     		orrs	r3, r3, r4
 1292 0066 0C69     		ldr	r4, [r1, #16]
 1293 0068 2343     		orrs	r3, r3, r4
 1294 006a 4C69     		ldr	r4, [r1, #20]
 1295 006c 2343     		orrs	r3, r3, r4
 1296 006e 8969     		ldr	r1, [r1, #24]
 1297              	.LVL78:
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 1298              		.loc 1 1221 5 is_stmt 0 view .LVU365
 1299 0070 0B43     		orrs	r3, r3, r1
 1300 0072 1A43     		orrs	r2, r2, r3
 1301 0074 4260     		str	r2, [r0, #4]
 1302 0076 DEE7     		b	.L80
 1303              		.cfi_endproc
 1304              	.LFE152:
 1306              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1307              		.align	1
 1308              		.global	FMC_SDRAM_Timing_Init
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1313              	FMC_SDRAM_Timing_Init:
 1314              	.LVL79:
 1315              	.LFB153:
ARM GAS  /tmp/ccPQw2z3.s 			page 46


1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                         FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1316              		.loc 1 1245 1 is_stmt 1 view -0
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 0
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320              		@ link register save eliminated.
 1321              		.loc 1 1245 1 is_stmt 0 view .LVU367
 1322 0000 10B4     		push	{r4}
 1323              	.LCFI15:
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 4, -4
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1326              		.loc 1 1247 3 is_stmt 1 view .LVU368
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 1327              		.loc 1 1248 3 view .LVU369
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 1328              		.loc 1 1249 3 view .LVU370
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 1329              		.loc 1 1250 3 view .LVU371
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 1330              		.loc 1 1251 3 view .LVU372
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 1331              		.loc 1 1252 3 view .LVU373
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 1332              		.loc 1 1253 3 view .LVU374
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 1333              		.loc 1 1254 3 view .LVU375
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1334              		.loc 1 1255 3 view .LVU376
1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1335              		.loc 1 1258 3 view .LVU377
 1336              		.loc 1 1258 6 is_stmt 0 view .LVU378
 1337 0002 3ABB     		cbnz	r2, .L83
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 1338              		.loc 1 1260 5 is_stmt 1 view .LVU379
 1339 0004 8268     		ldr	r2, [r0, #8]
 1340              	.LVL80:
 1341              		.loc 1 1260 5 is_stmt 0 view .LVU380
 1342 0006 02F07042 		and	r2, r2, #-268435456
 1343 000a 0B68     		ldr	r3, [r1]
 1344 000c 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccPQw2z3.s 			page 47


 1345 000e 4C68     		ldr	r4, [r1, #4]
 1346 0010 04F1FF3C 		add	ip, r4, #-1
 1347 0014 43EA0C13 		orr	r3, r3, ip, lsl #4
 1348 0018 8C68     		ldr	r4, [r1, #8]
 1349 001a 04F1FF3C 		add	ip, r4, #-1
 1350 001e 43EA0C23 		orr	r3, r3, ip, lsl #8
 1351 0022 CC68     		ldr	r4, [r1, #12]
 1352 0024 04F1FF3C 		add	ip, r4, #-1
 1353 0028 43EA0C33 		orr	r3, r3, ip, lsl #12
 1354 002c 0C69     		ldr	r4, [r1, #16]
 1355 002e 04F1FF3C 		add	ip, r4, #-1
 1356 0032 43EA0C43 		orr	r3, r3, ip, lsl #16
 1357 0036 4C69     		ldr	r4, [r1, #20]
 1358 0038 04F1FF3C 		add	ip, r4, #-1
 1359 003c 43EA0C53 		orr	r3, r3, ip, lsl #20
 1360 0040 8969     		ldr	r1, [r1, #24]
 1361              	.LVL81:
 1362              		.loc 1 1260 5 view .LVU381
 1363 0042 0139     		subs	r1, r1, #1
 1364 0044 43EA0163 		orr	r3, r3, r1, lsl #24
 1365 0048 1343     		orrs	r3, r3, r2
 1366 004a 8360     		str	r3, [r0, #8]
 1367              	.L84:
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTR1_TXSR_Pos) |
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->RowCycleDelay) - 1U)        << FMC_SDTR1_TRC_Pos)  |
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDTR1_TRC |
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDTR1_TRP,
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTR1_TXSR_Pos) |
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1368              		.loc 1 1287 3 is_stmt 1 view .LVU382
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1369              		.loc 1 1288 1 is_stmt 0 view .LVU383
 1370 004c 0020     		movs	r0, #0
 1371              	.LVL82:
 1372              		.loc 1 1288 1 view .LVU384
 1373 004e 5DF8044B 		ldr	r4, [sp], #4
ARM GAS  /tmp/ccPQw2z3.s 			page 48


 1374              	.LCFI16:
 1375              		.cfi_remember_state
 1376              		.cfi_restore 4
 1377              		.cfi_def_cfa_offset 0
 1378 0052 7047     		bx	lr
 1379              	.LVL83:
 1380              	.L83:
 1381              	.LCFI17:
 1382              		.cfi_restore_state
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDTR1_TRC |
 1383              		.loc 1 1272 5 is_stmt 1 view .LVU385
 1384 0054 8368     		ldr	r3, [r0, #8]
 1385 0056 23F47003 		bic	r3, r3, #15728640
 1386 005a 23F47043 		bic	r3, r3, #61440
 1387 005e CA68     		ldr	r2, [r1, #12]
 1388              	.LVL84:
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                FMC_SDTR1_TRC |
 1389              		.loc 1 1272 5 is_stmt 0 view .LVU386
 1390 0060 02F1FF3C 		add	ip, r2, #-1
 1391 0064 4A69     		ldr	r2, [r1, #20]
 1392 0066 013A     		subs	r2, r2, #1
 1393 0068 1205     		lsls	r2, r2, #20
 1394 006a 42EA0C32 		orr	r2, r2, ip, lsl #12
 1395 006e 1343     		orrs	r3, r3, r2
 1396 0070 8360     		str	r3, [r0, #8]
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1397              		.loc 1 1278 5 is_stmt 1 view .LVU387
 1398 0072 C268     		ldr	r2, [r0, #12]
 1399 0074 02F07042 		and	r2, r2, #-268435456
 1400 0078 0B68     		ldr	r3, [r1]
 1401 007a 013B     		subs	r3, r3, #1
 1402 007c 4C68     		ldr	r4, [r1, #4]
 1403 007e 04F1FF3C 		add	ip, r4, #-1
 1404 0082 43EA0C13 		orr	r3, r3, ip, lsl #4
 1405 0086 8C68     		ldr	r4, [r1, #8]
 1406 0088 04F1FF3C 		add	ip, r4, #-1
 1407 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 1408 0090 0C69     		ldr	r4, [r1, #16]
 1409 0092 04F1FF3C 		add	ip, r4, #-1
 1410 0096 43EA0C43 		orr	r3, r3, ip, lsl #16
 1411 009a 8969     		ldr	r1, [r1, #24]
 1412              	.LVL85:
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1413              		.loc 1 1278 5 is_stmt 0 view .LVU388
 1414 009c 0139     		subs	r1, r1, #1
 1415 009e 43EA0163 		orr	r3, r3, r1, lsl #24
 1416 00a2 1343     		orrs	r3, r3, r2
 1417 00a4 C360     		str	r3, [r0, #12]
 1418 00a6 D1E7     		b	.L84
 1419              		.cfi_endproc
 1420              	.LFE153:
 1422              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1423              		.align	1
 1424              		.global	FMC_SDRAM_DeInit
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
ARM GAS  /tmp/ccPQw2z3.s 			page 49


 1429              	FMC_SDRAM_DeInit:
 1430              	.LVL86:
 1431              	.LFB154:
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1432              		.loc 1 1296 1 is_stmt 1 view -0
 1433              		.cfi_startproc
 1434              		@ args = 0, pretend = 0, frame = 0
 1435              		@ frame_needed = 0, uses_anonymous_args = 0
 1436              		@ link register save eliminated.
 1437              		.loc 1 1296 1 is_stmt 0 view .LVU390
 1438 0000 0346     		mov	r3, r0
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1439              		.loc 1 1298 3 is_stmt 1 view .LVU391
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1440              		.loc 1 1299 3 view .LVU392
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 1441              		.loc 1 1302 3 view .LVU393
 1442              		.loc 1 1302 22 is_stmt 0 view .LVU394
 1443 0002 4FF43472 		mov	r2, #720
 1444 0006 40F82120 		str	r2, [r0, r1, lsl #2]
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;
 1445              		.loc 1 1303 3 is_stmt 1 view .LVU395
 1446              		.loc 1 1303 22 is_stmt 0 view .LVU396
 1447 000a 0231     		adds	r1, r1, #2
 1448              	.LVL87:
 1449              		.loc 1 1303 22 view .LVU397
 1450 000c 6FF07042 		mvn	r2, #-268435456
 1451 0010 40F82120 		str	r2, [r0, r1, lsl #2]
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 1452              		.loc 1 1304 3 is_stmt 1 view .LVU398
 1453              		.loc 1 1304 22 is_stmt 0 view .LVU399
 1454 0014 0020     		movs	r0, #0
 1455              	.LVL88:
 1456              		.loc 1 1304 22 view .LVU400
 1457 0016 1861     		str	r0, [r3, #16]
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 1458              		.loc 1 1305 3 is_stmt 1 view .LVU401
 1459              		.loc 1 1305 22 is_stmt 0 view .LVU402
 1460 0018 5861     		str	r0, [r3, #20]
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 1461              		.loc 1 1306 3 is_stmt 1 view .LVU403
 1462              		.loc 1 1306 22 is_stmt 0 view .LVU404
 1463 001a 9861     		str	r0, [r3, #24]
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1464              		.loc 1 1308 3 is_stmt 1 view .LVU405
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
ARM GAS  /tmp/ccPQw2z3.s 			page 50


 1465              		.loc 1 1309 1 is_stmt 0 view .LVU406
 1466 001c 7047     		bx	lr
 1467              		.cfi_endproc
 1468              	.LFE154:
 1470              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1471              		.align	1
 1472              		.global	FMC_SDRAM_WriteProtection_Enable
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1477              	FMC_SDRAM_WriteProtection_Enable:
 1478              	.LVL89:
 1479              	.LFB155:
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief   management functions
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC SDRAM interface.
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1480              		.loc 1 1337 1 is_stmt 1 view -0
 1481              		.cfi_startproc
 1482              		@ args = 0, pretend = 0, frame = 0
 1483              		@ frame_needed = 0, uses_anonymous_args = 0
 1484              		@ link register save eliminated.
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1485              		.loc 1 1339 3 view .LVU408
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1486              		.loc 1 1340 3 view .LVU409
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable write protection */
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   SET_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1487              		.loc 1 1343 3 view .LVU410
 1488 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1489 0004 43F40073 		orr	r3, r3, #512
ARM GAS  /tmp/ccPQw2z3.s 			page 51


 1490 0008 40F82130 		str	r3, [r0, r1, lsl #2]
1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1491              		.loc 1 1345 3 view .LVU411
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1492              		.loc 1 1346 1 is_stmt 0 view .LVU412
 1493 000c 0020     		movs	r0, #0
 1494              	.LVL90:
 1495              		.loc 1 1346 1 view .LVU413
 1496 000e 7047     		bx	lr
 1497              		.cfi_endproc
 1498              	.LFE155:
 1500              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1501              		.align	1
 1502              		.global	FMC_SDRAM_WriteProtection_Disable
 1503              		.syntax unified
 1504              		.thumb
 1505              		.thumb_func
 1507              	FMC_SDRAM_WriteProtection_Disable:
 1508              	.LVL91:
 1509              	.LFB156:
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1510              		.loc 1 1354 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              		@ link register save eliminated.
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1515              		.loc 1 1356 3 view .LVU415
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1516              		.loc 1 1357 3 view .LVU416
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable write protection */
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   CLEAR_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1517              		.loc 1 1360 3 view .LVU417
 1518 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1519 0004 23F40073 		bic	r3, r3, #512
 1520 0008 40F82130 		str	r3, [r0, r1, lsl #2]
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1521              		.loc 1 1362 3 view .LVU418
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1522              		.loc 1 1363 1 is_stmt 0 view .LVU419
 1523 000c 0020     		movs	r0, #0
 1524              	.LVL92:
 1525              		.loc 1 1363 1 view .LVU420
 1526 000e 7047     		bx	lr
 1527              		.cfi_endproc
 1528              	.LFE156:
ARM GAS  /tmp/ccPQw2z3.s 			page 52


 1530              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1531              		.align	1
 1532              		.global	FMC_SDRAM_SendCommand
 1533              		.syntax unified
 1534              		.thumb
 1535              		.thumb_func
 1537              	FMC_SDRAM_SendCommand:
 1538              	.LVL93:
 1539              	.LFB157:
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL state
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                         FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1540              		.loc 1 1375 1 is_stmt 1 view -0
 1541              		.cfi_startproc
 1542              		@ args = 0, pretend = 0, frame = 0
 1543              		@ frame_needed = 0, uses_anonymous_args = 0
 1544              		.loc 1 1375 1 is_stmt 0 view .LVU422
 1545 0000 70B5     		push	{r4, r5, r6, lr}
 1546              	.LCFI18:
 1547              		.cfi_def_cfa_offset 16
 1548              		.cfi_offset 4, -16
 1549              		.cfi_offset 5, -12
 1550              		.cfi_offset 6, -8
 1551              		.cfi_offset 14, -4
 1552 0002 0446     		mov	r4, r0
 1553 0004 1546     		mov	r5, r2
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tickstart = 0U;
 1554              		.loc 1 1376 3 is_stmt 1 view .LVU423
 1555              	.LVL94:
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1556              		.loc 1 1378 3 view .LVU424
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 1557              		.loc 1 1379 3 view .LVU425
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 1558              		.loc 1 1380 3 view .LVU426
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 1559              		.loc 1 1381 3 view .LVU427
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));
 1560              		.loc 1 1382 3 view .LVU428
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set command register */
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FM
 1561              		.loc 1 1385 3 view .LVU429
 1562 0006 0369     		ldr	r3, [r0, #16]
 1563 0008 9B0D     		lsrs	r3, r3, #22
 1564 000a 9B05     		lsls	r3, r3, #22
 1565 000c 0A68     		ldr	r2, [r1]
ARM GAS  /tmp/ccPQw2z3.s 			page 53


 1566              	.LVL95:
 1567              		.loc 1 1385 3 is_stmt 0 view .LVU430
 1568 000e 4868     		ldr	r0, [r1, #4]
 1569              	.LVL96:
 1570              		.loc 1 1385 3 view .LVU431
 1571 0010 0243     		orrs	r2, r2, r0
 1572 0012 8868     		ldr	r0, [r1, #8]
 1573 0014 0138     		subs	r0, r0, #1
 1574 0016 42EA4012 		orr	r2, r2, r0, lsl #5
 1575 001a C968     		ldr	r1, [r1, #12]
 1576              	.LVL97:
 1577              		.loc 1 1385 3 view .LVU432
 1578 001c 42EA4122 		orr	r2, r2, r1, lsl #9
 1579 0020 1343     		orrs	r3, r3, r2
 1580 0022 2361     		str	r3, [r4, #16]
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****              ((Command->CommandMode) | (Command->CommandTarget) |
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get tick */
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 1581              		.loc 1 1390 3 is_stmt 1 view .LVU433
 1582              		.loc 1 1390 15 is_stmt 0 view .LVU434
 1583 0024 FFF7FEFF 		bl	HAL_GetTick
 1584              	.LVL98:
 1585 0028 0646     		mov	r6, r0
 1586              	.LVL99:
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* wait until command is send */
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 1587              		.loc 1 1393 3 is_stmt 1 view .LVU435
 1588              	.L91:
 1589              		.loc 1 1393 10 view .LVU436
 1590 002a A369     		ldr	r3, [r4, #24]
 1591 002c 13F0200F 		tst	r3, #32
 1592 0030 0AD0     		beq	.L96
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check for the Timeout */
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 1593              		.loc 1 1396 5 view .LVU437
 1594              		.loc 1 1396 8 is_stmt 0 view .LVU438
 1595 0032 B5F1FF3F 		cmp	r5, #-1
 1596 0036 F8D0     		beq	.L91
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 1597              		.loc 1 1398 7 is_stmt 1 view .LVU439
 1598              		.loc 1 1398 10 is_stmt 0 view .LVU440
 1599 0038 25B1     		cbz	r5, .L92
 1600              		.loc 1 1398 32 discriminator 1 view .LVU441
 1601 003a FFF7FEFF 		bl	HAL_GetTick
 1602              	.LVL100:
 1603              		.loc 1 1398 46 discriminator 1 view .LVU442
 1604 003e 801B     		subs	r0, r0, r6
 1605              		.loc 1 1398 27 discriminator 1 view .LVU443
 1606 0040 A842     		cmp	r0, r5
 1607 0042 F2D9     		bls	.L91
 1608              	.L92:
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       {
ARM GAS  /tmp/ccPQw2z3.s 			page 54


1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 1609              		.loc 1 1400 9 is_stmt 1 view .LVU444
 1610              		.loc 1 1400 16 is_stmt 0 view .LVU445
 1611 0044 0320     		movs	r0, #3
 1612 0046 00E0     		b	.L93
 1613              	.L96:
1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     }
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1614              		.loc 1 1404 10 view .LVU446
 1615 0048 0020     		movs	r0, #0
 1616              	.L93:
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1617              		.loc 1 1405 1 view .LVU447
 1618 004a 70BD     		pop	{r4, r5, r6, pc}
 1619              		.loc 1 1405 1 view .LVU448
 1620              		.cfi_endproc
 1621              	.LFE157:
 1623              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1624              		.align	1
 1625              		.global	FMC_SDRAM_ProgramRefreshRate
 1626              		.syntax unified
 1627              		.thumb
 1628              		.thumb_func
 1630              	FMC_SDRAM_ProgramRefreshRate:
 1631              	.LVL101:
 1632              	.LFB158:
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL state
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1633              		.loc 1 1414 1 is_stmt 1 view -0
 1634              		.cfi_startproc
 1635              		@ args = 0, pretend = 0, frame = 0
 1636              		@ frame_needed = 0, uses_anonymous_args = 0
 1637              		@ link register save eliminated.
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1638              		.loc 1 1416 3 view .LVU450
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
 1639              		.loc 1 1417 3 view .LVU451
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 1640              		.loc 1 1420 3 view .LVU452
 1641 0000 4369     		ldr	r3, [r0, #20]
 1642 0002 23F47F53 		bic	r3, r3, #16320
 1643 0006 23F03E03 		bic	r3, r3, #62
 1644 000a 43EA4103 		orr	r3, r3, r1, lsl #1
 1645 000e 4361     		str	r3, [r0, #20]
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
ARM GAS  /tmp/ccPQw2z3.s 			page 55


1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1646              		.loc 1 1422 3 view .LVU453
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1647              		.loc 1 1423 1 is_stmt 0 view .LVU454
 1648 0010 0020     		movs	r0, #0
 1649              	.LVL102:
 1650              		.loc 1 1423 1 view .LVU455
 1651 0012 7047     		bx	lr
 1652              		.cfi_endproc
 1653              	.LFE158:
 1655              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1656              		.align	1
 1657              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1658              		.syntax unified
 1659              		.thumb
 1660              		.thumb_func
 1662              	FMC_SDRAM_SetAutoRefreshNumber:
 1663              	.LVL103:
 1664              	.LFB159:
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval None
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,
1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                  uint32_t AutoRefreshNumber)
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1665              		.loc 1 1433 1 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 0
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 1669              		@ link register save eliminated.
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1670              		.loc 1 1435 3 view .LVU457
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 1671              		.loc 1 1436 3 view .LVU458
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, FMC_SDCMR_NRFS, ((AutoRefreshNumber - 1U) << FMC_SDCMR_NRFS_Pos));
 1672              		.loc 1 1439 3 view .LVU459
 1673 0000 0369     		ldr	r3, [r0, #16]
 1674 0002 23F4F073 		bic	r3, r3, #480
 1675 0006 0139     		subs	r1, r1, #1
 1676              	.LVL104:
 1677              		.loc 1 1439 3 is_stmt 0 view .LVU460
 1678 0008 43EA4113 		orr	r3, r3, r1, lsl #5
 1679 000c 0361     		str	r3, [r0, #16]
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1680              		.loc 1 1441 3 is_stmt 1 view .LVU461
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1681              		.loc 1 1442 1 is_stmt 0 view .LVU462
 1682 000e 0020     		movs	r0, #0
 1683              	.LVL105:
ARM GAS  /tmp/ccPQw2z3.s 			page 56


 1684              		.loc 1 1442 1 view .LVU463
 1685 0010 7047     		bx	lr
 1686              		.cfi_endproc
 1687              	.LFE159:
 1689              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1690              		.align	1
 1691              		.global	FMC_SDRAM_GetModeStatus
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1696              	FMC_SDRAM_GetModeStatus:
 1697              	.LVL106:
 1698              	.LFB160:
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(const FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1699              		.loc 1 1454 1 is_stmt 1 view -0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 0
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpreg;
 1704              		.loc 1 1455 3 view .LVU465
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1705              		.loc 1 1458 3 view .LVU466
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1706              		.loc 1 1459 3 view .LVU467
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1707              		.loc 1 1462 3 view .LVU468
 1708              		.loc 1 1462 6 is_stmt 0 view .LVU469
 1709 0000 19B9     		cbnz	r1, .L100
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1);
 1710              		.loc 1 1464 5 is_stmt 1 view .LVU470
 1711              		.loc 1 1464 31 is_stmt 0 view .LVU471
 1712 0002 8069     		ldr	r0, [r0, #24]
 1713              	.LVL107:
 1714              		.loc 1 1464 12 view .LVU472
 1715 0004 00F00600 		and	r0, r0, #6
 1716              	.LVL108:
 1717              		.loc 1 1464 12 view .LVU473
 1718 0008 7047     		bx	lr
 1719              	.LVL109:
 1720              	.L100:
ARM GAS  /tmp/ccPQw2z3.s 			page 57


1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 1721              		.loc 1 1468 5 is_stmt 1 view .LVU474
 1722              		.loc 1 1468 32 is_stmt 0 view .LVU475
 1723 000a 8069     		ldr	r0, [r0, #24]
 1724              	.LVL110:
 1725              		.loc 1 1468 58 view .LVU476
 1726 000c 8008     		lsrs	r0, r0, #2
 1727              		.loc 1 1468 12 view .LVU477
 1728 000e 00F00600 		and	r0, r0, #6
 1729              	.LVL111:
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Return the mode status */
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return tmpreg;
 1730              		.loc 1 1472 3 is_stmt 1 view .LVU478
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1731              		.loc 1 1473 1 is_stmt 0 view .LVU479
 1732 0012 7047     		bx	lr
 1733              		.cfi_endproc
 1734              	.LFE160:
 1736              		.text
 1737              	.Letext0:
 1738              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1739              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1740              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1741              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1742              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h"
 1743              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccPQw2z3.s 			page 58


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_ll_fmc.c
     /tmp/ccPQw2z3.s:21     .text.FMC_NORSRAM_Init:00000000 $t
     /tmp/ccPQw2z3.s:27     .text.FMC_NORSRAM_Init:00000000 FMC_NORSRAM_Init
     /tmp/ccPQw2z3.s:194    .text.FMC_NORSRAM_Init:00000084 $d
     /tmp/ccPQw2z3.s:199    .text.FMC_NORSRAM_DeInit:00000000 $t
     /tmp/ccPQw2z3.s:205    .text.FMC_NORSRAM_DeInit:00000000 FMC_NORSRAM_DeInit
     /tmp/ccPQw2z3.s:254    .text.FMC_NORSRAM_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:260    .text.FMC_NORSRAM_Timing_Init:00000000 FMC_NORSRAM_Timing_Init
     /tmp/ccPQw2z3.s:344    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:350    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/ccPQw2z3.s:423    .text.FMC_NORSRAM_Extended_Timing_Init:00000040 $d
     /tmp/ccPQw2z3.s:428    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 $t
     /tmp/ccPQw2z3.s:434    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/ccPQw2z3.s:458    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 $t
     /tmp/ccPQw2z3.s:464    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/ccPQw2z3.s:488    .text.FMC_NAND_Init:00000000 $t
     /tmp/ccPQw2z3.s:494    .text.FMC_NAND_Init:00000000 FMC_NAND_Init
     /tmp/ccPQw2z3.s:581    .text.FMC_NAND_Init:00000064 $d
     /tmp/ccPQw2z3.s:586    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:592    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/ccPQw2z3.s:648    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:654    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccPQw2z3.s:710    .text.FMC_NAND_DeInit:00000000 $t
     /tmp/ccPQw2z3.s:716    .text.FMC_NAND_DeInit:00000000 FMC_NAND_DeInit
     /tmp/ccPQw2z3.s:780    .text.FMC_NAND_ECC_Enable:00000000 $t
     /tmp/ccPQw2z3.s:786    .text.FMC_NAND_ECC_Enable:00000000 FMC_NAND_ECC_Enable
     /tmp/ccPQw2z3.s:822    .text.FMC_NAND_ECC_Disable:00000000 $t
     /tmp/ccPQw2z3.s:828    .text.FMC_NAND_ECC_Disable:00000000 FMC_NAND_ECC_Disable
     /tmp/ccPQw2z3.s:864    .text.FMC_NAND_GetECC:00000000 $t
     /tmp/ccPQw2z3.s:870    .text.FMC_NAND_GetECC:00000000 FMC_NAND_GetECC
     /tmp/ccPQw2z3.s:982    .text.FMC_PCCARD_Init:00000000 $t
     /tmp/ccPQw2z3.s:988    .text.FMC_PCCARD_Init:00000000 FMC_PCCARD_Init
     /tmp/ccPQw2z3.s:1033   .text.FMC_PCCARD_CommonSpace_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:1039   .text.FMC_PCCARD_CommonSpace_Timing_Init:00000000 FMC_PCCARD_CommonSpace_Timing_Init
     /tmp/ccPQw2z3.s:1072   .text.FMC_PCCARD_AttributeSpace_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:1078   .text.FMC_PCCARD_AttributeSpace_Timing_Init:00000000 FMC_PCCARD_AttributeSpace_Timing_Init
     /tmp/ccPQw2z3.s:1111   .text.FMC_PCCARD_IOSpace_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:1117   .text.FMC_PCCARD_IOSpace_Timing_Init:00000000 FMC_PCCARD_IOSpace_Timing_Init
     /tmp/ccPQw2z3.s:1150   .text.FMC_PCCARD_DeInit:00000000 $t
     /tmp/ccPQw2z3.s:1156   .text.FMC_PCCARD_DeInit:00000000 FMC_PCCARD_DeInit
     /tmp/ccPQw2z3.s:1197   .text.FMC_SDRAM_Init:00000000 $t
     /tmp/ccPQw2z3.s:1203   .text.FMC_SDRAM_Init:00000000 FMC_SDRAM_Init
     /tmp/ccPQw2z3.s:1307   .text.FMC_SDRAM_Timing_Init:00000000 $t
     /tmp/ccPQw2z3.s:1313   .text.FMC_SDRAM_Timing_Init:00000000 FMC_SDRAM_Timing_Init
     /tmp/ccPQw2z3.s:1423   .text.FMC_SDRAM_DeInit:00000000 $t
     /tmp/ccPQw2z3.s:1429   .text.FMC_SDRAM_DeInit:00000000 FMC_SDRAM_DeInit
     /tmp/ccPQw2z3.s:1471   .text.FMC_SDRAM_WriteProtection_Enable:00000000 $t
     /tmp/ccPQw2z3.s:1477   .text.FMC_SDRAM_WriteProtection_Enable:00000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/ccPQw2z3.s:1501   .text.FMC_SDRAM_WriteProtection_Disable:00000000 $t
     /tmp/ccPQw2z3.s:1507   .text.FMC_SDRAM_WriteProtection_Disable:00000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/ccPQw2z3.s:1531   .text.FMC_SDRAM_SendCommand:00000000 $t
     /tmp/ccPQw2z3.s:1537   .text.FMC_SDRAM_SendCommand:00000000 FMC_SDRAM_SendCommand
     /tmp/ccPQw2z3.s:1624   .text.FMC_SDRAM_ProgramRefreshRate:00000000 $t
     /tmp/ccPQw2z3.s:1630   .text.FMC_SDRAM_ProgramRefreshRate:00000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/ccPQw2z3.s:1656   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 $t
     /tmp/ccPQw2z3.s:1662   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 FMC_SDRAM_SetAutoRefreshNumber
ARM GAS  /tmp/ccPQw2z3.s 			page 59


     /tmp/ccPQw2z3.s:1690   .text.FMC_SDRAM_GetModeStatus:00000000 $t
     /tmp/ccPQw2z3.s:1696   .text.FMC_SDRAM_GetModeStatus:00000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
