(module "SOIC127P600X175-14N" (layer F.Cu)
  (descr "D(R-DPSO-G14)")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "SOIC127P600X175-14N" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -3.725 -4.625) (end 3.725 -4.625) (layer F.CrtYd) (width 0.05))
  (fp_line (start 3.725 -4.625) (end 3.725 4.625) (layer F.CrtYd) (width 0.05))
  (fp_line (start 3.725 4.625) (end -3.725 4.625) (layer F.CrtYd) (width 0.05))
  (fp_line (start -3.725 4.625) (end -3.725 -4.625) (layer F.CrtYd) (width 0.05))
  (fp_line (start -1.95 -4.325) (end 1.95 -4.325) (layer F.Fab) (width 0.1))
  (fp_line (start 1.95 -4.325) (end 1.95 4.325) (layer F.Fab) (width 0.1))
  (fp_line (start 1.95 4.325) (end -1.95 4.325) (layer F.Fab) (width 0.1))
  (fp_line (start -1.95 4.325) (end -1.95 -4.325) (layer F.Fab) (width 0.1))
  (fp_line (start -1.95 -3.055) (end -0.68 -4.325) (layer F.Fab) (width 0.1))
  (fp_line (start -1.6 -4.325) (end 1.6 -4.325) (layer F.SilkS) (width 0.2))
  (fp_line (start 1.6 -4.325) (end 1.6 4.325) (layer F.SilkS) (width 0.2))
  (fp_line (start 1.6 4.325) (end -1.6 4.325) (layer F.SilkS) (width 0.2))
  (fp_line (start -1.6 4.325) (end -1.6 -4.325) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.475 -4.485) (end -1.95 -4.485) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -2.712 -3.81 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -2.712 -2.54 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -2.712 -1.27 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -2.712 0 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -2.712 1.27 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -2.712 2.54 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -2.712 3.81 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at 2.712 3.81 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 2.712 2.54 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 2.712 1.27 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 2.712 0 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 2.712 -1.27 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 2.712 -2.54 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 2.712 -3.81 90) (size 0.65 1.525) (layers F.Cu F.Paste F.Mask))
  (model SN74LVC126ADR.stp
    (at (xyz 0 0.00039370077860168 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
