{"vcs1":{"timestamp_begin":1709891471.471440737, "rt":0.89, "ut":0.24, "st":0.05}}
{"vcselab":{"timestamp_begin":1709891472.390250368, "rt":0.55, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1709891472.967357038, "rt":0.12, "ut":0.09, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709891471.257673663}
{"VCS_COMP_START_TIME": 1709891471.257673663}
{"VCS_COMP_END_TIME": 1709891474.277796060}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv SME_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+SME.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 286664}}
{"vcselab": {"peak_mem": 157008}}
