LSE_CPS_ID_1 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:18[8] 21[6]"
LSE_CPS_ID_2 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:13[10] 21[6]"
LSE_CPS_ID_3 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:18[8] 21[6]"
LSE_CPS_ID_4 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:13[10] 21[6]"
LSE_CPS_ID_5 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[11:14]"
LSE_CPS_ID_6 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:18[8] 21[6]"
LSE_CPS_ID_7 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:3[16:17]"
LSE_CPS_ID_8 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[16:22]"
LSE_CPS_ID_9 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[24:27]"
LSE_CPS_ID_10 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[29:32]"
LSE_CPS_ID_11 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[34:35]"
LSE_CPS_ID_12 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:13[10] 21[6]"
LSE_CPS_ID_13 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:14[9] 15[38]"
LSE_CPS_ID_14 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:18[8] 21[6]"
LSE_CPS_ID_15 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:2[29:32]"
LSE_CPS_ID_16 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:13[10] 21[6]"
LSE_CPS_ID_17 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:13[10] 21[6]"
LSE_CPS_ID_18 "d:/rtl_fpga/sd2/verilog/aula5-reg_lr/reg_siso_m.v:18[8] 21[6]"
