/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [16:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[3] & celloutsig_1_0z[0]);
  assign celloutsig_1_16z = ~(_00_ & celloutsig_1_3z[12]);
  assign celloutsig_0_19z = ~(in_data[10] | celloutsig_0_14z[2]);
  assign celloutsig_0_2z = ~in_data[79];
  assign celloutsig_0_55z = ~(celloutsig_0_27z ^ celloutsig_0_8z);
  assign celloutsig_0_61z = ~(celloutsig_0_40z[2] ^ celloutsig_0_55z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ in_data[18]);
  assign celloutsig_0_16z = ~(celloutsig_0_11z[4] ^ celloutsig_0_11z[3]);
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 4'h0;
    else _12_ <= celloutsig_1_4z[11:8];
  assign { _03_[3:2], _00_, _03_[0] } = _12_;
  reg [15:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 16'h0000;
    else _13_ <= { in_data[54:48], celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_, _02_[14:0] } = _13_;
  assign celloutsig_0_4z = in_data[26:0] && { _02_[11:2], _01_, _02_[14:0], celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[77:69], celloutsig_0_1z } && { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z[7:2], celloutsig_0_10z, celloutsig_0_15z } && { in_data[88:83], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_5z[3:1] && { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_6z = ! { _02_[4:1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z = ! { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_24z = ! { celloutsig_0_22z[5], celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[60:41] || { celloutsig_0_1z[4:1], _01_, _02_[14:0] };
  assign celloutsig_1_19z = { celloutsig_1_3z[2:1], celloutsig_1_16z } || celloutsig_1_5z[18:16];
  assign celloutsig_0_27z = { celloutsig_0_1z[7:5], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z } || { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_15z = celloutsig_0_10z & ~(celloutsig_0_7z);
  assign celloutsig_0_40z = _02_[8:5] % { 1'h1, celloutsig_0_1z[4:2] };
  assign celloutsig_0_0z = in_data[48:29] !== in_data[66:47];
  assign celloutsig_0_8z = { _02_[14:1], celloutsig_0_6z } !== { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_3z[7:2] !== { _03_[2], _00_, _03_[0], celloutsig_1_8z };
  assign celloutsig_0_21z = { celloutsig_0_5z[3:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z } !== _02_[14:0];
  assign celloutsig_0_62z = { celloutsig_0_12z[4:0], celloutsig_0_22z } | { celloutsig_0_28z[11:0], celloutsig_0_40z, celloutsig_0_19z };
  assign celloutsig_1_4z = { in_data[159:154], celloutsig_1_0z } | { celloutsig_1_3z[8:3], celloutsig_1_0z };
  assign celloutsig_0_26z = | { celloutsig_0_20z[4:1], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_5z = in_data[76:70] << { in_data[21:17], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[180:175], celloutsig_1_1z } << celloutsig_1_0z;
  assign celloutsig_0_11z = { _01_, _02_[14:10], celloutsig_0_9z, celloutsig_0_5z } << { celloutsig_0_1z[6:1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[80:76], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << { in_data[81:76], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_11z[13:6], celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_9z } << { celloutsig_0_11z[7:0], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_11z[12:6] >> in_data[8:2];
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_16z } >> { celloutsig_0_14z[3:2], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[174:159] ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:2], celloutsig_1_2z, celloutsig_1_3z } ~^ in_data[158:134];
  assign celloutsig_1_8z = celloutsig_1_4z[10:8] ~^ in_data[105:103];
  assign celloutsig_0_12z = { in_data[40:35], celloutsig_0_6z } ~^ { in_data[88:84], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_17z[1:0], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_13z } ~^ celloutsig_0_1z[5:1];
  assign celloutsig_0_22z = { celloutsig_0_1z[5:1], celloutsig_0_14z } ~^ { in_data[89:79], celloutsig_0_10z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 7'h00;
    else if (!clkin_data[160]) celloutsig_1_0z = in_data[172:166];
  assign _02_[15] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
