# AXI4Lite-Slave-IP
Synthesizable AXI4-Lite Slave IP with SystemVerilog RTL and UVM-based Verification
