Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 15 11:41:49 2022
| Host         : GDESK-38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file picoblaze_demo_top_timing_summary_routed.rpt -pb picoblaze_demo_top_timing_summary_routed.pb -rpx picoblaze_demo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : picoblaze_demo_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (9)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.030        0.000                      0                  454        0.061        0.000                      0                  454        3.750        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             2.030        0.000                      0                  454        0.061        0.000                      0                  454        3.750        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        2.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 4.252ns (53.979%)  route 3.625ns (46.021%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.373     9.185    processor/move_type_lut/I0
    SLICE_X79Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.309 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.791    10.100    processor/push_pop_lut/I2
    SLICE_X79Y67         LUT5 (Prop_lut5_I2_O)        0.153    10.253 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.673    10.926    processor/pop_stack
    SLICE_X79Y69         LUT5 (Prop_lut5_I1_O)        0.327    11.253 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.253    processor/half_pointer_value_1
    SLICE_X79Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    processor/stack_pointer_carry_3
    SLICE_X79Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.074 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788    12.862    processor/reset_lut/I2
    SLICE_X79Y68         LUT6 (Prop_lut6_I2_O)        0.373    13.235 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.235    processor/internal_reset_value
    SLICE_X79Y68         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.590    15.013    processor/board_clk
    SLICE_X79Y68         FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X79Y68         FDRE (Setup_fdre_C_D)        0.029    15.265    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 4.278ns (54.130%)  route 3.625ns (45.870%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.373     9.185    processor/move_type_lut/I0
    SLICE_X79Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.309 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.791    10.100    processor/push_pop_lut/I2
    SLICE_X79Y67         LUT5 (Prop_lut5_I2_O)        0.153    10.253 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.673    10.926    processor/pop_stack
    SLICE_X79Y69         LUT5 (Prop_lut5_I1_O)        0.327    11.253 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.253    processor/half_pointer_value_1
    SLICE_X79Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.803    processor/stack_pointer_carry_3
    SLICE_X79Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.074 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788    12.862    processor/reset_lut/I2
    SLICE_X79Y68         LUT5 (Prop_lut5_I2_O)        0.399    13.261 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.261    processor/run_value
    SLICE_X79Y68         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.590    15.013    processor/board_clk
    SLICE_X79Y68         FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X79Y68         FDRE (Setup_fdre_C_D)        0.075    15.311    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.155ns (52.741%)  route 3.723ns (47.259%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.899    processor/carry_arith_logical_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.013 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.013    processor/carry_arith_logical_7
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.236 r  processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.236    processor/arith_carry_value
    SLICE_X83Y69         FDRE                                         r  processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.599    15.022    processor/board_clk
    SLICE_X83Y69         FDRE                                         r  processor/arith_carry_flop/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)        0.062    15.307    processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 4.152ns (52.723%)  route 3.723ns (47.277%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.899    processor/carry_arith_logical_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.233 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.233    processor/arith_logical_value_5
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.600    15.023    processor/board_clk
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.062    15.308    processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 4.131ns (52.597%)  route 3.723ns (47.403%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.899    processor/carry_arith_logical_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.212 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.212    processor/arith_logical_value_7
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.600    15.023    processor/board_clk
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.062    15.308    processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.057ns (52.146%)  route 3.723ns (47.854%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.899    processor/carry_arith_logical_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.138 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    13.138    processor/arith_logical_value_6
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.600    15.023    processor/board_clk
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.062    15.308    processor/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.041ns (52.048%)  route 3.723ns (47.952%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.899 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.899    processor/carry_arith_logical_3
    SLICE_X83Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.122 r  processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.122    processor/arith_logical_value_4
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.600    15.023    processor/board_clk
    SLICE_X83Y68         FDRE                                         r  processor/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X83Y68         FDRE (Setup_fdre_C_D)        0.062    15.308    processor/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[0].high_hwbuild.shift_rotate_flop/D
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.104ns (42.555%)  route 4.190ns (57.445%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[10]
                         net (fo=24, routed)          1.864     9.676    processor/lower_reg_banks/ADDRB2
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     9.826 r  processor/lower_reg_banks/RAMB/O
                         net (fo=10, routed)          0.451    10.277    processor/register_vector[8]
    SLICE_X85Y65         LUT6 (Prop_lut6_I4_O)        0.348    10.625 r  processor/data_path_loop[0].lsb_shift_rotate.shift_bit_lut/O
                         net (fo=4, routed)           1.125    11.750    processor/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/I0
    SLICE_X86Y66         LUT5 (Prop_lut5_I0_O)        0.152    11.902 r  processor/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/LUT5/O
                         net (fo=1, routed)           0.751    12.652    processor/shift_rotate_value_0
    SLICE_X85Y67         FDSE                                         r  processor/data_path_loop[0].high_hwbuild.shift_rotate_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.602    15.025    processor/board_clk
    SLICE_X85Y67         FDSE                                         r  processor/data_path_loop[0].high_hwbuild.shift_rotate_flop/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y67         FDSE (Setup_fdse_C_D)       -0.269    14.979    processor/data_path_loop[0].high_hwbuild.shift_rotate_flop
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[3].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 3.892ns (51.109%)  route 3.723ns (48.891%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.973 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.973    processor/arith_logical_value_3
    SLICE_X83Y67         FDRE                                         r  processor/data_path_loop[3].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.602    15.025    processor/board_clk
    SLICE_X83Y67         FDRE                                         r  processor/data_path_loop[3].arith_logical_flop/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X83Y67         FDRE (Setup_fdre_C_D)        0.062    15.310    processor/data_path_loop[3].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_path_loop[2].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 3.833ns (50.728%)  route 3.723ns (49.272%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.756     5.358    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.734     9.546    processor/lower_reg_banks/ADDRA0
    SLICE_X84Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.696 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.997    10.693    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X85Y65         LUT5 (Prop_lut5_I0_O)        0.356    11.049 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          0.992    12.041    processor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.367 r  processor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.367    processor/half_arith_logical_0
    SLICE_X83Y67         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.914 r  processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.914    processor/arith_logical_value_2
    SLICE_X83Y67         FDRE                                         r  processor/data_path_loop[2].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         1.602    15.025    processor/board_clk
    SLICE_X83Y67         FDRE                                         r  processor/data_path_loop[2].arith_logical_flop/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X83Y67         FDRE (Setup_fdre_C_D)        0.062    15.310    processor/data_path_loop[2].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.597     1.516    processor/board_clk
    SLICE_X81Y66         FDRE                                         r  processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  processor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.080     1.738    processor/stack_ram_high/DIA0
    SLICE_X80Y66         RAMD32                                       r  processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.867     2.032    processor/stack_ram_high/WCLK
    SLICE_X80Y66         RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.502     1.529    
    SLICE_X80Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.676    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.014%)  route 0.172ns (54.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.596     1.515    processor/board_clk
    SLICE_X81Y67         FDRE                                         r  processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.172     1.829    program_rom/address[8]
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.907     2.072    program_rom/board_clk
    RAMB18_X3Y26         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.501     1.571    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.754    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMC/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMD32                                       r  processor/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMS32                                       r  processor/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMS32                                       r  processor/lower_reg_banks/RAMD/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.331%)  route 0.157ns (52.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.602     1.521    processor/board_clk
    SLICE_X83Y64         FDRE                                         r  processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.157     1.819    processor/lower_reg_banks/ADDRD4
    SLICE_X84Y64         RAMS32                                       r  processor/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=144, routed)         0.873     2.038    processor/lower_reg_banks/WCLK
    SLICE_X84Y64         RAMS32                                       r  processor/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism             -0.501     1.536    
    SLICE_X84Y64         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.736    processor/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26    program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y74    DIV_CLK_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y74    DIV_CLK_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y74    DIV_CLK_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y70    DIV_CLK_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y70    DIV_CLK_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y70    DIV_CLK_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y71    DIV_CLK_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y71    DIV_CLK_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y66    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y66    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y64    processor/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y64    processor/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y64    processor/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y64    processor/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y64    processor/lower_reg_banks/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y66    processor/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y65    processor/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y65    processor/stack_ram_low/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y65    processor/stack_ram_low/RAMD_D1/CLK



