[Inputs]
clk_in
sys_rstn
uart_rxd
=dip_switch0[7:0]=
=dip_switch1[7:0]=
=dip_switch2[7:0]=
=dip_switch3[7:0]=
=dip_switch4[7:0]=
=dip_switch5[7:0]=
=dip_switch6[7:0]=
=dip_switch7[7:0]=
=user_key[7:0]=
[Outputs]
digital_tube_sel2
uart_txd
=led_light[31:0]=
=digital_tube2[7:0]=
=digital_tube1[7:0]=
=digital_tube_sel1[3:0]=
=digital_tube0[7:0]=
=digital_tube_sel0[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel fpga_top

