INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:31:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 2.154ns (28.186%)  route 5.488ns (71.814%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1780, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=54, unplaced)        0.500     1.234    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.353 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.353    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.591 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.598    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.648 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.648    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.802 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/O[3]
                         net (fo=9, unplaced)         0.497     2.299    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.419 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6/O
                         net (fo=34, unplaced)        0.450     2.869    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.912 f  lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_2/O
                         net (fo=2, unplaced)         0.388     3.300    lsq1/handshake_lsq_lsq1_core/dataReg[12]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.343 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_12/O
                         net (fo=5, unplaced)         0.733     4.076    lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.119 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_13/O
                         net (fo=2, unplaced)         0.716     4.835    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_13_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.878 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=22, unplaced)        0.306     5.184    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]_0
                         LUT4 (Prop_lut4_I0_O)        0.046     5.230 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.000     5.230    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     5.424 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.424    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.559 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, unplaced)        0.269     5.828    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[0]_0[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     5.959 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     5.959    addf0/operator/p_1_in[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     6.243 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.250    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     6.366 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=7, unplaced)         0.740     7.106    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[24]_2[2]
                         LUT5 (Prop_lut5_I1_O)        0.126     7.232 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_3/O
                         net (fo=12, unplaced)        0.292     7.524    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     7.567 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, unplaced)         0.583     8.150    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1780, unset)         0.483     8.183    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_R)       -0.294     7.853    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 -0.297    




