// Seed: 1363956599
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6
);
  wire id_8;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    id_13,
    input wor id_8,
    input tri1 id_9,
    output uwire id_10,
    input uwire id_11
);
  bit \id_14 , id_15, id_16;
  always \id_14 <= id_15 != -1'h0;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_3,
      id_5,
      id_3,
      id_10
  );
endmodule
