#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug 10 12:43:36 2017
# Process ID: 1336
# Current directory: C:/Users/cao2/Desktop/soci/soci/soc_ic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5356 C:\Users\cao2\Desktop\soci\soci\soc_ic\soc_ic.xpr
# Log file: C:/Users/cao2/Desktop/soci/soci/soc_ic/vivado.log
# Journal file: C:/Users/cao2/Desktop/soci/soci/soc_ic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.xpr
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top l1_cache [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_3
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
create_ip -name microblaze -vendor xilinx.com -library ip -version 10.0 -module_name microblaze_0 -dir c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip
set_property -dict [list CONFIG.C_I_LMB {0} CONFIG.C_USE_ICACHE {1} CONFIG.C_ICACHE_ALWAYS_USED {1} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_ips microblaze_0]
generate_target {instantiation_template} [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
launch_runs  microblaze_0_synth_1
export_simulation -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files -ipstatic_source_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_D_LMB {0} CONFIG.C_DEBUG_ENABLED {0} CONFIG.C_USE_ICACHE {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_ADDR_TAG_BITS {0}] [get_ips microblaze_0]
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
convert_ips [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
export_ip_user_files -of_objects  [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -sync -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
set_property -dict [list CONFIG.C_D_LMB {1}] [get_ips microblaze_0]
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
reset_run microblaze_0_synth_1
launch_runs  microblaze_0_synth_1
export_simulation -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files -ipstatic_source_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_USE_ICACHE {1} CONFIG.C_USE_DCACHE {1} CONFIG.C_DCACHE_ALWAYS_USED {1} CONFIG.C_DCACHE_USE_WRITEBACK {0} CONFIG.C_ADDR_TAG_BITS {17} CONFIG.C_DCACHE_ADDR_TAG {17}] [get_ips microblaze_0]
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
reset_run microblaze_0_synth_1
launch_runs  microblaze_0_synth_1
export_simulation -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files -ipstatic_source_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_ICACHE_ALWAYS_USED {0} CONFIG.C_DCACHE_ALWAYS_USED {0}] [get_ips microblaze_0]
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
reset_run microblaze_0_synth_1
launch_runs  microblaze_0_synth_1
export_simulation -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files -ipstatic_source_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_ICACHE_HIGHADDR {0x3FFFFFF} CONFIG.C_USE_ICACHE {0} CONFIG.C_ALLOW_ICACHE_WR {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_ALLOW_DCACHE_WR {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_ips microblaze_0]
generate_target all [get_files  c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci]
catch { config_ip_cache -export [get_ips -all microblaze_0] }
export_ip_user_files -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -sync -force -quiet
reset_run microblaze_0_synth_1
launch_runs  microblaze_0_synth_1
export_simulation -of_objects [get_files c:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -directory C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files -ipstatic_source_dir C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/modelsim} {questa=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/questa} {riviera=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/riviera} {activehdl=C:/Users/cao2/Desktop/soci/soci/soc_ic/soc_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
create_project project_1 C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1 -part xc7k325tffg900-2
set_property board_part xilinx.com:kc705:part0:1.5 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
set_property -dict [list CONFIG.C_ICACHE_BASEADDR.VALUE_SRC PROPAGATED CONFIG.C_ICACHE_HIGHADDR.VALUE_SRC PROPAGATED CONFIG.C_ICACHE_ALWAYS_USED.VALUE_SRC USER CONFIG.C_DCACHE_BASEADDR.VALUE_SRC PROPAGATED CONFIG.C_DCACHE_HIGHADDR.VALUE_SRC PROPAGATED CONFIG.C_DCACHE_ALWAYS_USED.VALUE_SRC USER] [get_bd_cells microblaze_0]
set_property -dict [list CONFIG.C_D_AXI {1} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_DIV {1} CONFIG.C_USE_HW_MUL {1} CONFIG.C_USE_FPU {1} CONFIG.C_USE_ICACHE {1} CONFIG.C_CACHE_BYTE_SIZE {32768} CONFIG.C_ICACHE_LINE_LEN {8} CONFIG.C_ICACHE_ALWAYS_USED {1} CONFIG.C_USE_DCACHE {1} CONFIG.C_DCACHE_ALWAYS_USED {1} CONFIG.C_USE_BRANCH_TARGET_CACHE {1} CONFIG.C_ADDR_TAG_BITS {16} CONFIG.C_DCACHE_ADDR_TAG {18}] [get_bd_cells microblaze_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_0
endgroup
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "64KB" ecc "None" cache "8KB" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "/mig_7series_0/ui_clk (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_timer_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "rs232_uart ( UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Cached)" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( FPGA Reset ) " }  [get_bd_pins mig_7series_0/sys_rst]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Cached)" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
create_bd_port -dir I -type clk sys_clk_p
connect_bd_net [get_bd_pins /mig_7series_0/sys_clk_p] [get_bd_ports sys_clk_p]
set_property CONFIG.FREQ_HZ 200000000 [get_bd_ports sys_clk_p]
endgroup
startgroup
create_bd_port -dir I -type clk sys_clk_n
connect_bd_net [get_bd_pins /mig_7series_0/sys_clk_n] [get_bd_ports sys_clk_n]
set_property CONFIG.FREQ_HZ 200000000 [get_bd_ports sys_clk_n]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR3]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
file mkdir C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/constrs_1
file mkdir C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/constrs_1/new/system.xdc w ]
add_files -fileset constrs_1 C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/constrs_1/new/system.xdc
open_bd_design {C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 512M [get_bd_addr_segs {microblaze_0/Instruction/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {microblaze_0/Data/SEG_mig_7series_0_memaddr}]
save_bd_design
make_wrapper -files [get_files C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/cao2/Desktop/soci/soci/soc_ic/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
