# Contributing to 8-Point FFT Project

## Bug Reports

If you find a bug, please create an issue with the following information:
- Detailed description of the bug
- Steps to reproduce the issue
- Environment details (Quartus version, FPGA target, OS)
- Log files and error messages

## Contributing Code

1. Fork this repository
2. Create a new branch for your feature/fix
3. Commit your changes
4. Push to your branch
5. Create a Pull Request

## Coding Standards

### SystemVerilog
- Use 4 spaces for indentation
- Use clear and meaningful module names
- Add comprehensive comments for complex modules
- Follow SystemVerilog naming conventions

### Testbench
- Each module should have a corresponding testbench
- Include comprehensive test cases
- Document expected results

## Testing

Before submitting a PR, ensure:
- [ ] Code compiles successfully in Quartus
- [ ] Run testbench and pass all tests
- [ ] No timing violations
- [ ] Update documentation if needed

## Questions?

Create an issue to ask questions or discuss the project.
