{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 10:41:38 2024 " "Info: Processing started: Sun Apr 28 10:41:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR1 Y0 18.480 ns Longest " "Info: Longest tpd from source pin \"uIR1\" to destination pin \"Y0\" is 18.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR1 1 PIN PIN_31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 6; PIN Node = 'uIR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { 432 120 288 448 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.403 ns) + CELL(0.499 ns) 8.887 ns inst4~170 2 COMB LCCOMB_X33_Y13_N0 3 " "Info: 2: + IC(7.403 ns) + CELL(0.499 ns) = 8.887 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 3; COMB Node = 'inst4~170'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.902 ns" { uIR1 inst4~170 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { 472 1912 1976 520 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.623 ns) 9.892 ns mux4-8_4inputs:inst23\|inst11~10 3 COMB LCCOMB_X33_Y13_N10 3 " "Info: 3: + IC(0.382 ns) + CELL(0.623 ns) = 9.892 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 3; COMB Node = 'mux4-8_4inputs:inst23\|inst11~10'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { inst4~170 mux4-8_4inputs:inst23|inst11~10 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux4-8_4inputs.bdf" { { 576 872 936 624 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.319 ns) 11.306 ns mux4-8_4inputs:inst23\|inst11~11 4 COMB LCCOMB_X33_Y12_N24 1 " "Info: 4: + IC(1.095 ns) + CELL(0.319 ns) = 11.306 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'mux4-8_4inputs:inst23\|inst11~11'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { mux4-8_4inputs:inst23|inst11~10 mux4-8_4inputs:inst23|inst11~11 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux4-8_4inputs.bdf" { { 576 872 936 624 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(3.096 ns) 18.480 ns Y0 5 PIN PIN_11 0 " "Info: 5: + IC(4.078 ns) + CELL(3.096 ns) = 18.480 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Y0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { mux4-8_4inputs:inst23|inst11~11 Y0 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { -80 2904 3080 -64 "Y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.522 ns ( 29.88 % ) " "Info: Total cell delay = 5.522 ns ( 29.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.958 ns ( 70.12 % ) " "Info: Total interconnect delay = 12.958 ns ( 70.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.480 ns" { uIR1 inst4~170 mux4-8_4inputs:inst23|inst11~10 mux4-8_4inputs:inst23|inst11~11 Y0 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.480 ns" { uIR1 {} uIR1~combout {} inst4~170 {} mux4-8_4inputs:inst23|inst11~10 {} mux4-8_4inputs:inst23|inst11~11 {} Y0 {} } { 0.000ns 0.000ns 7.403ns 0.382ns 1.095ns 4.078ns } { 0.000ns 0.985ns 0.499ns 0.623ns 0.319ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 10:41:39 2024 " "Info: Processing ended: Sun Apr 28 10:41:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
