{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739841068387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739841068392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 01:11:08 2025 " "Processing started: Tue Feb 18 01:11:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739841068392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841068392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841068392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739841070040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739841070040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "output_files/output_files/synthesis/dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER " "Found entity 1: TOUCH_SPI_MASTER" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_LCD " "Found entity 1: RUBIKS_CUBE_STATE_LCD" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_master_improved.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_master_improved.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_MASTER_IMPROVED " "Found entity 1: LCD_SPI_MASTER_IMPROVED" {  } { { "LCD_SPI_MASTER_IMPROVED.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_MASTER_IMPROVED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_controller_rubik.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_spi_controller_rubik.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SPI_CONTROLLER_RUBIK " "Found entity 1: LCD_SPI_CONTROLLER_RUBIK" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_rubiks_cube_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_rubiks_cube_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_RUBIKS_CUBE_DISPLAY " "Found entity 1: LCD_RUBIKS_CUBE_DISPLAY" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_CONTROLLER " "Found entity 1: TOUCH_SPI_CONTROLLER" {  } { { "TOUCH_SPI_CONTROLLER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_STATE " "Found entity 1: SQUARE_STATE" {  } { { "SQUARE_STATE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_STATE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_calibration.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_calibration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_CALIBRATION " "Found entity 1: TOUCH_CALIBRATION" {  } { { "TOUCH_CALIBRATION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_choice_lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file colour_choice_lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COLOUR_CHOICE_LCD " "Found entity 1: COLOUR_CHOICE_LCD" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH " "Found entity 1: SQUARE_TOUCH" {  } { { "SQUARE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RUBIKS_CUBE_STATE_TOUCH.sv(94) " "Verilog HDL information at RUBIKS_CUBE_STATE_TOUCH.sv(94): always construct contains both blocking and non-blocking assignments" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739841077903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubiks_cube_state_touch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rubiks_cube_state_touch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RUBIKS_CUBE_STATE_TOUCH " "Found entity 1: RUBIKS_CUBE_STATE_TOUCH" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_touch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_touch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SQUARE_TOUCH_tb " "Found entity 1: SQUARE_TOUCH_tb" {  } { { "SQUARE_TOUCH_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SQUARE_TOUCH_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_spi_master_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file touch_spi_master_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOUCH_SPI_MASTER_tb " "Found entity 1: TOUCH_SPI_MASTER_tb" {  } { { "TOUCH_SPI_MASTER_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION " "Found entity 1: STEP_CONVERSION" {  } { { "STEP_CONVERSION.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_conversion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file step_conversion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STEP_CONVERSION_tb " "Found entity 1: STEP_CONVERSION_tb" {  } { { "STEP_CONVERSION_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/STEP_CONVERSION_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB " "Found entity 1: OV7670_SCCB" {  } { { "OV7670_SCCB.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_sccb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_sccb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_SCCB_tb " "Found entity 1: OV7670_SCCB_tb" {  } { { "OV7670_SCCB_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_SCCB_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841077997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841077997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT " "Found entity 1: OV7670_INIT" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_init_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_init_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_INIT_tb " "Found entity 1: OV7670_INIT_tb" {  } { { "OV7670_INIT_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_Cam " "Found entity 1: OV7670_Cam" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ASYNC_FIFO.sv(42) " "Verilog HDL information at ASYNC_FIFO.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "ASYNC_FIFO.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739841078052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO " "Found entity 1: ASYNC_FIFO" {  } { { "ASYNC_FIFO.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_tb " "Found entity 1: ASYNC_FIFO_tb" {  } { { "ASYNC_FIFO_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SWITCH_DEBOUNCE " "Found entity 1: SWITCH_DEBOUNCE" {  } { { "SWITCH_DEBOUNCE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SWITCH_DEBOUNCE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE.sv(57) " "Verilog HDL information at DETECT_SWITCH_EDGE.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739841078097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_switch_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_switch_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE " "Found entity 1: DETECT_SWITCH_EDGE" {  } { { "DETECT_SWITCH_EDGE.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinate_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file coordinate_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COORDINATE_COUNTER " "Found entity 1: COORDINATE_COUNTER" {  } { { "COORDINATE_COUNTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COORDINATE_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skid_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file skid_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER " "Found entity 1: SKID_BUFFER" {  } { { "SKID_BUFFER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skid_buffer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file skid_buffer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SKID_BUFFER_tb " "Found entity 1: SKID_BUFFER_tb" {  } { { "SKID_BUFFER_tb.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/SKID_BUFFER_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DETECT_SWITCH_EDGE_NOISY.sv(49) " "Verilog HDL information at DETECT_SWITCH_EDGE_NOISY.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739841078162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_switch_edge_noisy.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_switch_edge_noisy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DETECT_SWITCH_EDGE_NOISY " "Found entity 1: DETECT_SWITCH_EDGE_NOISY" {  } { { "DETECT_SWITCH_EDGE_NOISY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE_NOISY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_full_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo_full_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_FIFO_FULL_FRAME " "Found entity 1: ASYNC_FIFO_FULL_FRAME" {  } { { "ASYNC_FIFO_FULL_FRAME.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_FULL_FRAME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841078185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_RUBIKS_CUBE_DISPLAY " "Elaborating entity \"LCD_RUBIKS_CUBE_DISPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739841078963 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "syn_encoding none LCD_RUBIKS_CUBE_DISPLAY.sv(254) " "Invalid value \"none\" for synthesis attribute \"syn_encoding\" at LCD_RUBIKS_CUBE_DISPLAY.sv(254)" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 254 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841078964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_13MHz LCD_RUBIKS_CUBE_DISPLAY.sv(76) " "Verilog HDL or VHDL warning at LCD_RUBIKS_CUBE_DISPLAY.sv(76): object \"clk_13MHz\" assigned a value but never read" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739841078964 "|LCD_RUBIKS_CUBE_DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:u0 " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:u0\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "u0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "output_files/output_files/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079219 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739841079219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079253 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739841079253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079466 ""}  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739841079466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/cntr_d7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841079564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841079564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\"" {  } { { "output_files/output_files/synthesis/dual_boot.v" "rst_controller" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/dual_boot.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "output_files/output_files/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP_CONVERSION STEP_CONVERSION:convert " "Elaborating entity \"STEP_CONVERSION\" for hierarchy \"STEP_CONVERSION:convert\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "convert" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "pll_inst" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125 " "Parameter \"clk2_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 104167 " "Parameter \"clk3_phase_shift\" = \"104167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841079791 ""}  } { { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739841079791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841079901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841079901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE DETECT_SWITCH_EDGE:sw0_det " "Elaborating entity \"DETECT_SWITCH_EDGE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "sw0_det" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_DEBOUNCE DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce " "Elaborating entity \"SWITCH_DEBOUNCE\" for hierarchy \"DETECT_SWITCH_EDGE:sw0_det\|SWITCH_DEBOUNCE:debounce\"" {  } { { "DETECT_SWITCH_EDGE.sv" "debounce" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/DETECT_SWITCH_EDGE.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_LCD RUBIKS_CUBE_STATE_LCD:cube " "Elaborating entity \"RUBIKS_CUBE_STATE_LCD\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cube" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq0\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq1\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq2\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq3\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841079994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq4\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq5\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq6\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq7\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq8\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq9\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq10\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq11\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq12\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq13\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq14\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq15\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq16\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq17\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq18\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq19\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq20\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq21\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq22\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq23\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq24\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq25\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq26\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq27\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq28\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq29\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq30\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq31\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq32\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq33\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq34\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq35\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq36\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq37\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq38\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq39\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq40\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq41\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq42\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq43\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq44\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq45\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq46\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq47\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq48\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq49\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq50\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq51\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq52\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"RUBIKS_CUBE_STATE_LCD:cube\|SQUARE_STATE:sq53\"" {  } { { "RUBIKS_CUBE_STATE_LCD.sv" "sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_LCD.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_CONTROLLER_RUBIK LCD_SPI_CONTROLLER_RUBIK:lcd " "Elaborating entity \"LCD_SPI_CONTROLLER_RUBIK\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "lcd" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COORDINATE_COUNTER LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords " "Elaborating entity \"COORDINATE_COUNTER\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "coords" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SPI_MASTER_IMPROVED LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi " "Elaborating entity \"LCD_SPI_MASTER_IMPROVED\" for hierarchy \"LCD_SPI_CONTROLLER_RUBIK:lcd\|LCD_SPI_MASTER_IMPROVED:spi\"" {  } { { "LCD_SPI_CONTROLLER_RUBIK.sv" "spi" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_SPI_CONTROLLER_RUBIK.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_CONTROLLER TOUCH_SPI_CONTROLLER:touch " "Elaborating entity \"TOUCH_SPI_CONTROLLER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_SPI_MASTER TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch " "Elaborating entity \"TOUCH_SPI_MASTER\" for hierarchy \"TOUCH_SPI_CONTROLLER:touch\|TOUCH_SPI_MASTER:touch\"" {  } { { "TOUCH_SPI_CONTROLLER.sv" "touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_CONTROLLER.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOUCH_CALIBRATION TOUCH_CALIBRATION:calibration " "Elaborating entity \"TOUCH_CALIBRATION\" for hierarchy \"TOUCH_CALIBRATION:calibration\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "calibration" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq0\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq1\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq2\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"TOUCH_CALIBRATION:calibration\|SQUARE_STATE:cali_sq3\"" {  } { { "TOUCH_CALIBRATION.sv" "cali_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_CALIBRATION.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOUR_CHOICE_LCD COLOUR_CHOICE_LCD:colour_choice " "Elaborating entity \"COLOUR_CHOICE_LCD\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "colour_choice" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080527 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "COLOUR_CHOICE_LCD.sv(97) " "Verilog HDL Case Statement information at COLOUR_CHOICE_LCD.sv(97): all case item expressions in this case statement are onehot" {  } { { "COLOUR_CHOICE_LCD.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739841080529 "|LCD_RUBIKS_CUBE_DISPLAY|COLOUR_CHOICE_LCD:colour_choice"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq0\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq1\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq2\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq3\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq4\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_STATE COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5 " "Elaborating entity \"SQUARE_STATE\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_STATE:colour_sq5\"" {  } { { "COLOUR_CHOICE_LCD.sv" "colour_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq00\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq00" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq01\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq01" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq02\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq02" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq10\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq11\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"COLOUR_CHOICE_LCD:colour_choice\|SQUARE_TOUCH:touch_sq12\"" {  } { { "COLOUR_CHOICE_LCD.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/COLOUR_CHOICE_LCD.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUBIKS_CUBE_STATE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch " "Elaborating entity \"RUBIKS_CUBE_STATE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "state_touch" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq0\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq0" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq1\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq1" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq2\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq2" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq3\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq3" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq4\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq4" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq5\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq5" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq6\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq6" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq7\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq7" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq8\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq8" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq9\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq9" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq10\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq10" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq11\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq11" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq12\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq12" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq13\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq13" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq14\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq14" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq15\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq15" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq16\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq16" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq17\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq17" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq18\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq18" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq19\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq19" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq20\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq20" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq21\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq21" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq22\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq22" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq23\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq23" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq24\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq24" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq25\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq25" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq26\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq26" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq27\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq27" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq28\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq28" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq29\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq29" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq30\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq30" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq31\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq31" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq32\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq32" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq33\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq33" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq34\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq34" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq35\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq35" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq36\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq36" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq37\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq37" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841080991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq38\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq38" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq39\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq39" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq40\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq40" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq41\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq41" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq42\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq42" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq43\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq43" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq44\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq44" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq45\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq45" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq46\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq46" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq47\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq47" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq48\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq48" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq49\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq49" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq50\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq50" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq51\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq51" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq52\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq52" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQUARE_TOUCH RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53 " "Elaborating entity \"SQUARE_TOUCH\" for hierarchy \"RUBIKS_CUBE_STATE_TOUCH:state_touch\|SQUARE_TOUCH:touch_sq53\"" {  } { { "RUBIKS_CUBE_STATE_TOUCH.sv" "touch_sq53" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/RUBIKS_CUBE_STATE_TOUCH.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASYNC_FIFO ASYNC_FIFO:fifo " "Elaborating entity \"ASYNC_FIFO\" for hierarchy \"ASYNC_FIFO:fifo\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "fifo" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DETECT_SWITCH_EDGE_NOISY ASYNC_FIFO:fifo\|DETECT_SWITCH_EDGE_NOISY:write_edge " "Elaborating entity \"DETECT_SWITCH_EDGE_NOISY\" for hierarchy \"ASYNC_FIFO:fifo\|DETECT_SWITCH_EDGE_NOISY:write_edge\"" {  } { { "ASYNC_FIFO.sv" "write_edge" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_Cam OV7670_Cam:cam " "Elaborating entity \"OV7670_Cam\" for hierarchy \"OV7670_Cam:cam\"" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_INIT OV7670_Cam:cam\|OV7670_INIT:cam_init " "Elaborating entity \"OV7670_INIT\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\"" {  } { { "OV7670_Cam.sv" "cam_init" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081224 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 OV7670_INIT.sv(140) " "Net \"INIT_SEQ.data_a\" at OV7670_INIT.sv(140) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739841081226 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 OV7670_INIT.sv(140) " "Net \"INIT_SEQ.waddr_a\" at OV7670_INIT.sv(140) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739841081226 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 OV7670_INIT.sv(140) " "Net \"INIT_SEQ.we_a\" at OV7670_INIT.sv(140) has no driver or initial value, using a default initial value '0'" {  } { { "OV7670_INIT.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1739841081226 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_SCCB OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam " "Elaborating entity \"OV7670_SCCB\" for hierarchy \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\"" {  } { { "OV7670_INIT.sv" "cam" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841081232 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 78 C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif " "Memory depth (128) in the design file differs from memory depth (78) in the Memory Initialization File \"C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/RUBIKS_CUBE_DISPLAY_INPUT.ram0_OV7670_INIT_cfd62e96.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1739841081853 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ASYNC_FIFO:fifo\|data_rtl_0 " "Inferred RAM node \"ASYNC_FIFO:fifo\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1739841081878 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ " "RAM logic \"OV7670_Cam:cam\|OV7670_INIT:cam_init\|INIT_SEQ\" is uninferred because MIF is not supported for the selected family" {  } { { "OV7670_INIT.sv" "INIT_SEQ" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_INIT.sv" 140 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1739841081879 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1739841081879 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ASYNC_FIFO:fifo\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ASYNC_FIFO:fifo\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 200 " "Parameter NUMWORDS_A set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 200 " "Parameter NUMWORDS_B set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1739841082676 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1739841082676 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739841082676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ASYNC_FIFO:fifo\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"ASYNC_FIFO:fifo\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841082917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ASYNC_FIFO:fifo\|altsyncram:data_rtl_0 " "Instantiated megafunction \"ASYNC_FIFO:fifo\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 200 " "Parameter \"NUMWORDS_A\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 200 " "Parameter \"NUMWORDS_B\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739841082917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739841082917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fph1 " "Found entity 1: altsyncram_fph1" {  } { { "db/altsyncram_fph1.tdf" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/altsyncram_fph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739841083023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841083023 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 19 -1 0 } } { "TOUCH_SPI_MASTER.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/TOUCH_SPI_MASTER.sv" 11 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 85 -1 0 } } { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 279 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739841083475 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739841083475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c_PWRN GND " "Pin \"c_PWRN\" is stuck at GND" {  } { { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739841084227 "|LCD_RUBIKS_CUBE_DISPLAY|c_PWRN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739841084227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739841084327 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OV7670_Cam:cam\|skip_pixel\[0\] High " "Register OV7670_Cam:cam\|skip_pixel\[0\] will power up to High" {  } { { "OV7670_Cam.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/OV7670_Cam.sv" 279 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1739841084458 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1739841084458 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739841086460 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:u0\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/output_files/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1739841086470 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1739841086470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg " "Generated suppressed messages file C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/output_files/RUBIKS_CUBE_DISPLAY_INPUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841086650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739841087261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739841087261 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip/pll.v" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ip/pll.v" 106 0 0 } } { "LCD_RUBIKS_CUBE_DISPLAY.sv" "" { Text "C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/LCD_RUBIKS_CUBE_DISPLAY.sv" 92 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1739841087333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2048 " "Implemented 2048 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739841087499 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739841087499 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1739841087499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1986 " "Implemented 1986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739841087499 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739841087499 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1739841087499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739841087499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739841087537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 01:11:27 2025 " "Processing ended: Tue Feb 18 01:11:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739841087537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739841087537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739841087537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739841087537 ""}
