// Seed: 482665537
module module_0 (
    output tri id_0,
    output wand id_1#(.id_8(-1)),
    output tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6
);
  parameter \id_9 = 1;
  wire id_10;
  wire [-1 : -1] id_11;
  assign id_4 = id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    input uwire id_0,
    output supply1 id_1
    , id_4,
    input tri0 _id_2
);
  wire [1  <  id_2 : 1 'b0 ==  id_2  ^  1] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
