Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date             : Wed Dec 18 16:54:44 2024
| Host             : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
| Design           : KC705_top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.642        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.472        |
| Device Static (W)        | 0.170        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.064 |        8 |       --- |             --- |
| Slice Logic              |     0.009 |    12702 |       --- |             --- |
|   LUT as Logic           |     0.007 |     3693 |    203800 |            1.81 |
|   Register               |     0.001 |     6647 |    407600 |            1.63 |
|   CARRY4                 |    <0.001 |      149 |     50950 |            0.29 |
|   LUT as Distributed RAM |    <0.001 |      152 |     64000 |            0.24 |
|   LUT as Shift Register  |    <0.001 |      319 |     64000 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |       94 |    203800 |            0.05 |
|   Others                 |     0.000 |      745 |       --- |             --- |
| Signals                  |     0.013 |     9021 |       --- |             --- |
| Block RAM                |     0.003 |        2 |       445 |            0.45 |
| I/O                      |     0.004 |        2 |       500 |            0.40 |
| GTX                      |     0.380 |        1 |        16 |            6.25 |
| Static Power             |     0.170 |          |           |                 |
| Total                    |     0.642 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.205 |       0.134 |      0.071 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.030 |       0.002 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.228 |       0.224 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.082 |       0.077 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                         | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| clk_sys_diff[0]                                                                            | clk_sys_diff[0]                                                                |             5.0 |
| clk_trans_diff[0]                                                                          | clk_trans_diff[0]                                                              |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK              |            33.0 |
| trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/gtxe2_i/TXOUTCLK            | trans_wiz_TxRx/U0/trans_wiz_init_i/trans_wiz_i/gt0_trans_wiz_i/GT0_TXOUTCLK_IN |             3.2 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| KC705_top                |     0.472 |
|   dbg_hub                |     0.006 |
|     inst                 |     0.006 |
|       BSCANID.u_xsdbm_id |     0.006 |
|   ila_data_inout         |     0.048 |
|     U0                   |     0.048 |
|       ila_core_inst      |     0.048 |
|   trans_wiz_TxRx         |     0.393 |
|     U0                   |     0.393 |
|       trans_wiz_init_i   |     0.392 |
|   vio_DRP_settings       |     0.005 |
|     inst                 |     0.005 |
|       PROBE_IN_INST      |     0.001 |
|       U_XSDB_SLAVE       |     0.002 |
|   vio_TRANS_settings     |     0.003 |
|     inst                 |     0.003 |
|       U_XSDB_SLAVE       |     0.002 |
|   vio_misc_settings      |     0.004 |
|     inst                 |     0.004 |
|       U_XSDB_SLAVE       |     0.002 |
|   vio_qppl_lck_pd        |     0.003 |
|     inst                 |     0.003 |
|       U_XSDB_SLAVE       |     0.002 |
|   vio_rx_settings        |     0.004 |
|     inst                 |     0.004 |
|       U_XSDB_SLAVE       |     0.002 |
|   vio_tx_settings        |     0.004 |
|     inst                 |     0.004 |
|       PROBE_OUT_ALL_INST |     0.001 |
|       U_XSDB_SLAVE       |     0.002 |
+--------------------------+-----------+


