

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Dec 25 16:17:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_multiplier
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.492|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  686|  686|  686|  686|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  685|  685|       137|          -|          -|     5|    no    |
        | + Col        |  135|  135|        27|          -|          -|     5|    no    |
        |  ++ Product  |   25|   25|         5|          -|          -|     5|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    124|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     80|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      68|    204|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_mult_mac_mbkb_U1  |matrix_mult_mac_mbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_132_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_166_p2        |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_192_p2        |     +    |      0|  0|  12|           3|           1|
    |tmp_11_fu_219_p2     |     +    |      0|  0|   8|           6|           6|
    |tmp_12_fu_225_p2     |     +    |      0|  0|   8|           6|           6|
    |tmp_2_fu_176_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_4_fu_202_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_154_p2      |     +    |      0|  0|  15|           6|           6|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_126_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_186_p2   |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 124|          48|          42|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_reg_80           |   9|          2|    3|          6|
    |j_reg_91           |   9|          2|    3|          6|
    |k_reg_115          |   9|          2|    3|          6|
    |prod_load_reg_102  |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  80|         17|   26|         59|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   8|   0|    8|          0|
    |i_1_reg_257         |   3|   0|    3|          0|
    |i_reg_80            |   3|   0|    3|          0|
    |j_1_reg_271         |   3|   0|    3|          0|
    |j_reg_91            |   3|   0|    3|          0|
    |k_1_reg_289         |   3|   0|    3|          0|
    |k_reg_115           |   3|   0|    3|          0|
    |prod_addr_reg_281   |   5|   0|    5|          0|
    |prod_load_reg_102   |  16|   0|   16|          0|
    |tmp_12_reg_299      |   6|   0|    6|          0|
    |tmp_2_cast_reg_276  |   3|   0|    6|          3|
    |tmp_4_reg_294       |   6|   0|    6|          0|
    |tmp_s_reg_262       |   6|   0|    6|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  68|   0|   71|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0     | out |    5|  ap_memory |       a      |     array    |
|a_ce0          | out |    1|  ap_memory |       a      |     array    |
|a_q0           |  in |    8|  ap_memory |       a      |     array    |
|b_address0     | out |    5|  ap_memory |       b      |     array    |
|b_ce0          | out |    1|  ap_memory |       b      |     array    |
|b_q0           |  in |    8|  ap_memory |       b      |     array    |
|prod_address0  | out |    5|  ap_memory |     prod     |     array    |
|prod_ce0       | out |    1|  ap_memory |     prod     |     array    |
|prod_we0       | out |    1|  ap_memory |     prod     |     array    |
|prod_d0        | out |   16|  ap_memory |     prod     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

