=====
SETUP
0.333
17.376
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_0_s0
17.376
=====
SETUP
0.342
17.366
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_17_s0
17.366
=====
SETUP
0.345
17.364
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_2_s0
17.364
=====
SETUP
0.345
17.364
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_4_s0
17.364
=====
SETUP
0.371
17.338
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_1_s0
17.338
=====
SETUP
0.371
17.338
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_7_s0
17.338
=====
SETUP
0.513
17.196
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_3_s0
17.196
=====
SETUP
0.513
17.196
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_5_s0
17.196
=====
SETUP
0.516
17.193
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_12_s0
17.193
=====
SETUP
0.516
17.193
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_14_s0
17.193
=====
SETUP
0.561
17.148
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_13_s0
17.148
=====
SETUP
0.585
17.123
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_6_s0
17.123
=====
SETUP
0.585
17.123
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_8_s0
17.123
=====
SETUP
0.593
17.116
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_15_s0
17.116
=====
SETUP
0.773
16.936
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_9_s0
16.936
=====
SETUP
0.773
16.936
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_10_s0
16.936
=====
SETUP
0.773
16.936
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_11_s0
16.936
=====
SETUP
0.776
16.932
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_address_17_s12
16.022
16.571
u_v9958/u_command/ff_cache_vram_address_16_s0
16.932
=====
SETUP
0.862
16.847
17.709
u_v9958/u_command/ff_cache_vram_address_13_s0
6.103
6.335
u_v9958/u_command/u_cache/n33_s0
7.987
8.557
u_v9958/u_command/u_cache/n34_s0
8.557
8.593
u_v9958/u_command/u_cache/n35_s0
8.593
8.628
u_v9958/u_command/u_cache/n36_s0
8.628
8.663
u_v9958/u_command/u_cache/n37_s0
8.663
8.698
u_v9958/u_command/u_cache/n1387_s1
10.402
10.919
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.737
12.108
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7
12.117
12.687
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6
12.688
13.141
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.980
14.550
u_v9958/u_command/u_cache/ff_vram_address_17_s12
14.552
15.014
u_v9958/u_command/u_cache/ff_vram_address_17_s0
16.847
=====
SETUP
0.869
16.840
17.709
u_v9958/u_command/ff_command_3_s0
6.103
6.335
u_v9958/u_command/w_next_0_s0
7.279
7.834
u_v9958/u_command/w_next_dx[0]_1_s
8.798
9.368
u_v9958/u_command/w_next_dx[1]_1_s
9.368
9.403
u_v9958/u_command/w_next_dx[2]_1_s
9.403
9.438
u_v9958/u_command/w_next_dx[3]_1_s
9.438
9.473
u_v9958/u_command/w_next_dx[4]_1_s
9.473
9.509
u_v9958/u_command/w_next_dx[5]_1_s
9.509
9.544
u_v9958/u_command/w_next_dx[6]_1_s
9.544
9.579
u_v9958/u_command/w_next_dx[7]_1_s
9.579
9.614
u_v9958/u_command/w_next_dx[8]_1_s
9.614
9.649
u_v9958/u_command/w_next_dx[9]_1_s
9.649
10.119
u_v9958/u_command/n1434_s5
10.124
10.679
u_v9958/u_command/n568_s5
11.336
11.891
u_v9958/u_command/n3711_s113
12.693
13.210
u_v9958/u_command/ff_cache_vram_valid_s12
14.209
14.671
u_v9958/u_command/ff_cache_vram_write_s17
14.844
15.361
u_v9958/u_command/ff_cache_vram_write_s12
16.022
16.484
u_v9958/u_command/ff_cache_vram_write_s0
16.840
=====
SETUP
1.045
16.663
17.709
u_v9958/u_command/ff_cache_vram_address_13_s0
6.103
6.335
u_v9958/u_command/u_cache/n33_s0
7.987
8.557
u_v9958/u_command/u_cache/n34_s0
8.557
8.593
u_v9958/u_command/u_cache/n35_s0
8.593
8.628
u_v9958/u_command/u_cache/n36_s0
8.628
8.663
u_v9958/u_command/u_cache/n37_s0
8.663
8.698
u_v9958/u_command/u_cache/n1387_s1
10.402
10.919
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9
11.737
12.108
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s7
12.117
12.687
u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s6
12.688
13.141
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.980
14.550
u_v9958/u_command/u_cache/ff_vram_address_17_s12
14.552
15.014
u_v9958/u_command/u_cache/ff_vram_address_7_s0
16.663
=====
SETUP
1.132
16.576
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s598
9.030
9.547
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s410
9.547
9.650
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s406
9.650
9.753
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s360
9.753
9.856
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
10.976
11.493
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s2
12.420
12.937
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
13.350
13.803
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
14.763
15.318
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6874_s1
16.006
16.576
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
16.576
=====
SETUP
1.132
16.576
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s598
9.030
9.547
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s410
9.547
9.650
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s406
9.650
9.753
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s360
9.753
9.856
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
10.976
11.493
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s2
12.420
12.937
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
13.350
13.803
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
14.763
15.318
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
16.006
16.576
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_1_s0
16.576
=====
SETUP
1.132
16.576
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s598
9.030
9.547
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s410
9.547
9.650
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s406
9.650
9.753
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s360
9.753
9.856
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
10.976
11.493
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s2
12.420
12.937
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
13.350
13.803
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
14.763
15.318
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6872_s1
16.006
16.576
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
16.576
=====
SETUP
1.132
16.576
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s598
9.030
9.547
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s410
9.547
9.650
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s406
9.650
9.753
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s360
9.753
9.856
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s6
10.976
11.493
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s2
12.420
12.937
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6865_s1
13.350
13.803
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6864_s1
14.763
15.318
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6871_s1
16.006
16.576
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
16.576
=====
HOLD
0.077
5.669
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.675
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.229
5.821
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_29_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_g_0_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_g_0_s4
5.669
=====
HOLD
0.319
5.673
5.354
u_v9958/u_timing_control/u_sprite/u_divide_table/ff_mgx0_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_divide_table/ff_exp2_1_s0
5.673
=====
HOLD
0.321
5.914
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.914
=====
HOLD
0.335
5.688
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.544
u_v9958/u_video_out/ff_tap1_g_0_s4
5.688
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.797
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.338
5.931
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.931
=====
HOLD
0.338
5.931
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.931
=====
HOLD
0.340
5.932
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.932
