-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity test_test_Pipeline_VITIS_LOOP_60_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    add122_2402_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    add122_2402_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of test_test_Pipeline_VITIS_LOOP_60_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln60_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tmp_fu_244_p11 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_467 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_1_fu_268_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_reg_472 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_fu_203_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_reg_477 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_2_fu_207_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_2_reg_482 : STD_LOGIC_VECTOR (127 downto 0);
    signal add122_2402_fu_80 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln66_2_fu_434_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_84 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln60_fu_402_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln66_fu_203_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_fu_203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_2_fu_207_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_2_fu_207_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_1_fu_211_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln66_1_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_244_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln60_fu_234_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_294_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_294_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_321_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_352_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_352_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_377_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln66_fu_424_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_1_fu_211_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal add_ln66_1_fu_428_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln66_1_fu_211_p00 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_1_fu_211_p10 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_2_fu_207_p00 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_2_fu_207_p10 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_fu_203_p00 : STD_LOGIC_VECTOR (127 downto 0);
    signal mul_ln66_fu_203_p10 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component test_mul_64ns_64ns_128_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component test_mux_9_4_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (63 downto 0);
        din6 : IN STD_LOGIC_VECTOR (63 downto 0);
        din7 : IN STD_LOGIC_VECTOR (63 downto 0);
        din8 : IN STD_LOGIC_VECTOR (63 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component test_mux_7_3_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (63 downto 0);
        din6 : IN STD_LOGIC_VECTOR (63 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component test_mux_8_3_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (63 downto 0);
        din6 : IN STD_LOGIC_VECTOR (63 downto 0);
        din7 : IN STD_LOGIC_VECTOR (63 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_64ns_64ns_128_1_1_U23 : component test_mul_64ns_64ns_128_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 128)
    port map (
        din0 => mul_ln66_fu_203_p0,
        din1 => mul_ln66_fu_203_p1,
        dout => mul_ln66_fu_203_p2);

    mul_64ns_64ns_128_1_1_U24 : component test_mul_64ns_64ns_128_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 128)
    port map (
        din0 => mul_ln66_2_fu_207_p0,
        din1 => mul_ln66_2_fu_207_p1,
        dout => mul_ln66_2_fu_207_p2);

    mul_64ns_64ns_128_1_1_U25 : component test_mul_64ns_64ns_128_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 128)
    port map (
        din0 => mul_ln66_1_fu_211_p0,
        din1 => mul_ln66_1_fu_211_p1,
        dout => mul_ln66_1_fu_211_p2);

    mux_9_4_64_1_1_U26 : component test_mux_9_4_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 64,
        din8_WIDTH => 64,
        din9_WIDTH => 4,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => ap_const_lv64_0,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => arg1_r_7_reload,
        din8 => arg1_r_8_reload,
        din9 => tmp_fu_244_p10,
        dout => tmp_fu_244_p11);

    mux_7_3_64_1_1_U27 : component test_mux_7_3_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => trunc_ln60_fu_234_p1,
        dout => tmp_1_fu_268_p9);

    mux_8_3_64_1_1_U28 : component test_mux_8_3_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 64,
        din8_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_0,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => arg1_r_7_reload,
        din8 => tmp_2_fu_294_p9,
        dout => tmp_2_fu_294_p10);

    mux_7_3_64_1_1_U29 : component test_mux_7_3_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => arg2_r_1_reload,
        din1 => arg2_r_2_reload,
        din2 => arg2_r_3_reload,
        din3 => arg2_r_4_reload,
        din4 => arg2_r_5_reload,
        din5 => arg2_r_6_reload,
        din6 => arg2_r_7_reload,
        din7 => trunc_ln60_fu_234_p1,
        dout => tmp_3_fu_321_p9);

    mux_7_3_64_1_1_U30 : component test_mux_7_3_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => arg1_r_reload,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => arg1_r_6_reload,
        din7 => tmp_4_fu_352_p8,
        dout => tmp_4_fu_352_p9);

    mux_7_3_64_1_1_U31 : component test_mux_7_3_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 64,
        din6_WIDTH => 64,
        din7_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => arg2_r_2_reload,
        din1 => arg2_r_3_reload,
        din2 => arg2_r_4_reload,
        din3 => arg2_r_5_reload,
        din4 => arg2_r_6_reload,
        din5 => arg2_r_7_reload,
        din6 => arg2_r_8_reload,
        din7 => trunc_ln60_fu_234_p1,
        dout => tmp_5_fu_377_p9);

    flow_control_loop_pipe_sequential_init_U : component test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add122_2402_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add122_2402_fu_80 <= ap_const_lv128_lc_1;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add122_2402_fu_80 <= add_ln66_2_fu_434_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln60_fu_228_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_84 <= add_ln60_fu_402_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_84 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_228_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln66_2_reg_482 <= mul_ln66_2_fu_207_p2;
                mul_ln66_reg_477 <= mul_ln66_fu_203_p2;
                tmp_1_reg_472 <= tmp_1_fu_268_p9;
                tmp_reg_467 <= tmp_fu_244_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add122_2402_out <= add122_2402_fu_80;

    add122_2402_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln60_fu_228_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln60_fu_228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add122_2402_out_ap_vld <= ap_const_logic_1;
        else 
            add122_2402_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln60_fu_402_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv4_3));
    add_ln66_1_fu_428_p2 <= std_logic_vector(unsigned(add_ln66_fu_424_p2) + unsigned(mul_ln66_1_fu_211_p2));
    add_ln66_2_fu_434_p2 <= std_logic_vector(unsigned(add122_2402_fu_80) + unsigned(add_ln66_1_fu_428_p2));
    add_ln66_fu_424_p2 <= std_logic_vector(unsigned(mul_ln66_2_reg_482) + unsigned(mul_ln66_reg_477));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln60_fu_228_p2)
    begin
        if (((icmp_ln60_fu_228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_84)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_84;
        end if; 
    end process;

    icmp_ln60_fu_228_p2 <= "1" when (unsigned(ap_sig_allocacmp_i_1) < unsigned(ap_const_lv4_9)) else "0";
    mul_ln66_1_fu_211_p0 <= mul_ln66_1_fu_211_p00(64 - 1 downto 0);
    mul_ln66_1_fu_211_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_472),128));
    mul_ln66_1_fu_211_p1 <= mul_ln66_1_fu_211_p10(64 - 1 downto 0);
    mul_ln66_1_fu_211_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_467),128));
    mul_ln66_2_fu_207_p0 <= mul_ln66_2_fu_207_p00(64 - 1 downto 0);
    mul_ln66_2_fu_207_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_321_p9),128));
    mul_ln66_2_fu_207_p1 <= mul_ln66_2_fu_207_p10(64 - 1 downto 0);
    mul_ln66_2_fu_207_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_294_p10),128));
    mul_ln66_fu_203_p0 <= mul_ln66_fu_203_p00(64 - 1 downto 0);
    mul_ln66_fu_203_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_377_p9),128));
    mul_ln66_fu_203_p1 <= mul_ln66_fu_203_p10(64 - 1 downto 0);
    mul_ln66_fu_203_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_352_p9),128));
    tmp_2_fu_294_p9 <= (trunc_ln60_fu_234_p1 xor ap_const_lv3_7);
    tmp_4_fu_352_p8 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln60_fu_234_p1));
    tmp_fu_244_p10 <= std_logic_vector(signed(ap_const_lv4_8) - signed(ap_sig_allocacmp_i_1));
    trunc_ln60_fu_234_p1 <= ap_sig_allocacmp_i_1(3 - 1 downto 0);
end behav;
