ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\Synpwrap.exe -rem -e lab9_top -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 1.7.00.05.28.13

Done sucessfully with exit code 0.
#Build: Synplify Pro G-2012.09LC-SP1 , Build 035R, Mar 19 2013
#install: C:\ispLEVER_Classic1_7\synpbase
#OS: Windows 7 6.1
#Hostname: EE65PC11

#Implementation: lab9

$ Start of Compile
#Thu Mar 21 15:29:05 2019

Synopsys Verilog Compiler, version comp201209rcp1, Build 283R, built Mar 19 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\umr_capim.v"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\hypermods.v"
@I::"C:\ispLEVER_Classic1_7\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"W:\ecn.data\desktop\lab9\lab9.h"
@I::"W:\ecn.data\desktop\lab9\gan35_lab9.v"
Verilog syntax check successful!
File W:\ecn.data\desktop\lab9\gan35_lab9.v changed - recompiling
Selecting top level module lab9_top
@N: CG364 :"C:\ispLEVER_Classic1_7\ispcpld\..\cae_library\synthesis\verilog\mach.v":417:7:417:14|Synthesizing module OSCTIMER

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":197:9:197:25|Synthesizing module frequency_divider

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":170:9:170:25|Synthesizing module bounceless_switch

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":216:9:216:23|Synthesizing module up_down_counter

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":237:9:237:16|Synthesizing module bintohex

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":287:7:287:18|Synthesizing module ring_counter

@W: CL118 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":301:2:301:3|Latch generated from always block for signal next_OUT[7:0]; possible missing assignment in an if or case statement.
@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":317:7:317:17|Synthesizing module moorelsa_sd

@N: CG364 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":1:7:1:14|Synthesizing module lab9_top

@W: CG296 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":151:10:151:12|Incomplete sensitivity list - assuming completeness
@W: CG290 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":155:14:155:17|Referenced variable hexL is not in sensitivity list
@W: CG290 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":155:31:155:34|Referenced variable hexR is not in sensitivity list
@N: CL201 :"W:\ecn.data\desktop\lab9\gan35_lab9.v":338:0:338:5|Trying to extract state machine for register present_state
Extracted state machine for register present_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   110
   111
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 21 15:29:05 2019

###########################################################]
Map & Optimize Report

Synopsys CPLD Technology Mapper, Version maplat, Build 621R, Built Mar 19 2013
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09LC-SP1 
@N: MF248 |Running in 64-bit mode.
@N: MO106 :"w:\ecn.data\desktop\lab9\gan35_lab9.v":263:4:263:7|Found ROM, 'DIS1H.hexout_1[6:0]', 16 words by 7 bits 
@N: MO106 :"w:\ecn.data\desktop\lab9\gan35_lab9.v":263:4:263:7|Found ROM, 'DIS4H.hexout_1[6:0]', 16 words by 7 bits 
Encoding state machine present_state[6:0] (view:work.moorelsa_sd(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   100 -> 0010001
   110 -> 0100001
   111 -> 1000001
@W: MT462 :|Net DIP_c[0] appears to be an unidentified clock source. Assuming default frequency. 
---------------------------------------
Resource Usage Report

Simple gate primitives:
OSCTIMER        1 use
DFF             23 uses
DFFRH           1 use
DFFRSH          2 uses
IBUF            12 uses
OBUF            57 uses
XOR2            12 uses
AND2            143 uses
INV             113 uses
OR2             3 uses
DLAT            8 uses


@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
G-2012.09LC-SP1 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 21 15:29:06 2019

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\edif2blf.exe -edf lab9_top.edi -out lab9_top.bl0 -err automake.err -log lab9_top.log -prj lab9 -lib "C:\ispLEVER_Classic1_7\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit lab9_top
    Number of input ports   : 5
    Number of output ports  : 9
    Number of bidir ports   : 0
    Number of instances     : 387
    Number of nets          : 399

No design errors found in circuit lab9_top

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe lab9_top.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab9_top.bl0...
Writing Open-ABEL 2 (BLIF) file lab9_top.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblflink.exe "lab9_top.bl1" -o "lab9.bl2" -omod "lab9" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'lab9_top.bl1'
	Referring to External Module 'OSCTIMER'.

Hierarchical BLIF: 'lab9.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\impsrc.exe -gui -prj lab9 -lci lab9.lct -log lab9.imp -err automake.err -tti lab9.bl2 -dir w:\ecn.data\desktop\lab9'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab9.lct -blifopt lab9.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe lab9.bl2 -sweep -mergefb -err automake.err -o lab9.bl3 @lab9.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file lab9.bl2...
Merging feedbacks...
Note 13707: Node N_34_i is collapsed...
Note 13707: Node i_S2_NO_c is collapsed...
Note 13707: Node i_S2_NC_c is collapsed...
Note 13707: Node i_S1_NO_c is collapsed...
Note 13707: Node i_S1_NC_c is collapsed...
Note 13707: Node dip_c_7__n is collapsed...
Note 13707: Node N_35_i is collapsed...
Note 13707: Node dip_c_5__n is collapsed...
Note 13707: Node dip_c_4__n is collapsed...
Note 13707: Node N_39_i is collapsed...
Note 13707: Node N_40_i is collapsed...
Note 13707: Node dip_c_1__n is collapsed...
Note 13707: Node N_45_i is collapsed...
Note 13707: Node step8_n_82_i_n is collapsed...
Note 13707: Node step8_present_state_i_3__n is collapsed...
Note 13707: Node N_46_i is collapsed...
Note 13707: Node step8_present_state_i_5__n is collapsed...
Note 13707: Node N_38_i is collapsed...
Note 13707: Node N_33_i is collapsed...
Note 13707: Node N_37_i is collapsed...
Note 13707: Node N_131_i is collapsed...
Note 13707: Node N_41_i is collapsed...
Note 13707: Node N_112_i is collapsed...
Note 13707: Node N_42_i is collapsed...
Note 13707: Node N_161_i is collapsed...
Note 13707: Node N_160_i is collapsed...
Note 13707: Node N_159_i is collapsed...
Note 13707: Node N_84_i is collapsed...
Note 13707: Node N_83_i is collapsed...
Note 13707: Node N_74_i is collapsed...
Note 13707: Node N_30_i is collapsed...
Note 13707: Node N_32_i is collapsed...
Note 13707: Node N_31_i is collapsed...
Note 13707: Node N_25_i is collapsed...
Note 13707: Node N_88_i is collapsed...
Note 13707: Node N_89_i is collapsed...
Note 13707: Node N_107 is collapsed...
Note 13707: Node N_110 is collapsed...
Note 13707: Node N_94_i is collapsed...
Note 13707: Node N_113 is collapsed...
Note 13707: Node N_95_i is collapsed...
Note 13707: Node N_87_i is collapsed...
Note 13707: Node midred_i_7__n is collapsed...
Note 13707: Node N_80_i is collapsed...
Note 13707: Node N_79_i is collapsed...
Note 13707: Node N_81_i is collapsed...
Note 13707: Node N_75 is collapsed...
Note 13707: Node N_86_i is collapsed...
Note 13707: Node N_98_i is collapsed...
Note 13707: Node N_90_i is collapsed...
Note 13707: Node N_91_i is collapsed...
Note 13707: Node dip_i_5__n is collapsed...
Note 13707: Node dip_i_4__n is collapsed...
Note 13707: Node N_82_i is collapsed...
Note 13707: Node N_106_i is collapsed...
Note 13707: Node N_108_i is collapsed...
Note 13707: Node string_i_6__n is collapsed...
Note 13707: Node string_i_0__n is collapsed...
Note 13707: Node step8_n_76_i_n is collapsed...
Note 13707: Node string_i_23__n is collapsed...
Note 13707: Node jumbo_i_1__n is collapsed...
Note 13707: Node S2BC_i is collapsed...
Note 13707: Node S1BC_i is collapsed...
Note 13707: Node step8_n_78_i_n is collapsed...
Note 13707: Node step8_n_79_i_n is collapsed...
Note 13707: Node step8_n_71_i_n is collapsed...
Note 13707: Node step8_n_61_n is collapsed...
Note 13707: Node step8_present_state_srsts_0_m3_6__un3_n is collapsed...
Note 13707: Node N_14 is collapsed...
Note 13707: Node step8_present_state_nss_i_6__n is collapsed...
Note 13707: Node step8_n_57_n is collapsed...
Note 13707: Node N_70 is collapsed...
Note 13707: Node N_65 is collapsed...
Note 13707: Node dis4h_hexout_1_0_m2_4__un3_n is collapsed...
Note 13707: Node N_19 is collapsed...
Note 13707: Node N_60 is collapsed...
Note 13707: Node N_23 is collapsed...
Note 13707: Node N_72 is collapsed...
Note 13707: Node N_68 is collapsed...
Note 13707: Node dis1h_hexout_1_0_m2_4__un3_n is collapsed...
Note 13707: Node N_16 is collapsed...
Note 13707: Node N_26 is collapsed...
Note 13707: Node dip_c_3__n is collapsed...
Note 13707: Node dip_c_0__n is collapsed...
Note 13707: Node step8_present_state_i_1__n is collapsed...
Note 13707: Node step8_present_state_i_4__n is collapsed...
Note 13707: Node N_48_i is collapsed...
Note 13707: Node step8_present_state_i_6__n is collapsed...
Note 13707: Node i_S1_NO_i is collapsed...
Note 13707: Node i_S2_NO_i is collapsed...
Note 13707: Node N_36_i is collapsed...
Note 13707: Node N_109_i is collapsed...
Note 13707: Node N_105 is collapsed...
Note 13707: Node N_24 is collapsed...
Note 13707: Node N_97_i is collapsed...
Note 13707: Node midred_i_6__n is collapsed...
Note 13707: Node midred_i_5__n is collapsed...
Note 13707: Node midred_i_4__n is collapsed...
Note 13707: Node midred_i_3__n is collapsed...
Note 13707: Node N_73 is collapsed...
Note 13707: Node N_85_i is collapsed...
Note 13707: Node midred_i_2__n is collapsed...
Note 13707: Node midred_i_1__n is collapsed...
Note 13707: Node midred_i_0__n is collapsed...
Note 13707: Node dip_i_2__n is collapsed...
Note 13707: Node step8_n_58_n is collapsed...
Note 13707: Node vcc_n_n is collapsed...
Note 13707: Node string_i_2_25__n is collapsed...
Note 13707: Node DIS1H_hexout_1_i_x2_3_ is collapsed...
Note 13707: Node string_i_1_25__n is collapsed...
Note 13707: Node string_i_2__n is collapsed...
Note 13707: Node string_1_23__n is collapsed...
Note 13707: Node STEP4R_G_138 is collapsed...
Note 13707: Node N_86_1 is collapsed...
Note 13707: Node N_112 is collapsed...
Note 13707: Node N_90_1 is collapsed...
Note 13707: Node string_i_3__n is collapsed...
Note 13707: Node N_91_1 is collapsed...
Note 13707: Node N_88 is collapsed...
Note 13707: Node string_i_3_22__n is collapsed...
Note 13707: Node N_45 is collapsed...
Note 13707: Node string_i_2_22__n is collapsed...
Note 13707: Node N_46 is collapsed...
Note 13707: Node string_i_1_22__n is collapsed...
Note 13707: Node N_95 is collapsed...
Note 13707: Node N_41_2 is collapsed...
Note 13707: Node N_94 is collapsed...
Note 13707: Node N_41_1 is collapsed...
Note 13707: Node string_i_5__n is collapsed...
Note 13707: Node N_42_1 is collapsed...
Note 13707: Node N_87 is collapsed...
Note 13707: Node string_2_6__n is collapsed...
Note 13707: Node N_84 is collapsed...
Note 13707: Node string_1_6__n is collapsed...
Note 13707: Node N_83 is collapsed...
Note 13707: Node step6_next_out_9_5_0__n is collapsed...
Note 13707: Node N_80 is collapsed...
Note 13707: Node step6_next_out_9_4_0__n is collapsed...
Note 13707: Node N_79 is collapsed...
Note 13707: Node step6_next_out_9_3_0__n is collapsed...
Note 13707: Node dis1h_hexout_1_0_m2_4__un1_n is collapsed...
Note 13707: Node step6_next_out_9_2_0__n is collapsed...
Note 13707: Node N_110_0_1 is collapsed...
Note 13707: Node step6_next_out_9_1_0__n is collapsed...
Note 13707: Node dis1h_hexout_1_0_m2_4__un0_n is collapsed...
Note 13707: Node jumbo_i_1_1_2__n is collapsed...
Note 13707: Node N_14_i is collapsed...
Note 13707: Node jumbo_1_1__n is collapsed...
Note 13707: Node N_39 is collapsed...
Note 13707: Node jumbo_i_1_1_0__n is collapsed...
Note 13707: Node N_38 is collapsed...
Note 13707: Node step8_n_51_i_1_n is collapsed...
Note 13707: Node string_0__n is collapsed...
Note 13707: Node step8_n_61_0_1_n is collapsed...
Note 13707: Node STEP4L_G_123_1 is collapsed...
Note 13707: Node N_16_i_1 is collapsed...
Note 13707: Node string_i_4__n is collapsed...
Note 13707: Node STEP4L_G_122_1 is collapsed...
Note 13707: Node N_81 is collapsed...
Note 13707: Node N_65_i_1 is collapsed...
Note 13707: Node DIS4H_hexout_1_i_x2_3_ is collapsed...
Note 13707: Node N_70_i_1 is collapsed...
Note 13707: Node dis4h_hexout_1_0_m2_4__un1_n is collapsed...
Note 13707: Node N_31 is collapsed...
Note 13707: Node STEP4R_G_134 is collapsed...
Note 13707: Node step8_present_state_nss_i_0_0__n is collapsed...
Note 13707: Node step8_n_76_n is collapsed...
Note 13707: Node STEP4L_G_119_1 is collapsed...
Note 13707: Node dis4h_hexout_1_0_m2_4__un0_n is collapsed...
Note 13707: Node N_34 is collapsed...
Note 13707: Node step8_n_71_n is collapsed...
Note 13707: Node string_i_1__n is collapsed...
Note 13707: Node N_30 is collapsed...
Note 13707: Node step8_present_state_srsts_0_m3_6__un1_n is collapsed...
Note 13707: Node N_107_0 is collapsed...
Note 13707: Node N_35 is collapsed...
Note 13707: Node N_33 is collapsed...
Note 13707: Node string_i_21__n is collapsed...
Note 13707: Node string_i_24__n is collapsed...
Note 13707: Node string_i_26__n is collapsed...
Note 13707: Node step8_present_state_srsts_0_m3_6__un0_n is collapsed...
Note 13707: Node string_i_27__n is collapsed...
Note 13707: Node string_i_1_4__n is collapsed...
Note 13707: Node N_106 is collapsed...
Note 13707: Node N_108 is collapsed...
Note 13707: Node N_32 is collapsed...
Note 13707: Node string_i_3_1__n is collapsed...
Note 13707: Node N_82 is collapsed...
Note 13707: Node N_37_1 is collapsed...
Note 13707: Node string_i_2_1__n is collapsed...
Note 13707: Node STEP4R_G_136 is collapsed...
Note 13707: Node countr_i_2__n is collapsed...
Note 13707: Node dip_i_6__n is collapsed...
Note 13707: Node dip_i_3__n is collapsed...
Note 13707: Node countl_i_3__n is collapsed...
Note 13707: Node countl_i_2__n is collapsed...
Note 13707: Node countr_i_3__n is collapsed...
Note 13707: Node dip_c_2__n is collapsed...
Note 13707: Node N_89 is collapsed...
Note 13707: Node N_98 is collapsed...
Note 13707: Node STEP8_present_state_srsts_i_x3_4_ is collapsed...
Note 13707: Node N_40 is collapsed...
Note 13707: Node step8_n_57_i_n is collapsed...
Note 13707: Node N_105_0 is collapsed...
Note 13707: Node step8_n_58_i_n is collapsed...
Note 13707: Node step8_present_state_nss_6__n is collapsed...
Note 13707: Node N_109 is collapsed...
Note 13707: Node N_129 is collapsed...
Note 13707: Node countl_i_0__n is collapsed...
Note 13707: Node countr_i_0__n is collapsed...
Note 13707: Node dip_c_6__n is collapsed...
Note 13707: Node countr_i_1__n is collapsed...
Note 13707: Node N_37 is collapsed...
Note 13707: Node N_108_1 is collapsed...
Note 13707: Node N_86 is collapsed...
Note 13707: Node N_70_i is collapsed...
Note 13707: Node jumbo_1__n is collapsed...
Note 13707: Node N_90 is collapsed...
Note 13707: Node N_91 is collapsed...
Note 13707: Node STEP4L_G_123 is collapsed...
Note 13707: Node string_i_2_4__n is collapsed...
Note 13707: Node STEP4L_G_119 is collapsed...
Note 13707: Node STEP4L_G_122 is collapsed...
Note 13707: Node jumbo_i_1_0__n is collapsed...
Note 13707: Node string_1_0__n is collapsed...
Note 13707: Node N_42 is collapsed...
Note 13707: Node jumbo_i_1_2__n is collapsed...
Note 13707: Node string_i_1_1__n is collapsed...
Note 13707: Node N_96 is collapsed...
Note 13707: Node step8_n_79_n is collapsed...
Note 13707: Node step8_n_78_n is collapsed...
Note 13707: Node countl_i_1__n is collapsed...
Note 13707: Node N_113_0 is collapsed...
Note 13707: Node N_24_i is collapsed...
Note 13707: Node N_73_i is collapsed...
Note 13707: Node N_97 is collapsed...
Note 13707: Node N_48 is collapsed...
Note 13707: Node step8_n_77_n is collapsed...
Note 13707: Node N_23_i is collapsed...
Note 13707: Node N_72_i is collapsed...
Note 13707: Node N_75_0 is collapsed...
Note 13707: Node N_74 is collapsed...
Note 13707: Node step8_n_55_n is collapsed...
Note 13707: Node N_25 is collapsed...
Note 13707: Node N_26_0 is collapsed...
Note 13707: Node N_41 is collapsed...
Note 13707: Node N_60_i_1 is collapsed...
Note 13707: Node N_60_i is collapsed...
Note 13707: Node N_110_0 is collapsed...
Note 13707: Node N_19_i is collapsed...
Note 13707: Node N_68_i is collapsed...
Note 13707: Node N_131 is collapsed...
Note 13707: Node string_2_0__n is collapsed...
Note 13707: Node dip_i_0__n is collapsed...
Note 13707: Node dip_i_7__n is collapsed...
Note 13707: Node step8_n_59_0_n is collapsed...
Note 13707: Node N_85 is collapsed...
Note 13707: Node N_65_i is collapsed...
Note 13707: Node N_36 is collapsed...
Note 13707: Node N_16_i is collapsed...
Note 13707: Node string_i_25__n is collapsed...
Note 13707: Node string_i_22__n is collapsed...
Note 13707: Node string_23__n is collapsed...
Note 13707: Node string_6__n is collapsed...
Note 13707: Node step8_n_61_0_n is collapsed...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
....Note    0: 
Estimated (clusters + macrocells): 92, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file lab9.bl3...
Note    0: 
BLIFOPT complete - Time 2 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab9.lct -dev lc4k -diofft lab9.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mdiofft.exe lab9.bl3 -family AMDMACH -idev van -o lab9.bl4 -oxrf lab9.xrf -err automake.err @lab9.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Input file: lab9.bl3.
Output file: lab9.bl4.
Cross reference file: lab9.xrf.

.......................................................................
.......................................................................
....................
Shortening signal names...
Writing signal name cross reference file lab9.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci lab9.lct -dev lc4k -prefit lab9.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp lab9.bl4 -out lab9.bl5 -err automake.err -log lab9.log -mod lab9_top @lab9.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Thu Mar 21 15:29:19 2019

C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp lab9.bl4 -out lab9.bl5 -err automake.err -log lab9.log -mod lab9_top @lab9.l0 -gui -sc 
<Note> F34000: STEP4L_countout_0_ is removed
<Note> F34000: STEP4L_countout_1_ is removed
<Note> F34000: STEP4L_countout_2_ is removed
<Note> F34000: STEP4R_countout_0_ is removed
<Note> F34000: STEP4R_countout_1_ is removed
<Note> F34000: STEP4R_countout_2_ is removed
<Note> F34000: STEP4R_countout_3_ is removed
Number of pins (IO)    :    69
Number of outputs (MC) :    86
Number of registers    :    36
Number of logic pterms :   146
C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\lpf4k.exe @"lab9.rs2"'

Project 'lab9' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\tda.exe -i lab9.bl5 -o lab9.tda -lci lab9.lct -dev m4e_256_96 -family lc4k -mod lab9_top -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufw" -prj lab9 -if lab9.jed -j2s -log lab9.svl -gui'

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPVS -if lab9.jed -oft -svf -of "W:\ecn.data\Desktop\Lab9\lab9_epvs.svf" -lever
svf file '"W:\ecn.data\Desktop\Lab9\lab9_epvs.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPV -if lab9.jed -oft -svf -of "W:\ecn.data\Desktop\Lab9\lab9_epv.svf" -lever
svf file '"W:\ecn.data\Desktop\Lab9\lab9_epv.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JV -if lab9.jed -oft -svf -of "W:\ecn.data\Desktop\Lab9\lab9_v.svf" -lever
svf file '"W:\ecn.data\Desktop\Lab9\lab9_v.svf"' is generated successfully

Done: completed successfully.
