<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2408</identifier><datestamp>2011-12-15T09:11:59Z</datestamp><dc:title>Automated design and optimization of circuits in emerging technologies</dc:title><dc:creator>THAKKER, RA</dc:creator><dc:creator>SATHE, C</dc:creator><dc:creator>SACHID, AB</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>PATIL, MB</dc:creator><dc:subject>simulation</dc:subject><dc:subject>cmos</dc:subject><dc:description>A novel table-based environment for automatic design and optimization of FinFET circuits is demonstrated. A new accurate look-up table (LUT) technique is implemented in a circuit simulator and integrated with particle swarm optimization algorithm for efficient circuit designs in novel devices. Op-amp circuits are designed and optimized to demonstrate the accuracy and usefulness of the proposed platform. Further, it is shown that the proposed design methodology can take into account variations in process, supply voltage, and temperature.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T14:56:11Z</dc:date><dc:date>2011-12-15T09:11:59Z</dc:date><dc:date>2011-10-25T14:56:11Z</dc:date><dc:date>2011-12-15T09:11:59Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009,504-509</dc:identifier><dc:identifier>978-1-4244-2748-2</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15750</dc:identifier><dc:identifier>http://hdl.handle.net/100/2408</dc:identifier><dc:source>14th Asia and South Pacific Design Automation Conference,Yokohama, JAPAN,JAN 19-22, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>