# do {tb_clk_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying C:\modeltech64_10.6d\Xilinx_lib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:17 on Sep 25,2020
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../karatsuba_mult.srcs/sources_1/new" "+incdir+../../../../karatsuba_mult.srcs/sources_1/ip/ip_clk_pll_x2" ../../../../karatsuba_mult.srcs/sources_1/ip/ip_singROM_256x128/sim/ip_singROM_256x128.v ../../../../karatsuba_mult.srcs/sources_1/ip/ip_fifo_256x64/ip_fifo_256x64_sim_netlist.v ../../../../karatsuba_mult.srcs/sources_1/ip/ip_clk_pll_x2/ip_clk_pll_x2_sim_netlist.v ../../../../karatsuba_mult.srcs/sources_1/new/fifo_256x64_control.v ../../../../karatsuba_mult.srcs/sources_1/new/master_clk.v ../../../../karatsuba_mult.srcs/sources_1/new/singROM_256x128_control.v ../../../../karatsuba_mult.srcs/sim_1/new/tb_clk.v 
# -- Skipping module ip_singROM_256x128
# -- Skipping module ip_fifo_256x64
# -- Skipping module ip_fifo_256x64_xpm_cdc_async_rst
# -- Skipping module ip_fifo_256x64_xpm_cdc_async_rst__2
# -- Skipping module ip_fifo_256x64_xpm_cdc_gray
# -- Skipping module ip_fifo_256x64_xpm_cdc_gray__2
# -- Skipping module ip_fifo_256x64_xpm_cdc_single
# -- Skipping module ip_fifo_256x64_xpm_cdc_single__2
# -- Skipping module ip_fifo_256x64_blk_mem_gen_generic_cstr
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_width
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_width__parameterized0
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_width__parameterized1
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_width__parameterized2
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_wrapper
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_wrapper__parameterized0
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_wrapper__parameterized1
# -- Skipping module ip_fifo_256x64_blk_mem_gen_prim_wrapper__parameterized2
# -- Skipping module ip_fifo_256x64_blk_mem_gen_top
# -- Skipping module ip_fifo_256x64_blk_mem_gen_v8_4_2
# -- Skipping module ip_fifo_256x64_blk_mem_gen_v8_4_2_synth
# -- Skipping module ip_fifo_256x64_clk_x_pntrs
# -- Skipping module ip_fifo_256x64_fifo_generator_ramfifo
# -- Skipping module ip_fifo_256x64_fifo_generator_top
# -- Skipping module ip_fifo_256x64_fifo_generator_v13_2_3
# -- Skipping module ip_fifo_256x64_fifo_generator_v13_2_3_synth
# -- Skipping module ip_fifo_256x64_memory
# -- Skipping module ip_fifo_256x64_rd_bin_cntr
# -- Skipping module ip_fifo_256x64_rd_logic
# -- Skipping module ip_fifo_256x64_rd_pe_as
# -- Skipping module ip_fifo_256x64_rd_status_flags_as
# -- Skipping module ip_fifo_256x64_reset_blk_ramfifo
# -- Skipping module ip_fifo_256x64_wr_bin_cntr
# -- Skipping module ip_fifo_256x64_wr_logic
# -- Skipping module ip_fifo_256x64_wr_pf_as
# -- Skipping module ip_fifo_256x64_wr_status_flags_as
# -- Skipping module glbl
# -- Skipping module ip_clk_pll_x2
# -- Skipping module ip_clk_pll_x2_ip_clk_pll_x2_clk_wiz
# -- Compiling module fifo_256x64_control
# -- Skipping module master_clk
# -- Skipping module singROM_256x128_control
# -- Skipping module tb_clk
# 
# Top level modules:
# 	glbl
# 	tb_clk
# End time: 19:53:18 on Sep 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:18 on Sep 25,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:53:18 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
