#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Fri Nov  7 02:00:17 2025
# Process ID         : 29648
# Current directory  : C:/Users/ASUS/Documents/zedboard_petal_linux
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5340 C:\Users\ASUS\Documents\zedboard_petal_linux\zedboard_petal_linux.xpr
# Log file           : C:/Users/ASUS/Documents/zedboard_petal_linux/vivado.log
# Journal file       : C:/Users/ASUS/Documents/zedboard_petal_linux\vivado.jou
# Running On         : DESKTOP-3897D3I
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16849 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28660 MB
# Available Virtual  : 8368 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Documents/zedboard_petal_linux/zedboard_petal_linux.xpr
update_compile_order -fileset sources_1

close_project
create_project blink C:/Users/ASUS/Documents/blink -part xc7z020clg484-1
file mkdir C:/Users/ASUS/Documents/blink/blink.srcs/sources_1/new
close [ open C:/Users/ASUS/Documents/blink/blink.srcs/sources_1/new/blink.v w ]
add_files C:/Users/ASUS/Documents/blink/blink.srcs/sources_1/new/blink.v
update_compile_order -fileset sources_1
file mkdir C:/Users/ASUS/Documents/blink/blink.srcs/constrs_1
file mkdir C:/Users/ASUS/Documents/blink/blink.srcs/constrs_1/new
close [ open C:/Users/ASUS/Documents/blink/blink.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/Users/ASUS/Documents/blink/blink.srcs/constrs_1/new/const.xdc
synth_design -top blink -part xc7z020clg484-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
report_methodology -name ultrafast_methodology_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1
report_power -name {power_1}
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
refresh_design
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
refresh_design
report_methodology -name ultrafast_methodology_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
