# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/onebit_4to1mux.vhd" \
"../../../../project_2.srcs/sources_1/new/onebit_lu.vhd" \
"../../../../project_2.srcs/sim_1/new/onebit_lutb.vhd" \

# Do not sort compile order
nosort
