library ieee;
use ieee.std_logic_1164.all;

entity ab is
  port (
        clk : in std_logic
       );
end ab;
