
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 2)  (250 531)  (250 531)  routing T_5_33.span4_vert_34 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_vert_34 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span4_vert_34 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g0_4 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (4 5)  (358 533)  (358 533)  routing T_7_33.span12_vert_20 <X> T_7_33.lc_trk_g0_4
 (6 5)  (360 533)  (360 533)  routing T_7_33.span12_vert_20 <X> T_7_33.lc_trk_g0_4
 (7 5)  (361 533)  (361 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (6 9)  (834 537)  (834 537)  routing T_16_33.span12_vert_8 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 12)  (891 540)  (891 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (6 12)  (892 540)  (892 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (7 12)  (893 540)  (893 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (894 540)  (894 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (8 13)  (894 541)  (894 541)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_17 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g0_7
 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (1056 534)  (1056 534)  routing T_20_33.span4_vert_31 <X> T_20_33.lc_trk_g0_7
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (13 1)  (1179 529)  (1179 529)  routing T_22_33.span4_vert_25 <X> T_22_33.span4_horz_r_0
 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (4 4)  (1322 532)  (1322 532)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g0_4
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (5 5)  (1323 533)  (1323 533)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 3)  (1437 530)  (1437 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_vert_7 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1
 (8 9)  (1422 537)  (1422 537)  routing T_27_33.span4_vert_9 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 4)  (1474 532)  (1474 532)  routing T_28_33.span12_vert_13 <X> T_28_33.lc_trk_g0_5
 (7 4)  (1475 532)  (1475 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_5 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (6 8)  (1528 536)  (1528 536)  routing T_29_33.span12_vert_9 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 2)  (1581 531)  (1581 531)  routing T_30_33.span4_horz_r_3 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (1584 530)  (1584 530)  routing T_30_33.span4_horz_r_3 <X> T_30_33.lc_trk_g0_3
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (6 3)  (1636 530)  (1636 530)  routing T_31_33.span12_vert_10 <X> T_31_33.lc_trk_g0_2
 (7 3)  (1637 530)  (1637 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_2 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (4 9)  (1634 537)  (1634 537)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (6 9)  (1636 537)  (1636 537)  routing T_31_33.span4_vert_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_17_32

 (11 10)  (885 522)  (885 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45
 (13 10)  (887 522)  (887 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45


LogicTile_18_32

 (19 1)  (947 513)  (947 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_27_32

 (19 7)  (1421 519)  (1421 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_5_31

 (8 15)  (242 511)  (242 511)  routing T_5_31.sp4_h_r_4 <X> T_5_31.sp4_v_t_47
 (9 15)  (243 511)  (243 511)  routing T_5_31.sp4_h_r_4 <X> T_5_31.sp4_v_t_47
 (10 15)  (244 511)  (244 511)  routing T_5_31.sp4_h_r_4 <X> T_5_31.sp4_v_t_47


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0
 (1 3)  (289 499)  (289 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_7_31

 (3 6)  (345 502)  (345 502)  routing T_7_31.sp12_v_b_0 <X> T_7_31.sp12_v_t_23


LogicTile_13_31

 (3 11)  (657 507)  (657 507)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_l_22
 (3 12)  (657 508)  (657 508)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1
 (3 13)  (657 509)  (657 509)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1


LogicTile_18_31

 (8 0)  (936 496)  (936 496)  routing T_18_31.sp4_v_b_1 <X> T_18_31.sp4_h_r_1
 (9 0)  (937 496)  (937 496)  routing T_18_31.sp4_v_b_1 <X> T_18_31.sp4_h_r_1


LogicTile_20_31

 (9 11)  (1045 507)  (1045 507)  routing T_20_31.sp4_v_b_11 <X> T_20_31.sp4_v_t_42
 (10 11)  (1046 507)  (1046 507)  routing T_20_31.sp4_v_b_11 <X> T_20_31.sp4_v_t_42


LogicTile_22_31

 (8 3)  (1152 499)  (1152 499)  routing T_22_31.sp4_h_l_36 <X> T_22_31.sp4_v_t_36


RAM_Tile_25_31

 (3 13)  (1309 509)  (1309 509)  routing T_25_31.sp12_h_l_22 <X> T_25_31.sp12_h_r_1


LogicTile_32_31

 (2 6)  (1674 502)  (1674 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 508)  (1737 508)  routing T_33_31.span4_horz_19 <X> T_33_31.span4_vert_t_15
 (12 12)  (1738 508)  (1738 508)  routing T_33_31.span4_horz_19 <X> T_33_31.span4_vert_t_15
 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (4 12)  (550 492)  (550 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_9


LogicTile_12_30

 (3 5)  (603 485)  (603 485)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_h_r_0


LogicTile_13_30

 (11 4)  (665 484)  (665 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_16_30

 (2 0)  (818 480)  (818 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0
 (19 1)  (947 481)  (947 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_19_30

 (13 4)  (995 484)  (995 484)  routing T_19_30.sp4_h_l_40 <X> T_19_30.sp4_v_b_5
 (12 5)  (994 485)  (994 485)  routing T_19_30.sp4_h_l_40 <X> T_19_30.sp4_v_b_5
 (9 7)  (991 487)  (991 487)  routing T_19_30.sp4_v_b_4 <X> T_19_30.sp4_v_t_41


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_32_30

 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_29

 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_41
 (10 7)  (406 471)  (406 471)  routing T_8_29.sp4_v_b_1 <X> T_8_29.sp4_v_t_41


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 11)  (1260 475)  (1260 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_v_b_4 <X> T_24_29.sp4_v_t_42


LogicTile_27_29

 (6 14)  (1408 478)  (1408 478)  routing T_27_29.sp4_v_b_6 <X> T_27_29.sp4_v_t_44
 (5 15)  (1407 479)  (1407 479)  routing T_27_29.sp4_v_b_6 <X> T_27_29.sp4_v_t_44


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_31_29

 (11 10)  (1629 474)  (1629 474)  routing T_31_29.sp4_v_b_0 <X> T_31_29.sp4_v_t_45
 (13 10)  (1631 474)  (1631 474)  routing T_31_29.sp4_v_b_0 <X> T_31_29.sp4_v_t_45


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (6 2)  (880 450)  (880 450)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37
 (5 3)  (879 451)  (879 451)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (19 4)  (1271 452)  (1271 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_29_28

 (5 8)  (1515 456)  (1515 456)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6
 (6 9)  (1516 457)  (1516 457)  routing T_29_28.sp4_v_b_6 <X> T_29_28.sp4_h_r_6


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (12 12)  (1738 460)  (1738 460)  routing T_33_28.span4_horz_43 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (4 3)  (13 435)  (13 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (6 15)  (11 447)  (11 447)  routing T_0_27.span4_horz_30 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_30 lc_trk_g1_6


LogicTile_1_27

 (10 10)  (28 442)  (28 442)  routing T_1_27.sp4_v_b_2 <X> T_1_27.sp4_h_l_42


LogicTile_2_27

 (5 10)  (77 442)  (77 442)  routing T_2_27.sp4_v_b_6 <X> T_2_27.sp4_h_l_43


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (3 12)  (819 444)  (819 444)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_h_r_1
 (3 13)  (819 445)  (819 445)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_h_r_1


LogicTile_20_27

 (19 2)  (1055 434)  (1055 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 14)  (1047 446)  (1047 446)  routing T_20_27.sp4_v_b_3 <X> T_20_27.sp4_v_t_46
 (13 14)  (1049 446)  (1049 446)  routing T_20_27.sp4_v_b_3 <X> T_20_27.sp4_v_t_46


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0


LogicTile_28_27

 (3 15)  (1459 447)  (1459 447)  routing T_28_27.sp12_h_l_22 <X> T_28_27.sp12_v_t_22


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_1_26

 (19 2)  (37 418)  (37 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_2_26

 (19 6)  (91 422)  (91 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_26

 (6 0)  (552 416)  (552 416)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_v_b_0
 (5 1)  (551 417)  (551 417)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_v_b_0


LogicTile_13_26

 (12 4)  (666 420)  (666 420)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_h_r_5
 (11 8)  (665 424)  (665 424)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_8
 (12 9)  (666 425)  (666 425)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_8


LogicTile_17_26

 (11 12)  (885 428)  (885 428)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11
 (13 12)  (887 428)  (887 428)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11
 (12 13)  (886 429)  (886 429)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_b_11


LogicTile_19_26

 (13 4)  (995 420)  (995 420)  routing T_19_26.sp4_v_t_40 <X> T_19_26.sp4_v_b_5
 (9 7)  (991 423)  (991 423)  routing T_19_26.sp4_v_b_8 <X> T_19_26.sp4_v_t_41
 (10 7)  (992 423)  (992 423)  routing T_19_26.sp4_v_b_8 <X> T_19_26.sp4_v_t_41


LogicTile_27_26

 (3 14)  (1405 430)  (1405 430)  routing T_27_26.sp12_v_b_1 <X> T_27_26.sp12_v_t_22


LogicTile_31_26

 (3 14)  (1621 430)  (1621 430)  routing T_31_26.sp12_v_b_1 <X> T_31_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 5)  (75 405)  (75 405)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_h_r_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (8 3)  (404 403)  (404 403)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_t_36
 (9 3)  (405 403)  (405 403)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_t_36
 (10 3)  (406 403)  (406 403)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_t_36
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25

 (2 4)  (440 404)  (440 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_l_23 <X> T_14_25.sp12_v_b_0
 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_15_25

 (3 2)  (765 402)  (765 402)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23
 (3 3)  (765 403)  (765 403)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_h_l_23


LogicTile_16_25

 (3 6)  (819 406)  (819 406)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_t_23
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_t_23
 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 408)  (856 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (47 8)  (863 408)  (863 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (856 409)  (856 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (3 12)  (819 412)  (819 412)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1
 (3 13)  (819 413)  (819 413)  routing T_16_25.sp12_v_b_1 <X> T_16_25.sp12_h_r_1
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25

 (8 9)  (882 409)  (882 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (9 9)  (883 409)  (883 409)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_7
 (3 12)  (877 412)  (877 412)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1
 (3 13)  (877 413)  (877 413)  routing T_17_25.sp12_v_b_1 <X> T_17_25.sp12_h_r_1


LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_25

 (26 0)  (1008 400)  (1008 400)  routing T_19_25.lc_trk_g0_6 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 400)  (1009 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 400)  (1010 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 400)  (1012 400)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 400)  (1015 400)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 400)  (1019 400)  LC_0 Logic Functioning bit
 (39 0)  (1021 400)  (1021 400)  LC_0 Logic Functioning bit
 (40 0)  (1022 400)  (1022 400)  LC_0 Logic Functioning bit
 (42 0)  (1024 400)  (1024 400)  LC_0 Logic Functioning bit
 (47 0)  (1029 400)  (1029 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1008 401)  (1008 401)  routing T_19_25.lc_trk_g0_6 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 401)  (1013 401)  routing T_19_25.lc_trk_g2_7 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (41 1)  (1023 401)  (1023 401)  LC_0 Logic Functioning bit
 (43 1)  (1025 401)  (1025 401)  LC_0 Logic Functioning bit
 (25 2)  (1007 402)  (1007 402)  routing T_19_25.sp12_h_l_5 <X> T_19_25.lc_trk_g0_6
 (22 3)  (1004 403)  (1004 403)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1006 403)  (1006 403)  routing T_19_25.sp12_h_l_5 <X> T_19_25.lc_trk_g0_6
 (25 3)  (1007 403)  (1007 403)  routing T_19_25.sp12_h_l_5 <X> T_19_25.lc_trk_g0_6
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (22 10)  (1004 410)  (1004 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1003 411)  (1003 411)  routing T_19_25.sp4_r_v_b_39 <X> T_19_25.lc_trk_g2_7
 (14 14)  (996 414)  (996 414)  routing T_19_25.sp4_h_r_44 <X> T_19_25.lc_trk_g3_4
 (14 15)  (996 415)  (996 415)  routing T_19_25.sp4_h_r_44 <X> T_19_25.lc_trk_g3_4
 (15 15)  (997 415)  (997 415)  routing T_19_25.sp4_h_r_44 <X> T_19_25.lc_trk_g3_4
 (16 15)  (998 415)  (998 415)  routing T_19_25.sp4_h_r_44 <X> T_19_25.lc_trk_g3_4
 (17 15)  (999 415)  (999 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_20_25

 (11 12)  (1047 412)  (1047 412)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_v_b_11
 (5 14)  (1041 414)  (1041 414)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_44
 (4 15)  (1040 415)  (1040 415)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_44


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (4 11)  (1256 411)  (1256 411)  routing T_24_25.sp4_h_r_10 <X> T_24_25.sp4_h_l_43
 (6 11)  (1258 411)  (1258 411)  routing T_24_25.sp4_h_r_10 <X> T_24_25.sp4_h_l_43


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (4 10)  (1406 410)  (1406 410)  routing T_27_25.sp4_v_b_10 <X> T_27_25.sp4_v_t_43
 (6 10)  (1408 410)  (1408 410)  routing T_27_25.sp4_v_b_10 <X> T_27_25.sp4_v_t_43
 (2 14)  (1404 414)  (1404 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_25

 (25 0)  (1481 400)  (1481 400)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g0_2
 (22 1)  (1478 401)  (1478 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1479 401)  (1479 401)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g0_2
 (24 1)  (1480 401)  (1480 401)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g0_2
 (29 2)  (1485 402)  (1485 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 402)  (1487 402)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 402)  (1488 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 402)  (1489 402)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (1493 402)  (1493 402)  LC_1 Logic Functioning bit
 (39 2)  (1495 402)  (1495 402)  LC_1 Logic Functioning bit
 (46 2)  (1502 402)  (1502 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (1484 403)  (1484 403)  routing T_28_25.lc_trk_g2_1 <X> T_28_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 403)  (1485 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 403)  (1486 403)  routing T_28_25.lc_trk_g0_2 <X> T_28_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (1487 403)  (1487 403)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (1488 403)  (1488 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1489 403)  (1489 403)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_1
 (35 3)  (1491 403)  (1491 403)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.input_2_1
 (36 3)  (1492 403)  (1492 403)  LC_1 Logic Functioning bit
 (38 3)  (1494 403)  (1494 403)  LC_1 Logic Functioning bit
 (43 3)  (1499 403)  (1499 403)  LC_1 Logic Functioning bit
 (17 8)  (1473 408)  (1473 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1479 408)  (1479 408)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g2_3
 (14 10)  (1470 410)  (1470 410)  routing T_28_25.sp4_v_t_17 <X> T_28_25.lc_trk_g2_4
 (28 10)  (1484 410)  (1484 410)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 410)  (1485 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 410)  (1486 410)  routing T_28_25.lc_trk_g2_4 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 410)  (1488 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (1495 410)  (1495 410)  LC_5 Logic Functioning bit
 (40 10)  (1496 410)  (1496 410)  LC_5 Logic Functioning bit
 (41 10)  (1497 410)  (1497 410)  LC_5 Logic Functioning bit
 (16 11)  (1472 411)  (1472 411)  routing T_28_25.sp4_v_t_17 <X> T_28_25.lc_trk_g2_4
 (17 11)  (1473 411)  (1473 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1478 411)  (1478 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1481 411)  (1481 411)  routing T_28_25.sp4_r_v_b_38 <X> T_28_25.lc_trk_g2_6
 (26 11)  (1482 411)  (1482 411)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 411)  (1484 411)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 411)  (1485 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 411)  (1487 411)  routing T_28_25.lc_trk_g0_2 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 411)  (1488 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1489 411)  (1489 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (34 11)  (1490 411)  (1490 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (35 11)  (1491 411)  (1491 411)  routing T_28_25.lc_trk_g3_2 <X> T_28_25.input_2_5
 (37 11)  (1493 411)  (1493 411)  LC_5 Logic Functioning bit
 (38 11)  (1494 411)  (1494 411)  LC_5 Logic Functioning bit
 (39 11)  (1495 411)  (1495 411)  LC_5 Logic Functioning bit
 (40 11)  (1496 411)  (1496 411)  LC_5 Logic Functioning bit
 (41 11)  (1497 411)  (1497 411)  LC_5 Logic Functioning bit
 (53 11)  (1509 411)  (1509 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (1481 412)  (1481 412)  routing T_28_25.sp4_h_r_34 <X> T_28_25.lc_trk_g3_2
 (22 13)  (1478 413)  (1478 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1479 413)  (1479 413)  routing T_28_25.sp4_h_r_34 <X> T_28_25.lc_trk_g3_2
 (24 13)  (1480 413)  (1480 413)  routing T_28_25.sp4_h_r_34 <X> T_28_25.lc_trk_g3_2
 (8 14)  (1464 414)  (1464 414)  routing T_28_25.sp4_h_r_10 <X> T_28_25.sp4_h_l_47


LogicTile_29_25

 (3 15)  (1513 415)  (1513 415)  routing T_29_25.sp12_h_l_22 <X> T_29_25.sp12_v_t_22


LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (6 2)  (1624 402)  (1624 402)  routing T_31_25.sp4_h_l_42 <X> T_31_25.sp4_v_t_37


LogicTile_32_25

 (8 14)  (1680 414)  (1680 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (9 14)  (1681 414)  (1681 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (10 14)  (1682 414)  (1682 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 388)  (654 388)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (1 4)  (655 388)  (655 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 389)  (654 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (1 5)  (655 389)  (655 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (7 8)  (661 392)  (661 392)  Column buffer control bit: LH_colbuf_cntl_1

 (16 11)  (670 395)  (670 395)  routing T_13_24.sp12_v_b_12 <X> T_13_24.lc_trk_g2_4
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (21 12)  (675 396)  (675 396)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g3_3
 (22 12)  (676 396)  (676 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 396)  (677 396)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g3_3
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (675 397)  (675 397)  routing T_13_24.sp4_v_t_22 <X> T_13_24.lc_trk_g3_3
 (0 14)  (654 398)  (654 398)  routing T_13_24.glb_netwk_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (45 14)  (699 398)  (699 398)  LC_7 Logic Functioning bit
 (52 14)  (706 398)  (706 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (41 15)  (695 399)  (695 399)  LC_7 Logic Functioning bit
 (43 15)  (697 399)  (697 399)  LC_7 Logic Functioning bit
 (44 15)  (698 399)  (698 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (5 15)  (879 399)  (879 399)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_44
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (11 4)  (1047 388)  (1047 388)  routing T_20_24.sp4_v_t_39 <X> T_20_24.sp4_v_b_5
 (12 5)  (1048 389)  (1048 389)  routing T_20_24.sp4_v_t_39 <X> T_20_24.sp4_v_b_5


LogicTile_21_24

 (8 12)  (1098 396)  (1098 396)  routing T_21_24.sp4_v_b_10 <X> T_21_24.sp4_h_r_10
 (9 12)  (1099 396)  (1099 396)  routing T_21_24.sp4_v_b_10 <X> T_21_24.sp4_h_r_10


LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24

 (8 12)  (1314 396)  (1314 396)  routing T_25_24.sp4_h_l_47 <X> T_25_24.sp4_h_r_10


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24

 (6 6)  (1516 390)  (1516 390)  routing T_29_24.sp4_h_l_47 <X> T_29_24.sp4_v_t_38
 (19 9)  (1529 393)  (1529 393)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_9_23

 (2 4)  (440 372)  (440 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_23

 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 372)  (569 372)  routing T_11_23.sp12_h_r_11 <X> T_11_23.lc_trk_g1_3
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 374)  (580 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (37 6)  (583 374)  (583 374)  LC_3 Logic Functioning bit
 (38 6)  (584 374)  (584 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (31 7)  (577 375)  (577 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (44 7)  (590 375)  (590 375)  LC_3 Logic Functioning bit
 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (0 14)  (546 382)  (546 382)  routing T_11_23.glb_netwk_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_23

 (8 9)  (608 377)  (608 377)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_7
 (9 9)  (609 377)  (609 377)  routing T_12_23.sp4_h_l_42 <X> T_12_23.sp4_v_b_7


LogicTile_13_23

 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (40 6)  (694 374)  (694 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (52 7)  (706 375)  (706 375)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (1 8)  (655 376)  (655 376)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 376)  (684 376)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (43 8)  (697 376)  (697 376)  LC_4 Logic Functioning bit
 (51 8)  (705 376)  (705 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (655 377)  (655 377)  routing T_13_23.glb_netwk_4 <X> T_13_23.glb2local_1
 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (41 9)  (695 377)  (695 377)  LC_4 Logic Functioning bit
 (43 9)  (697 377)  (697 377)  LC_4 Logic Functioning bit
 (15 10)  (669 378)  (669 378)  routing T_13_23.sp4_v_t_32 <X> T_13_23.lc_trk_g2_5
 (16 10)  (670 378)  (670 378)  routing T_13_23.sp4_v_t_32 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (679 380)  (679 380)  routing T_13_23.bnl_op_2 <X> T_13_23.lc_trk_g3_2
 (18 13)  (672 381)  (672 381)  routing T_13_23.sp4_r_v_b_41 <X> T_13_23.lc_trk_g3_1
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 381)  (679 381)  routing T_13_23.bnl_op_2 <X> T_13_23.lc_trk_g3_2


LogicTile_14_23

 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (6 13)  (714 381)  (714 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_h_r_9
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_10


LogicTile_15_23

 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0


LogicTile_16_23

 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (47 3)  (863 371)  (863 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 6)  (831 374)  (831 374)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (16 6)  (832 374)  (832 374)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_23

 (15 8)  (889 376)  (889 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (16 8)  (890 376)  (890 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 376)  (907 376)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 376)  (909 376)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (42 8)  (916 376)  (916 376)  LC_4 Logic Functioning bit
 (27 9)  (901 377)  (901 377)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 377)  (902 377)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (907 377)  (907 377)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (35 9)  (909 377)  (909 377)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.input_2_4
 (43 9)  (917 377)  (917 377)  LC_4 Logic Functioning bit
 (21 10)  (895 378)  (895 378)  routing T_17_23.sp4_v_t_18 <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 378)  (897 378)  routing T_17_23.sp4_v_t_18 <X> T_17_23.lc_trk_g2_7
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 379)  (897 379)  routing T_17_23.sp4_v_b_46 <X> T_17_23.lc_trk_g2_6
 (24 11)  (898 379)  (898 379)  routing T_17_23.sp4_v_b_46 <X> T_17_23.lc_trk_g2_6
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 381)  (892 381)  routing T_17_23.sp4_r_v_b_41 <X> T_17_23.lc_trk_g3_1
 (26 14)  (900 382)  (900 382)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 382)  (907 382)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 382)  (908 382)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 382)  (911 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (43 14)  (917 382)  (917 382)  LC_7 Logic Functioning bit
 (46 14)  (920 382)  (920 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (900 383)  (900 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 383)  (902 383)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 383)  (906 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (907 383)  (907 383)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.input_2_7
 (37 15)  (911 383)  (911 383)  LC_7 Logic Functioning bit
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (43 15)  (917 383)  (917 383)  LC_7 Logic Functioning bit
 (46 15)  (920 383)  (920 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_23

 (14 2)  (942 370)  (942 370)  routing T_18_23.lft_op_4 <X> T_18_23.lc_trk_g0_4
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (37 2)  (965 370)  (965 370)  LC_1 Logic Functioning bit
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (42 2)  (970 370)  (970 370)  LC_1 Logic Functioning bit
 (48 2)  (976 370)  (976 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (52 2)  (980 370)  (980 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (943 371)  (943 371)  routing T_18_23.lft_op_4 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (955 371)  (955 371)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 371)  (958 371)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (40 3)  (968 371)  (968 371)  LC_1 Logic Functioning bit
 (4 4)  (932 372)  (932 372)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (6 4)  (934 372)  (934 372)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (5 5)  (933 373)  (933 373)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_3
 (21 5)  (949 373)  (949 373)  routing T_18_23.sp4_r_v_b_27 <X> T_18_23.lc_trk_g1_3
 (15 8)  (943 376)  (943 376)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g2_1
 (16 8)  (944 376)  (944 376)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g2_1
 (17 8)  (945 376)  (945 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 12)  (943 380)  (943 380)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g3_1
 (16 12)  (944 380)  (944 380)  routing T_18_23.sp4_v_t_28 <X> T_18_23.lc_trk_g3_1
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 380)  (956 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 380)  (961 380)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (52 12)  (980 380)  (980 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (942 381)  (942 381)  routing T_18_23.sp4_r_v_b_40 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 381)  (955 381)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 381)  (960 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 381)  (961 381)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_6
 (34 13)  (962 381)  (962 381)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_6
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (42 13)  (970 381)  (970 381)  LC_6 Logic Functioning bit
 (43 13)  (971 381)  (971 381)  LC_6 Logic Functioning bit
 (53 13)  (981 381)  (981 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (52 14)  (980 382)  (980 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (942 383)  (942 383)  routing T_18_23.sp4_r_v_b_44 <X> T_18_23.lc_trk_g3_4
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 383)  (961 383)  routing T_18_23.lc_trk_g2_1 <X> T_18_23.input_2_7
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (14 1)  (996 369)  (996 369)  routing T_19_23.sp4_r_v_b_35 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 8)  (986 376)  (986 376)  routing T_19_23.sp4_h_l_43 <X> T_19_23.sp4_v_b_6
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 376)  (1015 376)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 376)  (1016 376)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 376)  (1019 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (40 8)  (1022 376)  (1022 376)  LC_4 Logic Functioning bit
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (42 8)  (1024 376)  (1024 376)  LC_4 Logic Functioning bit
 (43 8)  (1025 376)  (1025 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (5 9)  (987 377)  (987 377)  routing T_19_23.sp4_h_l_43 <X> T_19_23.sp4_v_b_6
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (43 9)  (1025 377)  (1025 377)  LC_4 Logic Functioning bit
 (47 9)  (1029 377)  (1029 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (982 382)  (982 382)  routing T_19_23.glb_netwk_4 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_23

 (5 7)  (1041 375)  (1041 375)  routing T_20_23.sp4_h_l_38 <X> T_20_23.sp4_v_t_38


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


RAM_Tile_25_23

 (2 12)  (1308 380)  (1308 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0


LogicTile_28_23

 (10 7)  (1466 375)  (1466 375)  routing T_28_23.sp4_h_l_46 <X> T_28_23.sp4_v_t_41


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (5 0)  (551 352)  (551 352)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_h_r_0
 (6 1)  (552 353)  (552 353)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_h_r_0
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 354)  (580 354)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (46 2)  (592 354)  (592 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (599 354)  (599 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (39 3)  (585 355)  (585 355)  LC_1 Logic Functioning bit
 (44 3)  (590 355)  (590 355)  LC_1 Logic Functioning bit
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_3
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 356)  (570 356)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g1_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_v_t_37 <X> T_11_22.sp4_v_b_3
 (21 5)  (567 357)  (567 357)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g1_3
 (0 14)  (546 366)  (546 366)  routing T_11_22.glb_netwk_4 <X> T_11_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 366)  (547 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_22

 (21 2)  (621 354)  (621 354)  routing T_12_22.sp4_v_b_7 <X> T_12_22.lc_trk_g0_7
 (22 2)  (622 354)  (622 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 354)  (623 354)  routing T_12_22.sp4_v_b_7 <X> T_12_22.lc_trk_g0_7
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 354)  (640 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (42 2)  (642 354)  (642 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (46 2)  (646 354)  (646 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (41 3)  (641 355)  (641 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (43 3)  (643 355)  (643 355)  LC_1 Logic Functioning bit
 (15 4)  (615 356)  (615 356)  routing T_12_22.lft_op_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 356)  (618 356)  routing T_12_22.lft_op_1 <X> T_12_22.lc_trk_g1_1
 (26 4)  (626 356)  (626 356)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 356)  (630 356)  routing T_12_22.lc_trk_g1_4 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 356)  (635 356)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_2
 (37 4)  (637 356)  (637 356)  LC_2 Logic Functioning bit
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0
 (28 5)  (628 357)  (628 357)  routing T_12_22.lc_trk_g2_4 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 357)  (631 357)  routing T_12_22.lc_trk_g0_7 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 357)  (632 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 357)  (634 357)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_2
 (36 5)  (636 357)  (636 357)  LC_2 Logic Functioning bit
 (38 5)  (638 357)  (638 357)  LC_2 Logic Functioning bit
 (41 5)  (641 357)  (641 357)  LC_2 Logic Functioning bit
 (14 6)  (614 358)  (614 358)  routing T_12_22.bnr_op_4 <X> T_12_22.lc_trk_g1_4
 (15 6)  (615 358)  (615 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (16 6)  (616 358)  (616 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (14 7)  (614 359)  (614 359)  routing T_12_22.bnr_op_4 <X> T_12_22.lc_trk_g1_4
 (17 7)  (617 359)  (617 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (17 11)  (617 363)  (617 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 12)  (602 364)  (602 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_22

 (8 0)  (662 352)  (662 352)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_r_1
 (9 0)  (663 352)  (663 352)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_r_1
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 352)  (672 352)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g0_1
 (21 0)  (675 352)  (675 352)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 352)  (684 352)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (44 0)  (698 352)  (698 352)  LC_0 Logic Functioning bit
 (46 0)  (700 352)  (700 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.input_2_0
 (40 1)  (694 353)  (694 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g0_5
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (44 2)  (698 354)  (698 354)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (43 3)  (697 355)  (697 355)  LC_1 Logic Functioning bit
 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 4)  (666 356)  (666 356)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_h_r_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (15 4)  (669 356)  (669 356)  routing T_13_22.lft_op_1 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.lft_op_1 <X> T_13_22.lc_trk_g1_1
 (25 4)  (679 356)  (679 356)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g1_2
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (44 4)  (698 356)  (698 356)  LC_2 Logic Functioning bit
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (22 5)  (676 357)  (676 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (40 5)  (694 357)  (694 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (21 6)  (675 358)  (675 358)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 359)  (677 359)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g1_6
 (25 7)  (679 359)  (679 359)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g1_6
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (43 7)  (697 359)  (697 359)  LC_3 Logic Functioning bit
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 360)  (689 360)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_4
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 361)  (687 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_4
 (34 9)  (688 361)  (688 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_4
 (35 9)  (689 361)  (689 361)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_4
 (14 10)  (668 362)  (668 362)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g2_4
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g2_7
 (24 10)  (678 362)  (678 362)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g2_7
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 362)  (687 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (675 363)  (675 363)  routing T_13_22.sp4_h_r_31 <X> T_13_22.lc_trk_g2_7
 (26 11)  (680 363)  (680 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 363)  (686 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 363)  (688 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.input_2_5
 (35 11)  (689 363)  (689 363)  routing T_13_22.lc_trk_g1_2 <X> T_13_22.input_2_5
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_v_t_30 <X> T_13_22.lc_trk_g3_3
 (24 12)  (678 364)  (678 364)  routing T_13_22.sp4_v_t_30 <X> T_13_22.lc_trk_g3_3
 (25 12)  (679 364)  (679 364)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 364)  (684 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 364)  (689 364)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.input_2_6
 (11 13)  (665 365)  (665 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_11
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 365)  (677 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (24 13)  (678 365)  (678 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (25 13)  (679 365)  (679 365)  routing T_13_22.sp4_h_r_42 <X> T_13_22.lc_trk_g3_2
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 365)  (687 365)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.input_2_6
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (11 14)  (665 366)  (665 366)  routing T_13_22.sp4_h_r_5 <X> T_13_22.sp4_v_t_46
 (13 14)  (667 366)  (667 366)  routing T_13_22.sp4_h_r_5 <X> T_13_22.sp4_v_t_46
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 366)  (682 366)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 366)  (688 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (12 15)  (666 367)  (666 367)  routing T_13_22.sp4_h_r_5 <X> T_13_22.sp4_v_t_46
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 367)  (684 367)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 367)  (686 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 367)  (689 367)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.input_2_7
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (8 1)  (716 353)  (716 353)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_b_1
 (9 1)  (717 353)  (717 353)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_b_1
 (10 1)  (718 353)  (718 353)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_v_b_1
 (9 12)  (717 364)  (717 364)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_h_r_10
 (10 12)  (718 364)  (718 364)  routing T_14_22.sp4_h_l_42 <X> T_14_22.sp4_h_r_10


LogicTile_15_22

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (773 356)  (773 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_46 <X> T_15_22.sp4_v_b_5
 (19 5)  (781 357)  (781 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 6)  (783 358)  (783 358)  routing T_15_22.sp4_h_l_10 <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 358)  (785 358)  routing T_15_22.sp4_h_l_10 <X> T_15_22.lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.sp4_h_l_10 <X> T_15_22.lc_trk_g1_7
 (21 7)  (783 359)  (783 359)  routing T_15_22.sp4_h_l_10 <X> T_15_22.lc_trk_g1_7
 (14 8)  (776 360)  (776 360)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 8)  (777 360)  (777 360)  routing T_15_22.tnr_op_1 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (14 9)  (776 361)  (776 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (15 9)  (777 361)  (777 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_h_r_40 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 362)  (785 362)  routing T_15_22.sp4_v_b_47 <X> T_15_22.lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.sp4_v_b_47 <X> T_15_22.lc_trk_g2_7
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (46 14)  (808 366)  (808 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 367)  (795 367)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.input_2_7


LogicTile_16_22

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 10)  (830 362)  (830 362)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (52 10)  (868 362)  (868 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (44 11)  (860 363)  (860 363)  LC_5 Logic Functioning bit
 (21 12)  (837 364)  (837 364)  routing T_16_22.rgt_op_3 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.rgt_op_3 <X> T_16_22.lc_trk_g3_3
 (0 14)  (816 366)  (816 366)  routing T_16_22.glb_netwk_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (26 6)  (900 358)  (900 358)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 358)  (908 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 358)  (914 358)  LC_3 Logic Functioning bit
 (41 6)  (915 358)  (915 358)  LC_3 Logic Functioning bit
 (42 6)  (916 358)  (916 358)  LC_3 Logic Functioning bit
 (43 6)  (917 358)  (917 358)  LC_3 Logic Functioning bit
 (10 7)  (884 359)  (884 359)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_41
 (14 7)  (888 359)  (888 359)  routing T_17_22.top_op_4 <X> T_17_22.lc_trk_g1_4
 (15 7)  (889 359)  (889 359)  routing T_17_22.top_op_4 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp4_v_b_33 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.sp4_v_b_33 <X> T_17_22.lc_trk_g3_1
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp4_v_b_33 <X> T_17_22.lc_trk_g3_1


LogicTile_19_22

 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_v_t_44
 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_v_t_44


LogicTile_20_22

 (2 8)  (1038 360)  (1038 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_2_21

 (3 6)  (75 342)  (75 342)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23
 (3 7)  (75 343)  (75 343)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0


LogicTile_11_21

 (13 4)  (559 340)  (559 340)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (12 5)  (558 341)  (558 341)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_5
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_r_6 <X> T_11_21.sp4_v_b_11


LogicTile_12_21

 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (621 340)  (621 340)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.top_op_2 <X> T_12_21.lc_trk_g1_2
 (25 5)  (625 341)  (625 341)  routing T_12_21.top_op_2 <X> T_12_21.lc_trk_g1_2
 (14 6)  (614 342)  (614 342)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g1_4
 (26 6)  (626 342)  (626 342)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (48 6)  (648 342)  (648 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (617 343)  (617 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 343)  (628 343)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g1_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (47 8)  (647 344)  (647 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (626 345)  (626 345)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 345)  (633 345)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (41 9)  (641 345)  (641 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (44 9)  (644 345)  (644 345)  LC_4 Logic Functioning bit
 (14 10)  (614 346)  (614 346)  routing T_12_21.bnl_op_4 <X> T_12_21.lc_trk_g2_4
 (21 10)  (621 346)  (621 346)  routing T_12_21.sp4_v_t_18 <X> T_12_21.lc_trk_g2_7
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp4_v_t_18 <X> T_12_21.lc_trk_g2_7
 (14 11)  (614 347)  (614 347)  routing T_12_21.bnl_op_4 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (0 14)  (600 350)  (600 350)  routing T_12_21.glb_netwk_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_21

 (21 0)  (675 336)  (675 336)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g0_3
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (15 1)  (669 337)  (669 337)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g0_0
 (16 1)  (670 337)  (670 337)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.bot_op_2 <X> T_13_21.lc_trk_g0_2
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.input_2_0
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (675 339)  (675 339)  routing T_13_21.sp4_r_v_b_31 <X> T_13_21.lc_trk_g0_7
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 340)  (677 340)  routing T_13_21.sp12_h_r_11 <X> T_13_21.lc_trk_g1_3
 (25 4)  (679 340)  (679 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (41 4)  (695 340)  (695 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (26 5)  (680 341)  (680 341)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 341)  (681 341)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (14 6)  (668 342)  (668 342)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g1_4
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 343)  (678 343)  routing T_13_21.bot_op_6 <X> T_13_21.lc_trk_g1_6
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (41 8)  (695 344)  (695 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (50 8)  (704 344)  (704 344)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 345)  (669 345)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g2_0
 (16 9)  (670 345)  (670 345)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (672 345)  (672 345)  routing T_13_21.sp4_r_v_b_33 <X> T_13_21.lc_trk_g2_1
 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 345)  (682 345)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (48 9)  (702 345)  (702 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (660 346)  (660 346)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43
 (26 10)  (680 346)  (680 346)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (5 11)  (659 347)  (659 347)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_v_t_43
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 347)  (677 347)  routing T_13_21.sp4_h_r_30 <X> T_13_21.lc_trk_g2_6
 (24 11)  (678 347)  (678 347)  routing T_13_21.sp4_h_r_30 <X> T_13_21.lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_h_r_30 <X> T_13_21.lc_trk_g2_6
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 347)  (687 347)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.input_2_5
 (34 11)  (688 347)  (688 347)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.input_2_5
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (50 12)  (704 348)  (704 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 349)  (669 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (16 13)  (670 349)  (670 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 349)  (682 349)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (42 13)  (696 349)  (696 349)  LC_6 Logic Functioning bit
 (25 14)  (679 350)  (679 350)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g3_6
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g0_0
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (48 0)  (756 336)  (756 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (723 337)  (723 337)  routing T_14_21.lft_op_0 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g3_6 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_l_23
 (14 6)  (722 342)  (722 342)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g1_4
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g1_4
 (16 7)  (724 343)  (724 343)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (25 8)  (733 344)  (733 344)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g2_2
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.sp4_v_t_23 <X> T_14_21.lc_trk_g2_2
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 346)  (726 346)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g2_5
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (47 10)  (755 346)  (755 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (44 11)  (752 347)  (752 347)  LC_5 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (730 351)  (730 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 351)  (732 351)  routing T_14_21.tnl_op_6 <X> T_14_21.lc_trk_g3_6
 (25 15)  (733 351)  (733 351)  routing T_14_21.tnl_op_6 <X> T_14_21.lc_trk_g3_6


LogicTile_15_21

 (4 11)  (766 347)  (766 347)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_h_l_43
 (8 15)  (770 351)  (770 351)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_47
 (10 15)  (772 351)  (772 351)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_47


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_b_4


LogicTile_18_21

 (3 0)  (931 336)  (931 336)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (3 1)  (931 337)  (931 337)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_b_0
 (2 12)  (930 348)  (930 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_19_21

 (8 1)  (990 337)  (990 337)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_1
 (5 5)  (987 341)  (987 341)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_3


LogicTile_20_21

 (13 12)  (1049 348)  (1049 348)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_v_b_11
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_21

 (3 7)  (1255 343)  (1255 343)  routing T_24_21.sp12_h_l_23 <X> T_24_21.sp12_v_t_23
 (2 14)  (1254 350)  (1254 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_27_21

 (8 15)  (1410 351)  (1410 351)  routing T_27_21.sp4_h_l_47 <X> T_27_21.sp4_v_t_47


LogicTile_29_21

 (8 9)  (1518 345)  (1518 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7
 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_7


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_11_20

 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (44 3)  (590 323)  (590 323)  LC_1 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (16 5)  (562 325)  (562 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g2_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (46 8)  (592 328)  (592 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (44 9)  (590 329)  (590 329)  LC_4 Logic Functioning bit
 (51 9)  (597 329)  (597 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (598 329)  (598 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_4 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (11 0)  (611 320)  (611 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_b_2
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.top_op_3 <X> T_12_20.lc_trk_g0_3
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (21 1)  (621 321)  (621 321)  routing T_12_20.top_op_3 <X> T_12_20.lc_trk_g0_3
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g0_4
 (15 3)  (615 323)  (615 323)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (615 325)  (615 325)  routing T_12_20.bot_op_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 6)  (621 326)  (621 326)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (47 6)  (647 326)  (647 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (652 326)  (652 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (14 8)  (614 328)  (614 328)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g2_0
 (21 8)  (621 328)  (621 328)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (625 328)  (625 328)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (26 8)  (626 328)  (626 328)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (46 8)  (646 328)  (646 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (647 328)  (647 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (653 328)  (653 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 329)  (633 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_4
 (35 9)  (635 329)  (635 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.input_2_4
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g3_3
 (25 12)  (625 332)  (625 332)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 333)  (624 333)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g3_2
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 333)  (633 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.input_2_6
 (27 14)  (627 334)  (627 334)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 334)  (633 334)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (40 14)  (640 334)  (640 334)  LC_7 Logic Functioning bit
 (50 14)  (650 334)  (650 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 335)  (615 335)  routing T_12_20.tnr_op_4 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.tnr_op_6 <X> T_12_20.lc_trk_g3_6
 (27 15)  (627 335)  (627 335)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 335)  (630 335)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.bot_op_3 <X> T_13_20.lc_trk_g0_3
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (46 4)  (700 324)  (700 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.bot_op_2 <X> T_13_20.lc_trk_g1_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (46 5)  (700 325)  (700 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (702 325)  (702 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (665 326)  (665 326)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_t_40
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (46 8)  (700 328)  (700 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (46 9)  (700 329)  (700 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g2_5
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (44 11)  (698 331)  (698 331)  LC_5 Logic Functioning bit
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_v_b_33 <X> T_13_20.lc_trk_g3_1
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 333)  (684 333)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 333)  (687 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_6
 (34 13)  (688 333)  (688 333)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (48 13)  (702 333)  (702 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (705 333)  (705 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 334)  (679 334)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g3_6
 (21 15)  (675 335)  (675 335)  routing T_13_20.sp4_r_v_b_47 <X> T_13_20.lc_trk_g3_7
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.bot_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (44 0)  (752 320)  (752 320)  LC_0 Logic Functioning bit
 (48 0)  (756 320)  (756 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_v_b_10 <X> T_14_20.lc_trk_g0_2
 (37 1)  (745 321)  (745 321)  LC_0 Logic Functioning bit
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (50 1)  (758 321)  (758 321)  Carry_In_Mux bit 

 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.bot_op_7 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (44 2)  (752 322)  (752 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (48 2)  (756 322)  (756 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (761 322)  (761 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (47 3)  (755 323)  (755 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (710 324)  (710 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (727 324)  (727 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (729 324)  (729 324)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (44 4)  (752 324)  (752 324)  LC_2 Logic Functioning bit
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (48 5)  (756 325)  (756 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (719 326)  (719 326)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_t_40
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g1_5
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.bot_op_7 <X> T_14_20.lc_trk_g1_7
 (25 6)  (733 326)  (733 326)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g1_6
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (44 6)  (752 326)  (752 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (51 7)  (759 327)  (759 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (760 327)  (760 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (44 8)  (752 328)  (752 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (44 10)  (752 330)  (752 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (14 12)  (722 332)  (722 332)  routing T_14_20.rgt_op_0 <X> T_14_20.lc_trk_g3_0
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (44 12)  (752 332)  (752 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (15 13)  (723 333)  (723 333)  routing T_14_20.rgt_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp12_v_t_9 <X> T_14_20.lc_trk_g3_2
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (14 14)  (722 334)  (722 334)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g3_4
 (21 14)  (729 334)  (729 334)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (15 0)  (777 320)  (777 320)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g0_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.input_2_0
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (48 1)  (810 321)  (810 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (50 2)  (812 322)  (812 322)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (21 4)  (783 324)  (783 324)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.lft_op_3 <X> T_15_20.lc_trk_g1_3
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (39 4)  (801 324)  (801 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (34 5)  (796 325)  (796 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 327)  (786 327)  routing T_15_20.bot_op_6 <X> T_15_20.lc_trk_g1_6
 (4 8)  (766 328)  (766 328)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (6 8)  (768 328)  (768 328)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (25 8)  (787 328)  (787 328)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g2_2
 (5 9)  (767 329)  (767 329)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (15 9)  (777 329)  (777 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (48 11)  (810 331)  (810 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.bnl_op_1 <X> T_15_20.lc_trk_g3_1
 (18 13)  (780 333)  (780 333)  routing T_15_20.bnl_op_1 <X> T_15_20.lc_trk_g3_1


LogicTile_16_20

 (3 0)  (819 320)  (819 320)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_r_0 <X> T_16_20.sp12_v_b_0
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (8 5)  (824 325)  (824 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (9 5)  (825 325)  (825 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (10 5)  (826 325)  (826 325)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_b_4
 (16 5)  (832 325)  (832 325)  routing T_16_20.sp12_h_r_8 <X> T_16_20.lc_trk_g1_0
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (1 6)  (817 326)  (817 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (817 327)  (817 327)  routing T_16_20.glb_netwk_4 <X> T_16_20.glb2local_0
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (47 9)  (863 329)  (863 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 13)  (822 333)  (822 333)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_h_r_9


LogicTile_17_20

 (11 0)  (885 320)  (885 320)  routing T_17_20.sp4_h_l_45 <X> T_17_20.sp4_v_b_2
 (13 0)  (887 320)  (887 320)  routing T_17_20.sp4_h_l_45 <X> T_17_20.sp4_v_b_2
 (12 1)  (886 321)  (886 321)  routing T_17_20.sp4_h_l_45 <X> T_17_20.sp4_v_b_2
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (15 3)  (889 323)  (889 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_h_l_9 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (0 5)  (874 325)  (874 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g1_3
 (8 9)  (882 329)  (882 329)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_7
 (9 9)  (883 329)  (883 329)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_7
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (52 10)  (926 330)  (926 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (44 11)  (918 331)  (918 331)  LC_5 Logic Functioning bit
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (8 12)  (882 332)  (882 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10
 (9 12)  (883 332)  (883 332)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_r_10
 (11 12)  (885 332)  (885 332)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (13 12)  (887 332)  (887 332)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (3 13)  (877 333)  (877 333)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_h_r_1
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (12 13)  (886 333)  (886 333)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (880 334)  (880 334)  routing T_17_20.sp4_h_l_41 <X> T_17_20.sp4_v_t_44


LogicTile_18_20

 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_v_b_2 <X> T_18_20.lc_trk_g0_2
 (14 1)  (942 321)  (942 321)  routing T_18_20.sp4_r_v_b_35 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_v_b_2 <X> T_18_20.lc_trk_g0_2
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g0_5
 (26 2)  (954 322)  (954 322)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (40 2)  (968 322)  (968 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (52 2)  (980 322)  (980 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 323)  (962 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_1
 (35 3)  (963 323)  (963 323)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (25 4)  (953 324)  (953 324)  routing T_18_20.sp4_v_b_2 <X> T_18_20.lc_trk_g1_2
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_v_b_2 <X> T_18_20.lc_trk_g1_2
 (21 6)  (949 326)  (949 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 326)  (951 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (26 6)  (954 326)  (954 326)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (40 6)  (968 326)  (968 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (51 6)  (979 326)  (979 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (949 327)  (949 327)  routing T_18_20.sp4_h_l_10 <X> T_18_20.lc_trk_g1_7
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 327)  (956 327)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (962 327)  (962 327)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_3
 (35 7)  (963 327)  (963 327)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 328)  (951 328)  routing T_18_20.sp12_v_b_19 <X> T_18_20.lc_trk_g2_3
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (40 8)  (968 328)  (968 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (42 8)  (970 328)  (970 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (47 8)  (975 328)  (975 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (949 329)  (949 329)  routing T_18_20.sp12_v_b_19 <X> T_18_20.lc_trk_g2_3
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.input_2_4
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (15 10)  (943 330)  (943 330)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (16 10)  (944 330)  (944 330)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (18 11)  (946 331)  (946 331)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (21 11)  (949 331)  (949 331)  routing T_18_20.sp4_v_t_26 <X> T_18_20.lc_trk_g2_7
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (40 12)  (968 332)  (968 332)  LC_6 Logic Functioning bit
 (47 12)  (975 332)  (975 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (978 332)  (978 332)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_r_v_b_43 <X> T_18_20.lc_trk_g3_3
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (14 14)  (942 334)  (942 334)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g3_4
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp12_v_b_21 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (15 15)  (943 335)  (943 335)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g3_4
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp12_v_b_21 <X> T_18_20.lc_trk_g3_5


LogicTile_19_20

 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (40 9)  (1022 329)  (1022 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (21 12)  (1003 332)  (1003 332)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_20

 (12 6)  (1048 326)  (1048 326)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_40
 (11 7)  (1047 327)  (1047 327)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_40


LogicTile_21_20

 (8 15)  (1098 335)  (1098 335)  routing T_21_20.sp4_h_l_47 <X> T_21_20.sp4_v_t_47


LogicTile_22_20

 (19 6)  (1163 326)  (1163 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_26_20

 (3 0)  (1351 320)  (1351 320)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_b_0
 (3 1)  (1351 321)  (1351 321)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_b_0


LogicTile_29_20

 (3 15)  (1513 335)  (1513 335)  routing T_29_20.sp12_h_l_22 <X> T_29_20.sp12_v_t_22


LogicTile_30_20

 (3 1)  (1567 321)  (1567 321)  routing T_30_20.sp12_h_l_23 <X> T_30_20.sp12_v_b_0


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 329)  (1743 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23


LogicTile_10_19

 (16 5)  (508 309)  (508 309)  routing T_10_19.sp12_h_r_8 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 316)  (532 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (47 12)  (539 316)  (539 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (532 317)  (532 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (51 13)  (543 317)  (543 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_11_19

 (25 0)  (571 304)  (571 304)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g0_2
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (14 4)  (560 308)  (560 308)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g1_0
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (14 7)  (560 311)  (560 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (15 7)  (561 311)  (561 311)  routing T_11_19.top_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.tnr_op_6 <X> T_11_19.lc_trk_g2_6
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (21 12)  (567 316)  (567 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g3_3


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (625 304)  (625 304)  routing T_12_19.bnr_op_2 <X> T_12_19.lc_trk_g0_2
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.bnr_op_2 <X> T_12_19.lc_trk_g0_2
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 305)  (630 305)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.input_2_0
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 306)  (614 306)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g0_4
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (14 4)  (614 308)  (614 308)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g1_0
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (15 6)  (615 310)  (615 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.sp4_r_v_b_30 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (3 8)  (603 312)  (603 312)  routing T_12_19.sp12_v_t_22 <X> T_12_19.sp12_v_b_1
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 313)  (624 313)  routing T_12_19.tnr_op_2 <X> T_12_19.lc_trk_g2_2
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (21 10)  (621 314)  (621 314)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g2_6
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (51 10)  (651 314)  (651 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.tnr_op_2 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (14 15)  (614 319)  (614 319)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_0
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (48 1)  (702 305)  (702 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.input_2_1
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (18 3)  (672 307)  (672 307)  routing T_13_19.sp4_r_v_b_29 <X> T_13_19.lc_trk_g0_5
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.top_op_6 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.top_op_6 <X> T_13_19.lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 308)  (685 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (15 6)  (669 310)  (669 310)  routing T_13_19.bot_op_5 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (679 310)  (679 310)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (15 7)  (669 311)  (669 311)  routing T_13_19.bot_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.sp4_h_r_14 <X> T_13_19.lc_trk_g1_6
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.tnr_op_3 <X> T_13_19.lc_trk_g2_3
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_b_7
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (51 9)  (705 313)  (705 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (706 313)  (706 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (662 314)  (662 314)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_42
 (9 10)  (663 314)  (663 314)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_42
 (10 10)  (664 314)  (664 314)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_42
 (14 10)  (668 314)  (668 314)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (15 12)  (669 316)  (669 316)  routing T_13_19.tnr_op_1 <X> T_13_19.lc_trk_g3_1
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 318)  (677 318)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g3_7
 (21 15)  (675 319)  (675 319)  routing T_13_19.sp4_h_r_31 <X> T_13_19.lc_trk_g3_7


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g0_2
 (14 1)  (722 305)  (722 305)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (21 1)  (729 305)  (729 305)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g0_2
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (759 306)  (759 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g0_7
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 307)  (742 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (760 307)  (760 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (708 308)  (708 308)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (713 308)  (713 308)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_h_r_3
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g1_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (53 4)  (761 308)  (761 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (708 309)  (708 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (21 6)  (729 310)  (729 310)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.sp4_h_r_6 <X> T_14_19.lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (52 7)  (760 311)  (760 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_4
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (52 9)  (760 313)  (760 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (729 314)  (729 314)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.rgt_op_6 <X> T_14_19.lc_trk_g2_6
 (14 11)  (722 315)  (722 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.rgt_op_6 <X> T_14_19.lc_trk_g2_6
 (15 12)  (723 316)  (723 316)  routing T_14_19.tnr_op_1 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_r_v_b_43 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_h_r_31 <X> T_14_19.lc_trk_g3_7
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (51 15)  (759 319)  (759 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_19

 (14 0)  (776 304)  (776 304)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g0_0
 (15 0)  (777 304)  (777 304)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g0_1
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 304)  (785 304)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g0_3
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_40 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_v_t_40 <X> T_15_19.sp4_v_b_1
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.input_2_0
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g0_5
 (25 2)  (787 306)  (787 306)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g0_6
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 307)  (797 307)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.input_2_1
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (48 6)  (810 310)  (810 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (813 310)  (813 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (777 311)  (777 311)  routing T_15_19.bot_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (47 7)  (809 311)  (809 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g2_0
 (15 8)  (777 312)  (777 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g2_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_v_b_24 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (48 9)  (810 313)  (810 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (772 314)  (772 314)  routing T_15_19.sp4_v_b_2 <X> T_15_19.sp4_h_l_42
 (15 10)  (777 314)  (777 314)  routing T_15_19.tnl_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.tnl_op_7 <X> T_15_19.lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (46 10)  (808 314)  (808 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (776 315)  (776 315)  routing T_15_19.tnl_op_4 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.tnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.tnl_op_5 <X> T_15_19.lc_trk_g2_5
 (21 11)  (783 315)  (783 315)  routing T_15_19.tnl_op_7 <X> T_15_19.lc_trk_g2_7
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g2_6
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (15 12)  (777 316)  (777 316)  routing T_15_19.tnl_op_1 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (787 316)  (787 316)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_6
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (18 13)  (780 317)  (780 317)  routing T_15_19.tnl_op_1 <X> T_15_19.lc_trk_g3_1
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (25 13)  (787 317)  (787 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_6
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 318)  (783 318)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (783 319)  (783 319)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_0
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g0_5
 (21 2)  (837 306)  (837 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (15 4)  (831 308)  (831 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (21 6)  (837 310)  (837 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.lc_trk_g1_7
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g2_0
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 312)  (839 312)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g2_3
 (25 8)  (841 312)  (841 312)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g2_3
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 313)  (839 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (25 9)  (841 313)  (841 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (9 10)  (825 314)  (825 314)  routing T_16_19.sp4_v_b_7 <X> T_16_19.sp4_h_l_42
 (15 10)  (831 314)  (831 314)  routing T_16_19.tnl_op_5 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (48 10)  (864 314)  (864 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (866 314)  (866 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (834 315)  (834 315)  routing T_16_19.tnl_op_5 <X> T_16_19.lc_trk_g2_5
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (44 11)  (860 315)  (860 315)  LC_5 Logic Functioning bit
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (24 12)  (840 316)  (840 316)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (841 318)  (841 318)  routing T_16_19.sp4_v_b_30 <X> T_16_19.lc_trk_g3_6
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (50 14)  (866 318)  (866 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_v_b_30 <X> T_16_19.lc_trk_g3_6
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (895 306)  (895 306)  routing T_17_19.lft_op_7 <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.lft_op_7 <X> T_17_19.lc_trk_g0_7
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.lc_trk_g1_7
 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (21 12)  (895 316)  (895 316)  routing T_17_19.bnl_op_3 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (48 12)  (922 316)  (922 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (895 317)  (895 317)  routing T_17_19.bnl_op_3 <X> T_17_19.lc_trk_g3_3
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 318)  (899 318)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g3_6
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (5 10)  (933 314)  (933 314)  routing T_18_19.sp4_v_b_6 <X> T_18_19.sp4_h_l_43


LogicTile_19_19

 (5 5)  (987 309)  (987 309)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_3
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_h_r_1


LogicTile_20_19

 (19 8)  (1055 312)  (1055 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_31_19

 (3 9)  (1621 313)  (1621 313)  routing T_31_19.sp12_h_l_22 <X> T_31_19.sp12_v_b_1


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_10_18

 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0


LogicTile_11_18

 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.sp4_r_v_b_33 <X> T_11_18.lc_trk_g0_2
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_3
 (15 4)  (561 292)  (561 292)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (564 293)  (564 293)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.sp4_r_v_b_26 <X> T_11_18.lc_trk_g1_2
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.input_2_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (15 13)  (561 301)  (561 301)  routing T_11_18.tnr_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_r_v_b_43 <X> T_11_18.lc_trk_g3_3


LogicTile_12_18

 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g3_1
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.rgt_op_2 <X> T_12_18.lc_trk_g3_2
 (15 14)  (615 302)  (615 302)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (14 15)  (614 303)  (614 303)  routing T_12_18.sp4_r_v_b_44 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 303)  (618 303)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 303)  (633 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_7
 (34 15)  (634 303)  (634 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (53 15)  (653 303)  (653 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_18

 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 290)  (675 290)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.lft_op_7 <X> T_13_18.lc_trk_g0_7
 (9 4)  (663 292)  (663 292)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_r_4
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp4_v_b_5 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.sp4_v_b_5 <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (675 297)  (675 297)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g2_3
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_v_t_41 <X> T_13_18.sp4_h_r_9
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (2 0)  (710 288)  (710 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_v_b_1 <X> T_14_18.lc_trk_g0_1
 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_h_l_7 <X> T_14_18.lc_trk_g0_2
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 290)  (729 290)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g0_7
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g0_7
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (46 2)  (754 290)  (754 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (760 291)  (760 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g1_5
 (18 7)  (726 295)  (726 295)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g1_5
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 297)  (722 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.tnl_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g2_5
 (25 12)  (733 300)  (733 300)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (46 14)  (754 302)  (754 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (760 302)  (760 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp4_v_t_33 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_v_t_33 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (14 2)  (776 290)  (776 290)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (53 2)  (815 290)  (815 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (777 291)  (777 291)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (783 291)  (783 291)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_v_b_5
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (46 4)  (808 292)  (808 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (52 5)  (814 293)  (814 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (777 294)  (777 294)  routing T_15_18.bot_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.bot_op_7 <X> T_15_18.lc_trk_g1_7
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (48 7)  (810 295)  (810 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (765 296)  (765 296)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_b_1
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (3 9)  (765 297)  (765 297)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_b_1
 (18 9)  (780 297)  (780 297)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_h_r_43 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (52 9)  (814 297)  (814 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (768 298)  (768 298)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (21 10)  (783 298)  (783 298)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (5 11)  (767 299)  (767 299)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_v_t_43
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (53 11)  (815 299)  (815 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (777 300)  (777 300)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g3_3
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (15 13)  (777 301)  (777 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (780 301)  (780 301)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g3_1
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.tnl_op_2 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (38 13)  (800 301)  (800 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (21 14)  (783 302)  (783 302)  routing T_15_18.sp4_v_t_18 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_v_t_18 <X> T_15_18.lc_trk_g3_7
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (50 14)  (812 302)  (812 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_l_17 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (25 0)  (841 288)  (841 288)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g0_2
 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g0_2
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g0_4
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.top_op_2 <X> T_16_18.lc_trk_g1_2
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (46 6)  (862 294)  (862 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (47 7)  (863 295)  (863 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (867 295)  (867 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (21 10)  (837 298)  (837 298)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (47 10)  (863 298)  (863 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (866 298)  (866 298)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (837 299)  (837 299)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (44 11)  (860 299)  (860 299)  LC_5 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (830 301)  (830 301)  routing T_16_18.sp4_r_v_b_40 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 301)  (834 301)  routing T_16_18.sp4_r_v_b_41 <X> T_16_18.lc_trk_g3_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g3_4
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.input_2_0
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (53 2)  (927 290)  (927 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (4 4)  (878 292)  (878 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (6 4)  (880 292)  (880 292)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (5 5)  (879 293)  (879 293)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_3
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (15 5)  (889 293)  (889 293)  routing T_17_18.sp4_v_t_5 <X> T_17_18.lc_trk_g1_0
 (16 5)  (890 293)  (890 293)  routing T_17_18.sp4_v_t_5 <X> T_17_18.lc_trk_g1_0
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (895 295)  (895 295)  routing T_17_18.sp4_r_v_b_31 <X> T_17_18.lc_trk_g1_7
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 301)  (897 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (14 14)  (888 302)  (888 302)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g3_4
 (14 15)  (888 303)  (888 303)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g3_4
 (15 15)  (889 303)  (889 303)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g3_4
 (16 15)  (890 303)  (890 303)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0


LogicTile_19_18

 (13 3)  (995 291)  (995 291)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_l_39
 (12 15)  (994 303)  (994 303)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_t_46


LogicTile_21_18

 (12 5)  (1102 293)  (1102 293)  routing T_21_18.sp4_h_r_5 <X> T_21_18.sp4_v_b_5


LogicTile_22_18

 (2 0)  (1146 288)  (1146 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 4)  (1163 292)  (1163 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_6 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (4 14)  (13 286)  (13 286)  routing T_0_17.span4_horz_6 <X> T_0_17.lc_trk_g1_6
 (6 15)  (11 287)  (11 287)  routing T_0_17.span4_horz_6 <X> T_0_17.lc_trk_g1_6
 (7 15)  (10 287)  (10 287)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6


LogicTile_1_17

 (3 6)  (21 278)  (21 278)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_t_23
 (3 7)  (21 279)  (21 279)  routing T_1_17.sp12_h_r_0 <X> T_1_17.sp12_v_t_23


LogicTile_4_17

 (4 11)  (184 283)  (184 283)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_h_l_43
 (6 11)  (186 283)  (186 283)  routing T_4_17.sp4_h_r_10 <X> T_4_17.sp4_h_l_43


LogicTile_6_17

 (25 0)  (313 272)  (313 272)  routing T_6_17.sp4_h_r_10 <X> T_6_17.lc_trk_g0_2
 (22 1)  (310 273)  (310 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 273)  (311 273)  routing T_6_17.sp4_h_r_10 <X> T_6_17.lc_trk_g0_2
 (24 1)  (312 273)  (312 273)  routing T_6_17.sp4_h_r_10 <X> T_6_17.lc_trk_g0_2
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (37 2)  (325 274)  (325 274)  LC_1 Logic Functioning bit
 (38 2)  (326 274)  (326 274)  LC_1 Logic Functioning bit
 (39 2)  (327 274)  (327 274)  LC_1 Logic Functioning bit
 (41 2)  (329 274)  (329 274)  LC_1 Logic Functioning bit
 (43 2)  (331 274)  (331 274)  LC_1 Logic Functioning bit
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g0_2 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (38 3)  (326 275)  (326 275)  LC_1 Logic Functioning bit
 (39 3)  (327 275)  (327 275)  LC_1 Logic Functioning bit
 (41 3)  (329 275)  (329 275)  LC_1 Logic Functioning bit
 (43 3)  (331 275)  (331 275)  LC_1 Logic Functioning bit
 (47 3)  (335 275)  (335 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (1 6)  (289 278)  (289 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (289 279)  (289 279)  routing T_6_17.glb_netwk_4 <X> T_6_17.glb2local_0


LogicTile_10_17

 (8 14)  (500 286)  (500 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47
 (9 14)  (501 286)  (501 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47
 (10 14)  (502 286)  (502 286)  routing T_10_17.sp4_v_t_41 <X> T_10_17.sp4_h_l_47


LogicTile_11_17

 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (560 276)  (560 276)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g1_0
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 277)  (567 277)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (15 6)  (561 278)  (561 278)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (564 279)  (564 279)  routing T_11_17.top_op_5 <X> T_11_17.lc_trk_g1_5
 (15 8)  (561 280)  (561 280)  routing T_11_17.tnr_op_1 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 279)  (633 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (34 7)  (634 279)  (634 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_3
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (46 7)  (646 279)  (646 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (25 8)  (625 280)  (625 280)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (15 12)  (615 284)  (615 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g3_1
 (14 14)  (614 286)  (614 286)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_13_17

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_1
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (44 0)  (698 272)  (698 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (45 1)  (699 273)  (699 273)  LC_0 Logic Functioning bit
 (50 1)  (704 273)  (704 273)  Carry_In_Mux bit 

 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (679 274)  (679 274)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (44 2)  (698 274)  (698 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_1 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (3 3)  (657 275)  (657 275)  routing T_13_17.sp12_v_b_0 <X> T_13_17.sp12_h_l_23
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_h_r_14 <X> T_13_17.lc_trk_g0_6
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (45 3)  (699 275)  (699 275)  LC_1 Logic Functioning bit
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g1_2
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (44 4)  (698 276)  (698 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (13 5)  (667 277)  (667 277)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_h_r_5
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (45 5)  (699 277)  (699 277)  LC_2 Logic Functioning bit
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (14 6)  (668 278)  (668 278)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g1_5
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (44 6)  (698 278)  (698 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (45 7)  (699 279)  (699 279)  LC_3 Logic Functioning bit
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (44 8)  (698 280)  (698 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (5 9)  (659 281)  (659 281)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_b_6
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (45 9)  (699 281)  (699 281)  LC_4 Logic Functioning bit
 (4 10)  (658 282)  (658 282)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (44 10)  (698 282)  (698 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (45 11)  (699 283)  (699 283)  LC_5 Logic Functioning bit
 (46 11)  (700 283)  (700 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (668 284)  (668 284)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g3_0
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (44 12)  (698 284)  (698 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (45 13)  (699 285)  (699 285)  LC_6 Logic Functioning bit
 (46 13)  (700 285)  (700 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 286)  (654 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_r_v_b_45 <X> T_13_17.lc_trk_g3_5
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit
 (45 15)  (699 287)  (699 287)  LC_7 Logic Functioning bit
 (46 15)  (700 287)  (700 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_17

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_l_1 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (46 3)  (754 275)  (754 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (9 4)  (717 276)  (717 276)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_r_4
 (21 4)  (729 276)  (729 276)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (21 5)  (729 277)  (729 277)  routing T_14_17.bnr_op_3 <X> T_14_17.lc_trk_g1_3
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_2
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.sp4_r_v_b_30 <X> T_14_17.lc_trk_g1_6
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (15 8)  (723 280)  (723 280)  routing T_14_17.tnr_op_1 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g2_3
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (10 9)  (718 281)  (718 281)  routing T_14_17.sp4_h_r_2 <X> T_14_17.sp4_v_b_7
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (21 10)  (729 282)  (729 282)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (1 12)  (709 284)  (709 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (709 285)  (709 285)  routing T_14_17.glb_netwk_4 <X> T_14_17.glb2local_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.tnr_op_2 <X> T_14_17.lc_trk_g3_2
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g3_5
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_v_t_26 <X> T_14_17.lc_trk_g3_7
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (48 15)  (756 287)  (756 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_17

 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_37
 (6 2)  (768 274)  (768 274)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_37
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (48 5)  (810 277)  (810 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.input_2_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 279)  (785 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (48 7)  (810 279)  (810 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (21 8)  (783 280)  (783 280)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g2_3
 (25 8)  (787 280)  (787 280)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (14 9)  (776 281)  (776 281)  routing T_15_17.sp4_r_v_b_32 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_5
 (35 11)  (797 283)  (797 283)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (51 11)  (813 283)  (813 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (773 284)  (773 284)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_b_11
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (18 13)  (780 285)  (780 285)  routing T_15_17.sp4_r_v_b_41 <X> T_15_17.lc_trk_g3_1
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (53 14)  (815 286)  (815 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_r_36 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_h_r_38 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (46 15)  (808 287)  (808 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (814 287)  (814 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_17

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (837 276)  (837 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 6)  (830 278)  (830 278)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g1_4
 (21 6)  (837 278)  (837 278)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g1_7
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g2_0
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 281)  (830 281)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g2_0
 (15 9)  (831 281)  (831 281)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_h_r_40 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (52 10)  (868 282)  (868 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (43 11)  (859 283)  (859 283)  LC_5 Logic Functioning bit
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g3_3
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_r_v_b_42 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (51 13)  (867 285)  (867 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 286)  (834 286)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g3_5
 (25 14)  (841 286)  (841 286)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g3_6
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (14 15)  (830 287)  (830 287)  routing T_16_17.sp4_r_v_b_44 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit
 (52 15)  (868 287)  (868 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_17

 (21 0)  (895 272)  (895 272)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (897 274)  (897 274)  routing T_17_17.sp12_h_r_23 <X> T_17_17.lc_trk_g0_7
 (21 3)  (895 275)  (895 275)  routing T_17_17.sp12_h_r_23 <X> T_17_17.lc_trk_g0_7
 (21 4)  (895 276)  (895 276)  routing T_17_17.lft_op_3 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.lft_op_3 <X> T_17_17.lc_trk_g1_3
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (48 4)  (922 276)  (922 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_b_3
 (14 5)  (888 277)  (888 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (15 5)  (889 277)  (889 277)  routing T_17_17.top_op_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (51 6)  (925 278)  (925 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_38
 (12 7)  (886 279)  (886 279)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_t_40
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.input_2_3
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (44 7)  (918 279)  (918 279)  LC_3 Logic Functioning bit
 (53 7)  (927 279)  (927 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (889 280)  (889 280)  routing T_17_17.sp4_h_r_41 <X> T_17_17.lc_trk_g2_1
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_h_r_41 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.sp4_h_r_41 <X> T_17_17.lc_trk_g2_1
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_h_r_41 <X> T_17_17.lc_trk_g2_1
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.tnl_op_2 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.tnl_op_2 <X> T_17_17.lc_trk_g2_2
 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g2_6
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.sp4_h_r_38 <X> T_17_17.lc_trk_g2_6
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g3_5
 (25 14)  (899 286)  (899 286)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g3_6
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_17

 (3 8)  (931 280)  (931 280)  routing T_18_17.sp12_v_t_22 <X> T_18_17.sp12_v_b_1
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (21 0)  (1003 272)  (1003 272)  routing T_19_17.sp4_h_r_19 <X> T_19_17.lc_trk_g0_3
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_h_r_19 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_h_r_19 <X> T_19_17.lc_trk_g0_3
 (21 1)  (1003 273)  (1003 273)  routing T_19_17.sp4_h_r_19 <X> T_19_17.lc_trk_g0_3
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (5 5)  (987 277)  (987 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_3
 (8 5)  (990 277)  (990 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (10 5)  (992 277)  (992 277)  routing T_19_17.sp4_v_t_36 <X> T_19_17.sp4_v_b_4
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_2
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (48 5)  (1030 277)  (1030 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (4 11)  (986 283)  (986 283)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_h_l_43
 (11 12)  (993 284)  (993 284)  routing T_19_17.sp4_v_t_38 <X> T_19_17.sp4_v_b_11
 (13 12)  (995 284)  (995 284)  routing T_19_17.sp4_v_t_38 <X> T_19_17.sp4_v_b_11
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1000 287)  (1000 287)  routing T_19_17.sp4_r_v_b_45 <X> T_19_17.lc_trk_g3_5


LogicTile_20_17

 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_17

 (5 10)  (1149 282)  (1149 282)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_43
 (6 11)  (1150 283)  (1150 283)  routing T_22_17.sp4_v_t_43 <X> T_22_17.sp4_h_l_43


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 10)  (13 266)  (13 266)  routing T_0_16.span4_vert_b_10 <X> T_0_16.lc_trk_g1_2
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (5 11)  (12 267)  (12 267)  routing T_0_16.span4_vert_b_10 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


RAM_Tile_8_16

 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_16

 (11 5)  (557 261)  (557 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_5
 (13 5)  (559 261)  (559 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_5


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (51 8)  (651 264)  (651 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (614 265)  (614 265)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g2_0
 (15 9)  (615 265)  (615 265)  routing T_12_16.tnl_op_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (45 9)  (645 265)  (645 265)  LC_4 Logic Functioning bit
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_r_v_b_42 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 270)  (615 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_v_b_19 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_v_b_19 <X> T_13_16.lc_trk_g1_3
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (10 12)  (664 268)  (664 268)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_r_10
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp12_v_t_0 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp12_v_t_0 <X> T_13_16.lc_trk_g3_3
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp12_v_t_0 <X> T_13_16.lc_trk_g3_3


LogicTile_14_16

 (12 0)  (720 256)  (720 256)  routing T_14_16.sp4_v_t_39 <X> T_14_16.sp4_h_r_2
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (46 0)  (754 256)  (754 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (761 256)  (761 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_v_b_18 <X> T_14_16.lc_trk_g0_2
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (51 1)  (759 257)  (759 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (718 260)  (718 260)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_r_4
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (5 6)  (713 262)  (713 262)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_h_l_38
 (4 7)  (712 263)  (712 263)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_h_l_38
 (6 8)  (714 264)  (714 264)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_b_6
 (11 10)  (719 266)  (719 266)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_v_t_45
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 256)  (785 256)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g0_3
 (24 0)  (786 256)  (786 256)  routing T_15_16.sp4_v_b_19 <X> T_15_16.lc_trk_g0_3
 (25 0)  (787 256)  (787 256)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_0
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (4 1)  (766 257)  (766 257)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_h_r_0
 (14 1)  (776 257)  (776 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (15 1)  (777 257)  (777 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp4_h_r_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 257)  (785 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_h_l_7 <X> T_15_16.lc_trk_g0_2
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.input_2_0
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (783 258)  (783 258)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g0_7
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.sp4_h_l_2 <X> T_15_16.lc_trk_g0_7
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (46 2)  (808 258)  (808 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (810 258)  (810 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (815 258)  (815 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_r_v_b_29 <X> T_15_16.lc_trk_g0_5
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_5
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_5
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (14 6)  (776 262)  (776 262)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 263)  (777 263)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (16 7)  (778 263)  (778 263)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (783 263)  (783 263)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_v_t_30 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_4
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp12_v_b_21 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (787 266)  (787 266)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp12_v_b_21 <X> T_15_16.lc_trk_g2_5
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g2_6
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (48 12)  (810 268)  (810 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (783 269)  (783 269)  routing T_15_16.sp4_r_v_b_43 <X> T_15_16.lc_trk_g3_3
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.tnl_op_2 <X> T_15_16.lc_trk_g3_2
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (46 13)  (808 269)  (808 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (814 269)  (814 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp12_v_t_10 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (783 270)  (783 270)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_7
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (14 15)  (776 271)  (776 271)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g3_4
 (15 15)  (777 271)  (777 271)  routing T_15_16.tnl_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 271)  (785 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_v_b_38 <X> T_15_16.lc_trk_g3_6
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.input_2_7
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (15 0)  (831 256)  (831 256)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g0_1
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 3)  (830 259)  (830 259)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 264)  (851 264)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_4
 (46 8)  (862 264)  (862 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (834 265)  (834 265)  routing T_16_16.sp4_v_b_33 <X> T_16_16.lc_trk_g2_1
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_4
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (15 12)  (831 268)  (831 268)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g3_1
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g3_3
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (834 269)  (834 269)  routing T_16_16.sp4_h_r_25 <X> T_16_16.lc_trk_g3_1
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (15 14)  (831 270)  (831 270)  routing T_16_16.tnl_op_5 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (837 270)  (837 270)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g3_7
 (24 14)  (840 270)  (840 270)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g3_7
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (856 270)  (856 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.tnl_op_5 <X> T_16_16.lc_trk_g3_5
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp4_h_l_34 <X> T_16_16.lc_trk_g3_7
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (48 15)  (864 271)  (864 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_16

 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 256)  (914 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (3 1)  (877 257)  (877 257)  routing T_17_16.sp12_h_l_23 <X> T_17_16.sp12_v_b_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (48 1)  (922 257)  (922 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (889 258)  (889 258)  routing T_17_16.top_op_5 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (892 259)  (892 259)  routing T_17_16.top_op_5 <X> T_17_16.lc_trk_g0_5
 (13 4)  (887 260)  (887 260)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_5
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (916 260)  (916 260)  LC_2 Logic Functioning bit
 (12 5)  (886 261)  (886 261)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_b_5
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (907 261)  (907 261)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.input_2_2
 (35 5)  (909 261)  (909 261)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.input_2_2
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (48 5)  (922 261)  (922 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.top_op_6 <X> T_17_16.lc_trk_g1_6
 (25 8)  (899 264)  (899 264)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (40 8)  (914 264)  (914 264)  LC_4 Logic Functioning bit
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (42 8)  (916 264)  (916 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (51 8)  (925 264)  (925 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (926 264)  (926 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (25 9)  (899 265)  (899 265)  routing T_17_16.sp4_h_r_42 <X> T_17_16.lc_trk_g2_2
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (40 9)  (914 265)  (914 265)  LC_4 Logic Functioning bit
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (15 11)  (889 267)  (889 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (25 14)  (899 270)  (899 270)  routing T_17_16.bnl_op_6 <X> T_17_16.lc_trk_g3_6
 (10 15)  (884 271)  (884 271)  routing T_17_16.sp4_h_l_40 <X> T_17_16.sp4_v_t_47
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.bnl_op_6 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (10 11)  (938 267)  (938 267)  routing T_18_16.sp4_h_l_39 <X> T_18_16.sp4_v_t_42


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 257)  (1012 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (48 1)  (1030 257)  (1030 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 258)  (1005 258)  routing T_19_16.sp12_h_l_12 <X> T_19_16.lc_trk_g0_7
 (25 2)  (1007 258)  (1007 258)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_7 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (25 3)  (1007 259)  (1007 259)  routing T_19_16.sp4_v_t_3 <X> T_19_16.lc_trk_g0_6
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_5
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_16

 (2 0)  (1038 256)  (1038 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_v_t_23 <X> T_24_16.sp12_h_l_23


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (1740 261)  (1740 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (4 15)  (1730 271)  (1730 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_6 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


LogicTile_11_15

 (2 0)  (548 240)  (548 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_15

 (9 1)  (609 241)  (609 241)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_v_b_1
 (10 1)  (610 241)  (610 241)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_v_b_1


LogicTile_13_15

 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (14 8)  (668 248)  (668 248)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g2_0
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g2_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (51 8)  (705 248)  (705 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_r_v_b_30 <X> T_14_15.lc_trk_g0_6
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (51 5)  (759 245)  (759 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_t_40
 (11 8)  (719 248)  (719 248)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_b_8
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (726 249)  (726 249)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g2_1
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp12_v_t_9 <X> T_14_15.lc_trk_g3_2
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_v_t_46
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_v_b_3 <X> T_14_15.sp4_v_t_46


LogicTile_15_15

 (10 0)  (772 240)  (772 240)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_r_1
 (15 0)  (777 240)  (777 240)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (18 1)  (780 241)  (780 241)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g0_1
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 244)  (802 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (11 8)  (773 248)  (773 248)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_8
 (12 9)  (774 249)  (774 249)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_8
 (14 9)  (776 249)  (776 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (25 10)  (787 250)  (787 250)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (42 14)  (804 254)  (804 254)  LC_7 Logic Functioning bit
 (15 15)  (777 255)  (777 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (16 15)  (778 255)  (778 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.sp4_v_b_46 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (40 15)  (802 255)  (802 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit
 (46 15)  (808 255)  (808 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 240)  (856 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (48 0)  (864 240)  (864 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (867 240)  (867 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (869 240)  (869 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_h_l_23
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_l_36
 (9 2)  (825 242)  (825 242)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_l_36
 (10 2)  (826 242)  (826 242)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_l_36
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (50 2)  (866 242)  (866 242)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (819 243)  (819 243)  routing T_16_15.sp12_h_r_0 <X> T_16_15.sp12_h_l_23
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (9 5)  (825 245)  (825 245)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_4
 (15 8)  (831 248)  (831 248)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.tnl_op_3 <X> T_16_15.lc_trk_g2_3
 (18 9)  (834 249)  (834 249)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g2_1
 (21 9)  (837 249)  (837 249)  routing T_16_15.tnl_op_3 <X> T_16_15.lc_trk_g2_3
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 250)  (839 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp12_v_b_19 <X> T_16_15.lc_trk_g3_3
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (868 252)  (868 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp12_v_b_19 <X> T_16_15.lc_trk_g3_3
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (868 253)  (868 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (869 253)  (869 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 255)  (840 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.tnl_op_6 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1
 (15 1)  (889 241)  (889 241)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g0_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 246)  (898 246)  routing T_17_15.bot_op_7 <X> T_17_15.lc_trk_g1_7
 (25 6)  (899 246)  (899 246)  routing T_17_15.lft_op_6 <X> T_17_15.lc_trk_g1_6
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 247)  (898 247)  routing T_17_15.lft_op_6 <X> T_17_15.lc_trk_g1_6
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 250)  (909 250)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_5
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (48 10)  (922 250)  (922 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 251)  (908 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_5
 (35 11)  (909 251)  (909 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.input_2_5
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (21 12)  (895 252)  (895 252)  routing T_17_15.bnl_op_3 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (895 253)  (895 253)  routing T_17_15.bnl_op_3 <X> T_17_15.lc_trk_g3_3
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 254)  (899 254)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g3_6
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.rgt_op_6 <X> T_17_15.lc_trk_g3_6


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (947 242)  (947 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp12_v_b_8 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (4 12)  (932 252)  (932 252)  routing T_18_15.sp4_h_l_38 <X> T_18_15.sp4_v_b_9
 (6 12)  (934 252)  (934 252)  routing T_18_15.sp4_h_l_38 <X> T_18_15.sp4_v_b_9
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (5 13)  (933 253)  (933 253)  routing T_18_15.sp4_h_l_38 <X> T_18_15.sp4_v_b_9
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1005 242)  (1005 242)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g0_7
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 243)  (1003 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.lc_trk_g0_7
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 244)  (986 244)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_v_b_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 6)  (1003 246)  (1003 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (22 6)  (1004 246)  (1004 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 246)  (1005 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (24 6)  (1006 246)  (1006 246)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (21 7)  (1003 247)  (1003 247)  routing T_19_15.sp4_h_l_10 <X> T_19_15.lc_trk_g1_7
 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g1_7 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (51 7)  (1033 247)  (1033 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 11)  (990 251)  (990 251)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_42
 (9 11)  (991 251)  (991 251)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_42
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_14 <X> T_19_15.lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_15

 (27 0)  (1063 240)  (1063 240)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 240)  (1064 240)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 240)  (1070 240)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 240)  (1073 240)  LC_0 Logic Functioning bit
 (39 0)  (1075 240)  (1075 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (45 0)  (1081 240)  (1081 240)  LC_0 Logic Functioning bit
 (47 0)  (1083 240)  (1083 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1050 244)  (1050 244)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g1_0
 (14 5)  (1050 245)  (1050 245)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g1_0
 (15 5)  (1051 245)  (1051 245)  routing T_20_15.sp12_h_r_0 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (3 13)  (1039 253)  (1039 253)  routing T_20_15.sp12_h_l_22 <X> T_20_15.sp12_h_r_1
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 253)  (1061 253)  routing T_20_15.sp4_r_v_b_42 <X> T_20_15.lc_trk_g3_2
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_15

 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_1
 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_36


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 14)  (1152 254)  (1152 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47
 (10 14)  (1154 254)  (1154 254)  routing T_22_15.sp4_v_t_41 <X> T_22_15.sp4_h_l_47


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_v_t_23 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 9)  (1675 249)  (1675 249)  routing T_32_15.sp12_h_l_22 <X> T_32_15.sp12_v_b_1


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 230)  (6 230)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_t_14
 (12 6)  (5 230)  (5 230)  routing T_0_14.span4_horz_13 <X> T_0_14.span4_vert_t_14


LogicTile_3_14

 (6 3)  (132 227)  (132 227)  routing T_3_14.sp4_h_r_0 <X> T_3_14.sp4_h_l_37


LogicTile_4_14

 (19 12)  (199 236)  (199 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_14_14

 (5 4)  (713 228)  (713 228)  routing T_14_14.sp4_v_t_38 <X> T_14_14.sp4_h_r_3


LogicTile_15_14

 (14 2)  (776 226)  (776 226)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_1 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.input_2_1
 (34 3)  (796 227)  (796 227)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.input_2_1
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (50 4)  (812 228)  (812 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 229)  (776 229)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g1_0
 (15 5)  (777 229)  (777 229)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (46 6)  (808 230)  (808 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 231)  (785 231)  routing T_15_14.sp4_h_r_6 <X> T_15_14.lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.sp4_h_r_6 <X> T_15_14.lc_trk_g1_6
 (25 7)  (787 231)  (787 231)  routing T_15_14.sp4_h_r_6 <X> T_15_14.lc_trk_g1_6
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (51 7)  (813 231)  (813 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (814 231)  (814 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 10)  (765 234)  (765 234)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (16 10)  (778 234)  (778 234)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g2_5
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (3 11)  (765 235)  (765 235)  routing T_15_14.sp12_h_r_1 <X> T_15_14.sp12_h_l_22
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 235)  (786 235)  routing T_15_14.tnr_op_6 <X> T_15_14.lc_trk_g2_6
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_6
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (15 13)  (777 237)  (777 237)  routing T_15_14.tnr_op_0 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.input_2_6
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (42 14)  (804 238)  (804 238)  LC_7 Logic Functioning bit
 (50 14)  (812 238)  (812 238)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (21 0)  (837 224)  (837 224)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g0_3
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (841 226)  (841 226)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g0_6
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 227)  (839 227)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.sp4_h_r_14 <X> T_16_14.lc_trk_g0_6
 (15 4)  (831 228)  (831 228)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (18 5)  (834 229)  (834 229)  routing T_16_14.top_op_1 <X> T_16_14.lc_trk_g1_1
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_2
 (34 5)  (850 229)  (850 229)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_2
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (46 6)  (862 230)  (862 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 231)  (840 231)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g1_6
 (25 7)  (841 231)  (841 231)  routing T_16_14.top_op_6 <X> T_16_14.lc_trk_g1_6
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (40 7)  (856 231)  (856 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (52 7)  (868 231)  (868 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (1 8)  (817 232)  (817 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g2_3
 (1 9)  (817 233)  (817 233)  routing T_16_14.glb_netwk_4 <X> T_16_14.glb2local_1
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (39 10)  (855 234)  (855 234)  LC_5 Logic Functioning bit
 (40 10)  (856 234)  (856 234)  LC_5 Logic Functioning bit
 (42 10)  (858 234)  (858 234)  LC_5 Logic Functioning bit
 (47 10)  (863 234)  (863 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (864 234)  (864 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (41 11)  (857 235)  (857 235)  LC_5 Logic Functioning bit
 (43 11)  (859 235)  (859 235)  LC_5 Logic Functioning bit
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (21 13)  (837 237)  (837 237)  routing T_16_14.sp4_h_r_27 <X> T_16_14.lc_trk_g3_3
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 238)  (834 238)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g3_5
 (25 14)  (841 238)  (841 238)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_v_b_37 <X> T_16_14.lc_trk_g3_5
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 239)  (839 239)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (851 239)  (851 239)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.input_2_7
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (13 0)  (887 224)  (887 224)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_v_b_2
 (21 0)  (895 224)  (895 224)  routing T_17_14.sp4_v_b_11 <X> T_17_14.lc_trk_g0_3
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 224)  (897 224)  routing T_17_14.sp4_v_b_11 <X> T_17_14.lc_trk_g0_3
 (21 1)  (895 225)  (895 225)  routing T_17_14.sp4_v_b_11 <X> T_17_14.lc_trk_g0_3
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (12 5)  (886 229)  (886 229)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_b_5
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 230)  (914 230)  LC_3 Logic Functioning bit
 (42 6)  (916 230)  (916 230)  LC_3 Logic Functioning bit
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (13 8)  (887 232)  (887 232)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_v_b_8
 (16 8)  (890 232)  (890 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_v_t_29 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 233)  (892 233)  routing T_17_14.sp4_v_b_33 <X> T_17_14.lc_trk_g2_1
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 233)  (907 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (34 9)  (908 233)  (908 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_4
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (42 9)  (916 233)  (916 233)  LC_4 Logic Functioning bit
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (50 10)  (924 234)  (924 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_v_t_33 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_v_t_33 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 235)  (898 235)  routing T_17_14.tnl_op_6 <X> T_17_14.lc_trk_g2_6
 (25 11)  (899 235)  (899 235)  routing T_17_14.tnl_op_6 <X> T_17_14.lc_trk_g2_6
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (41 11)  (915 235)  (915 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 236)  (908 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (42 12)  (916 236)  (916 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (14 13)  (888 237)  (888 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (34 13)  (908 237)  (908 237)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_6
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_t_16 <X> T_17_14.lc_trk_g3_5
 (21 14)  (895 238)  (895 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.rgt_op_7 <X> T_17_14.lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_h_r_46 <X> T_17_14.lc_trk_g3_6
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 239)  (901 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_r_v_b_29 <X> T_18_14.lc_trk_g0_5
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (11 6)  (939 230)  (939 230)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_v_t_40
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (12 7)  (940 231)  (940 231)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_v_t_40
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (47 7)  (975 231)  (975 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (19 10)  (947 234)  (947 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (4 12)  (932 236)  (932 236)  routing T_18_14.sp4_h_l_38 <X> T_18_14.sp4_v_b_9
 (6 12)  (934 236)  (934 236)  routing T_18_14.sp4_h_l_38 <X> T_18_14.sp4_v_b_9
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (949 236)  (949 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (5 13)  (933 237)  (933 237)  routing T_18_14.sp4_h_l_38 <X> T_18_14.sp4_v_b_9
 (18 13)  (946 237)  (946 237)  routing T_18_14.sp4_r_v_b_41 <X> T_18_14.lc_trk_g3_1
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 239)  (953 239)  routing T_18_14.sp4_r_v_b_46 <X> T_18_14.lc_trk_g3_6
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (12 0)  (994 224)  (994 224)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_2
 (12 1)  (994 225)  (994 225)  routing T_19_14.sp4_h_r_2 <X> T_19_14.sp4_v_b_2
 (13 1)  (995 225)  (995 225)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_h_r_2
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 225)  (1005 225)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g0_2
 (24 1)  (1006 225)  (1006 225)  routing T_19_14.sp4_v_b_18 <X> T_19_14.lc_trk_g0_2
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (987 228)  (987 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_r_3
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (5 10)  (987 234)  (987 234)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_43
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 234)  (1015 234)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 234)  (1018 234)  LC_5 Logic Functioning bit
 (38 10)  (1020 234)  (1020 234)  LC_5 Logic Functioning bit
 (41 10)  (1023 234)  (1023 234)  LC_5 Logic Functioning bit
 (43 10)  (1025 234)  (1025 234)  LC_5 Logic Functioning bit
 (45 10)  (1027 234)  (1027 234)  LC_5 Logic Functioning bit
 (46 10)  (1028 234)  (1028 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (986 235)  (986 235)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_43
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 235)  (1005 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (25 11)  (1007 235)  (1007 235)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g2_6
 (26 11)  (1008 235)  (1008 235)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 235)  (1009 235)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 235)  (1010 235)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 235)  (1012 235)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 235)  (1013 235)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 235)  (1018 235)  LC_5 Logic Functioning bit
 (38 11)  (1020 235)  (1020 235)  LC_5 Logic Functioning bit
 (40 11)  (1022 235)  (1022 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (3 13)  (985 237)  (985 237)  routing T_19_14.sp12_h_l_22 <X> T_19_14.sp12_h_r_1
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_46 <X> T_19_14.lc_trk_g3_6
 (24 15)  (1006 239)  (1006 239)  routing T_19_14.sp4_v_b_46 <X> T_19_14.lc_trk_g3_6


LogicTile_21_14

 (8 1)  (1098 225)  (1098 225)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_b_1
 (13 4)  (1103 228)  (1103 228)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_v_b_5
 (12 6)  (1102 230)  (1102 230)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (8 11)  (1098 235)  (1098 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (9 11)  (1099 235)  (1099 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (10 11)  (1100 235)  (1100 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42


LogicTile_22_14

 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_27_14

 (3 15)  (1405 239)  (1405 239)  routing T_27_14.sp12_h_l_22 <X> T_27_14.sp12_v_t_22


LogicTile_31_14

 (3 15)  (1621 239)  (1621 239)  routing T_31_14.sp12_h_l_22 <X> T_31_14.sp12_v_t_22


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_15_13

 (11 0)  (773 208)  (773 208)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_v_b_2
 (13 0)  (775 208)  (775 208)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_v_b_2
 (15 0)  (777 208)  (777 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (16 0)  (778 208)  (778 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.sp4_h_r_9 <X> T_15_13.lc_trk_g0_1
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp12_h_r_11 <X> T_15_13.lc_trk_g0_3
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (51 2)  (813 210)  (813 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (767 212)  (767 212)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_r_3
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (21 7)  (783 215)  (783 215)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (9 9)  (771 217)  (771 217)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_v_b_7
 (10 9)  (772 217)  (772 217)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_v_b_7
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.tnr_op_3 <X> T_15_13.lc_trk_g3_3
 (4 13)  (766 221)  (766 221)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_r_9
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (14 0)  (830 208)  (830 208)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (14 1)  (830 209)  (830 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (15 1)  (831 209)  (831 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (16 1)  (832 209)  (832 209)  routing T_16_13.sp4_h_l_5 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_1
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (51 2)  (867 210)  (867 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (830 211)  (830 211)  routing T_16_13.sp4_h_r_4 <X> T_16_13.lc_trk_g0_4
 (15 3)  (831 211)  (831 211)  routing T_16_13.sp4_h_r_4 <X> T_16_13.lc_trk_g0_4
 (16 3)  (832 211)  (832 211)  routing T_16_13.sp4_h_r_4 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 211)  (849 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_1
 (34 3)  (850 211)  (850 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 212)  (831 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (16 4)  (832 212)  (832 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (834 212)  (834 212)  routing T_16_13.sp4_h_r_9 <X> T_16_13.lc_trk_g1_1
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (21 5)  (837 213)  (837 213)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (14 6)  (830 214)  (830 214)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g1_7
 (14 7)  (830 215)  (830 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (15 7)  (831 215)  (831 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (16 7)  (832 215)  (832 215)  routing T_16_13.sp4_h_l_9 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (837 215)  (837 215)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g1_7
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.tnl_op_2 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.tnl_op_2 <X> T_16_13.lc_trk_g2_2
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 218)  (851 218)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (52 10)  (868 218)  (868 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 219)  (848 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 219)  (849 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (34 11)  (850 219)  (850 219)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_5
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (38 11)  (854 219)  (854 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (15 14)  (831 222)  (831 222)  routing T_16_13.tnr_op_5 <X> T_16_13.lc_trk_g3_5
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 222)  (851 222)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (40 14)  (856 222)  (856 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (52 14)  (868 222)  (868 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (843 223)  (843 223)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (34 15)  (850 223)  (850 223)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.input_2_7
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit
 (43 15)  (859 223)  (859 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g0_3
 (21 1)  (895 209)  (895 209)  routing T_17_13.top_op_3 <X> T_17_13.lc_trk_g0_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.bot_op_3 <X> T_17_13.lc_trk_g1_3
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 212)  (908 212)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 212)  (909 212)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (40 4)  (914 212)  (914 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 213)  (906 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 213)  (907 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (34 5)  (908 213)  (908 213)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.input_2_2
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 214)  (902 214)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (42 6)  (916 214)  (916 214)  LC_3 Logic Functioning bit
 (50 6)  (924 214)  (924 214)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (15 8)  (889 216)  (889 216)  routing T_17_13.sp4_v_t_28 <X> T_17_13.lc_trk_g2_1
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_v_t_28 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (889 217)  (889 217)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (24 12)  (898 220)  (898 220)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_h_r_27 <X> T_17_13.lc_trk_g3_3
 (16 14)  (890 222)  (890 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_v_b_37 <X> T_17_13.lc_trk_g3_5


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (19 2)  (947 210)  (947 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (949 215)  (949 215)  routing T_18_13.sp4_r_v_b_31 <X> T_18_13.lc_trk_g1_7
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (48 8)  (976 216)  (976 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (40 9)  (968 217)  (968 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp12_v_b_11 <X> T_18_13.lc_trk_g3_3
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 220)  (955 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (46 12)  (974 220)  (974 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (16 13)  (944 221)  (944 221)  routing T_18_13.sp12_v_b_16 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (39 13)  (967 221)  (967 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 222)  (942 222)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (15 15)  (943 223)  (943 223)  routing T_18_13.sp12_v_t_3 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_19_13

 (6 0)  (988 208)  (988 208)  routing T_19_13.sp4_h_r_7 <X> T_19_13.sp4_v_b_0
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (9 5)  (991 213)  (991 213)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_v_b_4
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp12_h_r_3 <X> T_19_13.lc_trk_g1_3
 (12 6)  (994 214)  (994 214)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_40
 (11 7)  (993 215)  (993 215)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_40
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 218)  (1005 218)  routing T_19_13.sp4_v_t_18 <X> T_19_13.lc_trk_g2_7
 (4 12)  (986 220)  (986 220)  routing T_19_13.sp4_h_l_44 <X> T_19_13.sp4_v_b_9
 (11 12)  (993 220)  (993 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (13 12)  (995 220)  (995 220)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_v_b_11
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (5 13)  (987 221)  (987 221)  routing T_19_13.sp4_h_l_44 <X> T_19_13.sp4_v_b_9
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (47 13)  (1029 221)  (1029 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_7 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_7 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 210)  (1050 210)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g0_4
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 210)  (1066 210)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (45 2)  (1081 210)  (1081 210)  LC_1 Logic Functioning bit
 (46 2)  (1082 210)  (1082 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_7 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 211)  (1050 211)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g0_4
 (15 3)  (1051 211)  (1051 211)  routing T_20_13.sp12_h_l_3 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1063 211)  (1063 211)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 211)  (1064 211)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (39 3)  (1075 211)  (1075 211)  LC_1 Logic Functioning bit
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_13

 (12 5)  (1102 213)  (1102 213)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_b_5


LogicTile_22_13

 (2 0)  (1146 208)  (1146 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (19 6)  (1583 214)  (1583 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


LogicTile_12_12

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0


LogicTile_13_12

 (12 5)  (666 197)  (666 197)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_b_5


LogicTile_14_12

 (5 0)  (713 192)  (713 192)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (4 1)  (712 193)  (712 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (6 1)  (714 193)  (714 193)  routing T_14_12.sp4_v_b_6 <X> T_14_12.sp4_h_r_0
 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (713 200)  (713 200)  routing T_14_12.sp4_v_t_43 <X> T_14_12.sp4_h_r_6


LogicTile_15_12

 (0 0)  (762 192)  (762 192)  Negative Clock bit

 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_v_b_18 <X> T_15_12.lc_trk_g0_2
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (783 194)  (783 194)  routing T_15_12.sp4_h_l_2 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_h_l_2 <X> T_15_12.lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.sp4_h_l_2 <X> T_15_12.lc_trk_g0_7
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_1 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (51 5)  (813 197)  (813 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 8)  (772 200)  (772 200)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_r_7
 (25 12)  (787 204)  (787 204)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g3_2
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 206)  (777 206)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g3_5
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_16_12

 (25 0)  (841 192)  (841 192)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 193)  (839 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_h_l_7 <X> T_16_12.lc_trk_g0_2
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.input_2_0
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 194)  (856 194)  LC_1 Logic Functioning bit
 (42 2)  (858 194)  (858 194)  LC_1 Logic Functioning bit
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 196)  (856 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 197)  (841 197)  routing T_16_12.sp4_r_v_b_26 <X> T_16_12.lc_trk_g1_2
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 197)  (848 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (849 197)  (849 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_2
 (34 5)  (850 197)  (850 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_2
 (35 5)  (851 197)  (851 197)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_2
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23
 (14 8)  (830 200)  (830 200)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g2_0
 (15 8)  (831 200)  (831 200)  routing T_16_12.sp4_v_t_28 <X> T_16_12.lc_trk_g2_1
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_v_t_28 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 200)  (838 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 200)  (839 200)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 200)  (856 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (14 9)  (830 201)  (830 201)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (837 201)  (837 201)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g2_3
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g2_3 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_v_b_37 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_v_b_37 <X> T_16_12.lc_trk_g2_5
 (18 11)  (834 203)  (834 203)  routing T_16_12.sp4_v_b_37 <X> T_16_12.lc_trk_g2_5
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_h_r_30 <X> T_16_12.lc_trk_g2_6
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g3_3
 (26 12)  (842 204)  (842 204)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 204)  (847 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 204)  (856 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (42 12)  (858 204)  (858 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (14 13)  (830 205)  (830 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (15 13)  (831 205)  (831 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp12_v_b_19 <X> T_16_12.lc_trk_g3_3
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 205)  (849 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_6
 (34 13)  (850 205)  (850 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_6
 (35 13)  (851 205)  (851 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_6
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp12_v_b_21 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp12_v_b_23 <X> T_16_12.lc_trk_g3_7
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 206)  (851 206)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_7
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (43 14)  (859 206)  (859 206)  LC_7 Logic Functioning bit
 (14 15)  (830 207)  (830 207)  routing T_16_12.sp4_r_v_b_44 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 207)  (834 207)  routing T_16_12.sp12_v_b_21 <X> T_16_12.lc_trk_g3_5
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp12_v_b_23 <X> T_16_12.lc_trk_g3_7
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (24 15)  (840 207)  (840 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp4_h_r_46 <X> T_16_12.lc_trk_g3_6
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.input_2_7
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (0 0)  (874 192)  (874 192)  Negative Clock bit

 (5 0)  (879 192)  (879 192)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_h_r_0
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 197)  (874 197)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (11 5)  (885 197)  (885 197)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_h_r_5
 (12 6)  (886 198)  (886 198)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 198)  (907 198)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 198)  (908 198)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (11 7)  (885 199)  (885 199)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_40
 (28 7)  (902 199)  (902 199)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 199)  (905 199)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (38 7)  (912 199)  (912 199)  LC_3 Logic Functioning bit
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (13 8)  (887 200)  (887 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (14 10)  (888 202)  (888 202)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (16 10)  (890 202)  (890 202)  routing T_17_12.sp4_v_t_16 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 202)  (892 202)  routing T_17_12.sp4_v_t_16 <X> T_17_12.lc_trk_g2_5
 (14 11)  (888 203)  (888 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (16 11)  (890 203)  (890 203)  routing T_17_12.sp4_v_b_36 <X> T_17_12.lc_trk_g2_4
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (11 12)  (885 204)  (885 204)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_b_11
 (13 12)  (887 204)  (887 204)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_b_11
 (12 13)  (886 205)  (886 205)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_b_11
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 206)  (886 206)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (5 15)  (879 207)  (879 207)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_44
 (11 15)  (885 207)  (885 207)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (13 15)  (887 207)  (887 207)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (21 15)  (895 207)  (895 207)  routing T_17_12.sp4_r_v_b_47 <X> T_17_12.lc_trk_g3_7


LogicTile_18_12

 (14 0)  (942 192)  (942 192)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (14 1)  (942 193)  (942 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (15 1)  (943 193)  (943 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (16 1)  (944 193)  (944 193)  routing T_18_12.sp4_h_l_5 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 194)  (940 194)  routing T_18_12.sp4_v_t_39 <X> T_18_12.sp4_h_l_39
 (15 2)  (943 194)  (943 194)  routing T_18_12.sp4_h_r_13 <X> T_18_12.lc_trk_g0_5
 (16 2)  (944 194)  (944 194)  routing T_18_12.sp4_h_r_13 <X> T_18_12.lc_trk_g0_5
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 194)  (946 194)  routing T_18_12.sp4_h_r_13 <X> T_18_12.lc_trk_g0_5
 (11 3)  (939 195)  (939 195)  routing T_18_12.sp4_v_t_39 <X> T_18_12.sp4_h_l_39
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (942 196)  (942 196)  routing T_18_12.sp4_h_r_8 <X> T_18_12.lc_trk_g1_0
 (19 4)  (947 196)  (947 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (43 4)  (971 196)  (971 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (52 4)  (980 196)  (980 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (15 5)  (943 197)  (943 197)  routing T_18_12.sp4_h_r_8 <X> T_18_12.lc_trk_g1_0
 (16 5)  (944 197)  (944 197)  routing T_18_12.sp4_h_r_8 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (966 197)  (966 197)  LC_2 Logic Functioning bit
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.bnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (949 203)  (949 203)  routing T_18_12.bnl_op_7 <X> T_18_12.lc_trk_g2_7
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (21 13)  (949 205)  (949 205)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 206)  (963 206)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.input_2_7
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (47 14)  (975 206)  (975 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 207)  (960 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (0 0)  (982 192)  (982 192)  Negative Clock bit

 (8 1)  (990 193)  (990 193)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_v_b_1
 (9 1)  (991 193)  (991 193)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_v_b_1
 (10 1)  (992 193)  (992 193)  routing T_19_12.sp4_h_l_42 <X> T_19_12.sp4_v_b_1
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (997 194)  (997 194)  routing T_19_12.sp4_h_r_5 <X> T_19_12.lc_trk_g0_5
 (16 2)  (998 194)  (998 194)  routing T_19_12.sp4_h_r_5 <X> T_19_12.lc_trk_g0_5
 (17 2)  (999 194)  (999 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_1 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 195)  (1000 195)  routing T_19_12.sp4_h_r_5 <X> T_19_12.lc_trk_g0_5
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 195)  (1005 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.sp4_v_b_22 <X> T_19_12.lc_trk_g0_6
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (994 196)  (994 196)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_h_r_5
 (0 5)  (982 197)  (982 197)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 204)  (1010 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (51 12)  (1033 204)  (1033 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1008 205)  (1008 205)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 207)  (1005 207)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6
 (25 15)  (1007 207)  (1007 207)  routing T_19_12.sp4_v_b_38 <X> T_19_12.lc_trk_g3_6


LogicTile_20_12

 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (28 1)  (1064 193)  (1064 193)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (47 1)  (1083 193)  (1083 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_7 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 196)  (1050 196)  routing T_20_12.sp4_h_l_5 <X> T_20_12.lc_trk_g1_0
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 197)  (1050 197)  routing T_20_12.sp4_h_l_5 <X> T_20_12.lc_trk_g1_0
 (15 5)  (1051 197)  (1051 197)  routing T_20_12.sp4_h_l_5 <X> T_20_12.lc_trk_g1_0
 (16 5)  (1052 197)  (1052 197)  routing T_20_12.sp4_h_l_5 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (14 11)  (1050 203)  (1050 203)  routing T_20_12.sp4_r_v_b_36 <X> T_20_12.lc_trk_g2_4
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


LogicTile_26_12

 (2 14)  (1350 206)  (1350 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_12

 (4 9)  (1514 201)  (1514 201)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_h_r_6
 (6 9)  (1516 201)  (1516 201)  routing T_29_12.sp4_h_l_47 <X> T_29_12.sp4_h_r_6


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 205)  (1739 205)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


LogicTile_12_11

 (9 0)  (609 176)  (609 176)  routing T_12_11.sp4_v_t_36 <X> T_12_11.sp4_h_r_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 178)  (640 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (51 2)  (651 178)  (651 178)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp12_v_t_14 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp12_v_t_14 <X> T_12_11.lc_trk_g3_1


LogicTile_13_11

 (0 0)  (654 176)  (654 176)  Negative Clock bit

 (14 1)  (668 177)  (668 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_r_0 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g0_0 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (14 6)  (668 182)  (668 182)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g1_4
 (15 7)  (669 183)  (669 183)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g1_4
 (16 7)  (670 183)  (670 183)  routing T_13_11.sp4_h_l_1 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (25 10)  (679 186)  (679 186)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g2_6
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 187)  (678 187)  routing T_13_11.rgt_op_6 <X> T_13_11.lc_trk_g2_6
 (21 12)  (675 188)  (675 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 188)  (682 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 188)  (685 188)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 188)  (688 188)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 188)  (689 188)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (52 12)  (706 188)  (706 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 189)  (682 189)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 189)  (687 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (35 13)  (689 189)  (689 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (0 14)  (654 190)  (654 190)  routing T_13_11.glb_netwk_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 190)  (679 190)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g3_6
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_11

 (0 0)  (708 176)  (708 176)  Negative Clock bit

 (10 0)  (718 176)  (718 176)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_r_1
 (14 0)  (722 176)  (722 176)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g0_0
 (14 1)  (722 177)  (722 177)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g0_0
 (15 1)  (723 177)  (723 177)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g0_0
 (16 1)  (724 177)  (724 177)  routing T_14_11.sp4_h_l_5 <X> T_14_11.lc_trk_g0_0
 (17 1)  (725 177)  (725 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (2 3)  (710 179)  (710 179)  routing T_14_11.lc_trk_g0_0 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 179)  (735 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (21 4)  (729 180)  (729 180)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (43 4)  (751 180)  (751 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 180)  (759 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (760 180)  (760 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 181)  (733 181)  routing T_14_11.sp4_r_v_b_26 <X> T_14_11.lc_trk_g1_2
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (48 5)  (756 181)  (756 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (712 182)  (712 182)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (6 6)  (714 182)  (714 182)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (19 6)  (727 182)  (727 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (5 7)  (713 183)  (713 183)  routing T_14_11.sp4_h_r_9 <X> T_14_11.sp4_v_t_38
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.input_2_3
 (2 8)  (710 184)  (710 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 12)  (723 188)  (723 188)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g3_1
 (16 12)  (724 188)  (724 188)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (733 188)  (733 188)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g3_2
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (18 13)  (726 189)  (726 189)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g3_1
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (25 14)  (733 190)  (733 190)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g3_6
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_11

 (2 8)  (764 184)  (764 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_11

 (15 0)  (831 176)  (831 176)  routing T_16_11.top_op_1 <X> T_16_11.lc_trk_g0_1
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 176)  (837 176)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 176)  (839 176)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g0_3
 (26 0)  (842 176)  (842 176)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.input_2_0
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (42 0)  (858 176)  (858 176)  LC_0 Logic Functioning bit
 (18 1)  (834 177)  (834 177)  routing T_16_11.top_op_1 <X> T_16_11.lc_trk_g0_1
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (25 1)  (841 177)  (841 177)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g0_2
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 177)  (851 177)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.input_2_0
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (14 3)  (830 179)  (830 179)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g0_4
 (15 3)  (831 179)  (831 179)  routing T_16_11.top_op_4 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (25 3)  (841 179)  (841 179)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g0_6
 (21 4)  (837 180)  (837 180)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (13 5)  (829 181)  (829 181)  routing T_16_11.sp4_v_t_37 <X> T_16_11.sp4_h_r_5
 (21 5)  (837 181)  (837 181)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (3 7)  (819 183)  (819 183)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_t_23
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 187)  (849 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.input_2_5
 (34 11)  (850 187)  (850 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.input_2_5
 (35 11)  (851 187)  (851 187)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.input_2_5
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (41 11)  (857 187)  (857 187)  LC_5 Logic Functioning bit
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 189)  (839 189)  routing T_16_11.sp4_v_b_42 <X> T_16_11.lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.sp4_v_b_42 <X> T_16_11.lc_trk_g3_2


LogicTile_17_11

 (14 0)  (888 176)  (888 176)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (14 1)  (888 177)  (888 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (15 1)  (889 177)  (889 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (4 2)  (878 178)  (878 178)  routing T_17_11.sp4_v_b_0 <X> T_17_11.sp4_v_t_37
 (5 2)  (879 178)  (879 178)  routing T_17_11.sp4_v_b_0 <X> T_17_11.sp4_h_l_37
 (15 6)  (889 182)  (889 182)  routing T_17_11.sp4_v_b_21 <X> T_17_11.lc_trk_g1_5
 (16 6)  (890 182)  (890 182)  routing T_17_11.sp4_v_b_21 <X> T_17_11.lc_trk_g1_5
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (13 7)  (887 183)  (887 183)  routing T_17_11.sp4_v_b_0 <X> T_17_11.sp4_h_l_40
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 186)  (902 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 186)  (904 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 186)  (909 186)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_5
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (42 10)  (916 186)  (916 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (27 11)  (901 187)  (901 187)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 187)  (904 187)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 187)  (907 187)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_5
 (34 11)  (908 187)  (908 187)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.input_2_5
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (38 11)  (912 187)  (912 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (41 11)  (915 187)  (915 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (43 11)  (917 187)  (917 187)  LC_5 Logic Functioning bit
 (15 12)  (889 188)  (889 188)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g3_1
 (16 12)  (890 188)  (890 188)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g3_1
 (14 13)  (888 189)  (888 189)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g3_0
 (15 13)  (889 189)  (889 189)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (14 14)  (888 190)  (888 190)  routing T_17_11.sp4_h_r_36 <X> T_17_11.lc_trk_g3_4
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.tnl_op_7 <X> T_17_11.lc_trk_g3_7
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 190)  (908 190)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (5 15)  (879 191)  (879 191)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_v_t_44
 (15 15)  (889 191)  (889 191)  routing T_17_11.sp4_h_r_36 <X> T_17_11.lc_trk_g3_4
 (16 15)  (890 191)  (890 191)  routing T_17_11.sp4_h_r_36 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (895 191)  (895 191)  routing T_17_11.tnl_op_7 <X> T_17_11.lc_trk_g3_7
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (14 1)  (942 177)  (942 177)  routing T_18_11.sp4_r_v_b_35 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_7 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 181)  (928 181)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (14 7)  (942 183)  (942 183)  routing T_18_11.sp4_r_v_b_28 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (51 8)  (979 184)  (979 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (942 185)  (942 185)  routing T_18_11.sp12_v_b_16 <X> T_18_11.lc_trk_g2_0
 (16 9)  (944 185)  (944 185)  routing T_18_11.sp12_v_b_16 <X> T_18_11.lc_trk_g2_0
 (17 9)  (945 185)  (945 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 186)  (961 186)  routing T_18_11.lc_trk_g2_0 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (43 10)  (971 186)  (971 186)  LC_5 Logic Functioning bit
 (45 10)  (973 186)  (973 186)  LC_5 Logic Functioning bit
 (26 11)  (954 187)  (954 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 187)  (955 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 187)  (956 187)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 187)  (957 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 187)  (965 187)  LC_5 Logic Functioning bit
 (39 11)  (967 187)  (967 187)  LC_5 Logic Functioning bit
 (3 12)  (931 188)  (931 188)  routing T_18_11.sp12_v_t_22 <X> T_18_11.sp12_h_r_1
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (942 191)  (942 191)  routing T_18_11.sp12_v_b_20 <X> T_18_11.lc_trk_g3_4
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp12_v_b_20 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_19_11

 (0 0)  (982 176)  (982 176)  Negative Clock bit

 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 176)  (1012 176)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (47 0)  (1029 176)  (1029 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 177)  (1005 177)  routing T_19_11.sp4_v_b_18 <X> T_19_11.lc_trk_g0_2
 (24 1)  (1006 177)  (1006 177)  routing T_19_11.sp4_v_b_18 <X> T_19_11.lc_trk_g0_2
 (26 1)  (1008 177)  (1008 177)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 177)  (1013 177)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (40 1)  (1022 177)  (1022 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_1 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (987 180)  (987 180)  routing T_19_11.sp4_v_t_38 <X> T_19_11.sp4_h_r_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 180)  (1005 180)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g1_3
 (0 5)  (982 181)  (982 181)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 181)  (1003 181)  routing T_19_11.sp4_h_r_3 <X> T_19_11.lc_trk_g1_3
 (21 8)  (1003 184)  (1003 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 184)  (1005 184)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (21 9)  (1003 185)  (1003 185)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g2_3
 (8 11)  (990 187)  (990 187)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_42
 (9 11)  (991 187)  (991 187)  routing T_19_11.sp4_h_r_7 <X> T_19_11.sp4_v_t_42
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 190)  (987 190)  routing T_19_11.sp4_v_t_44 <X> T_19_11.sp4_h_l_44
 (14 14)  (996 190)  (996 190)  routing T_19_11.sp4_v_t_17 <X> T_19_11.lc_trk_g3_4
 (27 14)  (1009 190)  (1009 190)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (38 14)  (1020 190)  (1020 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (6 15)  (988 191)  (988 191)  routing T_19_11.sp4_v_t_44 <X> T_19_11.sp4_h_l_44
 (16 15)  (998 191)  (998 191)  routing T_19_11.sp4_v_t_17 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (1008 191)  (1008 191)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 191)  (1012 191)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 191)  (1018 191)  LC_7 Logic Functioning bit
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (38 15)  (1020 191)  (1020 191)  LC_7 Logic Functioning bit
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit
 (41 15)  (1023 191)  (1023 191)  LC_7 Logic Functioning bit
 (43 15)  (1025 191)  (1025 191)  LC_7 Logic Functioning bit
 (47 15)  (1029 191)  (1029 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_11

 (2 4)  (1038 180)  (1038 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_26_11

 (3 2)  (1351 178)  (1351 178)  routing T_26_11.sp12_v_t_23 <X> T_26_11.sp12_h_l_23


LogicTile_30_11

 (3 9)  (1567 185)  (1567 185)  routing T_30_11.sp12_h_l_22 <X> T_30_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_15_10

 (19 9)  (781 169)  (781 169)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_16_10

 (21 0)  (837 160)  (837 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 160)  (839 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (24 0)  (840 160)  (840 160)  routing T_16_10.sp4_h_r_11 <X> T_16_10.lc_trk_g0_3
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 160)  (851 160)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_0
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (47 0)  (863 160)  (863 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (830 161)  (830 161)  routing T_16_10.sp4_r_v_b_35 <X> T_16_10.lc_trk_g0_0
 (17 1)  (833 161)  (833 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 161)  (846 161)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_0
 (34 1)  (850 161)  (850 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_0
 (35 1)  (851 161)  (851 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 162)  (831 162)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (834 163)  (834 163)  routing T_16_10.top_op_5 <X> T_16_10.lc_trk_g0_5
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 164)  (846 164)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 164)  (851 164)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (14 5)  (830 165)  (830 165)  routing T_16_10.top_op_0 <X> T_16_10.lc_trk_g1_0
 (15 5)  (831 165)  (831 165)  routing T_16_10.top_op_0 <X> T_16_10.lc_trk_g1_0
 (17 5)  (833 165)  (833 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 165)  (848 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 165)  (849 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (34 5)  (850 165)  (850 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (35 5)  (851 165)  (851 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (52 5)  (868 165)  (868 165)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 168)  (839 168)  routing T_16_10.sp12_v_b_11 <X> T_16_10.lc_trk_g2_3
 (25 8)  (841 168)  (841 168)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 169)  (839 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (24 9)  (840 169)  (840 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (25 9)  (841 169)  (841 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (15 10)  (831 170)  (831 170)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g2_5
 (16 10)  (832 170)  (832 170)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g2_5
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (843 170)  (843 170)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 170)  (844 170)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 170)  (850 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (45 10)  (861 170)  (861 170)  LC_5 Logic Functioning bit
 (52 10)  (868 170)  (868 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (834 171)  (834 171)  routing T_16_10.sp4_h_l_16 <X> T_16_10.lc_trk_g2_5
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 171)  (844 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 171)  (846 171)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_h_r_27 <X> T_16_10.lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp4_h_r_27 <X> T_16_10.lc_trk_g3_3
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_h_r_27 <X> T_16_10.lc_trk_g3_3
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp12_v_b_23 <X> T_16_10.lc_trk_g3_7
 (21 15)  (837 175)  (837 175)  routing T_16_10.sp12_v_b_23 <X> T_16_10.lc_trk_g3_7


LogicTile_17_10

 (10 0)  (884 160)  (884 160)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_h_r_1
 (9 8)  (883 168)  (883 168)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_r_7
 (8 10)  (882 170)  (882 170)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_l_42
 (9 10)  (883 170)  (883 170)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_l_42
 (13 14)  (887 174)  (887 174)  routing T_17_10.sp4_v_b_11 <X> T_17_10.sp4_v_t_46


LogicTile_18_10

 (25 0)  (953 160)  (953 160)  routing T_18_10.sp4_h_l_7 <X> T_18_10.lc_trk_g0_2
 (13 1)  (941 161)  (941 161)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_r_2
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 161)  (951 161)  routing T_18_10.sp4_h_l_7 <X> T_18_10.lc_trk_g0_2
 (24 1)  (952 161)  (952 161)  routing T_18_10.sp4_h_l_7 <X> T_18_10.lc_trk_g0_2
 (25 1)  (953 161)  (953 161)  routing T_18_10.sp4_h_l_7 <X> T_18_10.lc_trk_g0_2
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 162)  (942 162)  routing T_18_10.sp4_h_l_1 <X> T_18_10.lc_trk_g0_4
 (15 3)  (943 163)  (943 163)  routing T_18_10.sp4_h_l_1 <X> T_18_10.lc_trk_g0_4
 (16 3)  (944 163)  (944 163)  routing T_18_10.sp4_h_l_1 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (931 164)  (931 164)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_r_0
 (26 4)  (954 164)  (954 164)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 164)  (955 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 164)  (956 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 164)  (958 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 164)  (959 164)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 164)  (963 164)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.input_2_2
 (40 4)  (968 164)  (968 164)  LC_2 Logic Functioning bit
 (41 4)  (969 164)  (969 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (52 4)  (980 164)  (980 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (929 165)  (929 165)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (27 5)  (955 165)  (955 165)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 165)  (960 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (5 6)  (933 166)  (933 166)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_l_38
 (12 6)  (940 166)  (940 166)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_h_l_40
 (15 6)  (943 166)  (943 166)  routing T_18_10.top_op_5 <X> T_18_10.lc_trk_g1_5
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (4 7)  (932 167)  (932 167)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_l_38
 (6 7)  (934 167)  (934 167)  routing T_18_10.sp4_v_t_44 <X> T_18_10.sp4_h_l_38
 (11 7)  (939 167)  (939 167)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_h_l_40
 (18 7)  (946 167)  (946 167)  routing T_18_10.top_op_5 <X> T_18_10.lc_trk_g1_5
 (15 10)  (943 170)  (943 170)  routing T_18_10.tnl_op_5 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (946 171)  (946 171)  routing T_18_10.tnl_op_5 <X> T_18_10.lc_trk_g2_5
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (942 175)  (942 175)  routing T_18_10.sp4_r_v_b_44 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_10

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 165)  (982 165)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (21 10)  (1003 170)  (1003 170)  routing T_19_10.sp4_v_t_18 <X> T_19_10.lc_trk_g2_7
 (22 10)  (1004 170)  (1004 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 170)  (1005 170)  routing T_19_10.sp4_v_t_18 <X> T_19_10.lc_trk_g2_7
 (22 11)  (1004 171)  (1004 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 171)  (1005 171)  routing T_19_10.sp4_v_b_46 <X> T_19_10.lc_trk_g2_6
 (24 11)  (1006 171)  (1006 171)  routing T_19_10.sp4_v_b_46 <X> T_19_10.lc_trk_g2_6
 (15 12)  (997 172)  (997 172)  routing T_19_10.sp4_v_t_28 <X> T_19_10.lc_trk_g3_1
 (16 12)  (998 172)  (998 172)  routing T_19_10.sp4_v_t_28 <X> T_19_10.lc_trk_g3_1
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (982 174)  (982 174)  routing T_19_10.glb_netwk_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 174)  (1008 174)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 174)  (1010 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 174)  (1013 174)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 174)  (1015 174)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (43 14)  (1025 174)  (1025 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 175)  (1013 175)  routing T_19_10.lc_trk_g2_6 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 175)  (1018 175)  LC_7 Logic Functioning bit
 (38 15)  (1020 175)  (1020 175)  LC_7 Logic Functioning bit
 (40 15)  (1022 175)  (1022 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit
 (47 15)  (1029 175)  (1029 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_10

 (31 0)  (1067 160)  (1067 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 160)  (1069 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 160)  (1072 160)  LC_0 Logic Functioning bit
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (39 0)  (1075 160)  (1075 160)  LC_0 Logic Functioning bit
 (45 0)  (1081 160)  (1081 160)  LC_0 Logic Functioning bit
 (47 0)  (1083 160)  (1083 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1072 161)  (1072 161)  LC_0 Logic Functioning bit
 (37 1)  (1073 161)  (1073 161)  LC_0 Logic Functioning bit
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (39 1)  (1075 161)  (1075 161)  LC_0 Logic Functioning bit
 (44 1)  (1080 161)  (1080 161)  LC_0 Logic Functioning bit
 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1068 164)  (1068 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 164)  (1069 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 164)  (1070 164)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (37 4)  (1073 164)  (1073 164)  LC_2 Logic Functioning bit
 (38 4)  (1074 164)  (1074 164)  LC_2 Logic Functioning bit
 (39 4)  (1075 164)  (1075 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (31 5)  (1067 165)  (1067 165)  routing T_20_10.lc_trk_g3_2 <X> T_20_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 165)  (1072 165)  LC_2 Logic Functioning bit
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (38 5)  (1074 165)  (1074 165)  LC_2 Logic Functioning bit
 (39 5)  (1075 165)  (1075 165)  LC_2 Logic Functioning bit
 (44 5)  (1080 165)  (1080 165)  LC_2 Logic Functioning bit
 (46 5)  (1082 165)  (1082 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 13)  (1058 173)  (1058 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 173)  (1059 173)  routing T_20_10.sp4_h_l_15 <X> T_20_10.lc_trk_g3_2
 (24 13)  (1060 173)  (1060 173)  routing T_20_10.sp4_h_l_15 <X> T_20_10.lc_trk_g3_2
 (25 13)  (1061 173)  (1061 173)  routing T_20_10.sp4_h_l_15 <X> T_20_10.lc_trk_g3_2
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 174)  (1050 174)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (15 15)  (1051 175)  (1051 175)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (16 15)  (1052 175)  (1052 175)  routing T_20_10.sp4_h_r_36 <X> T_20_10.lc_trk_g3_4
 (17 15)  (1053 175)  (1053 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_22_10

 (2 12)  (1146 172)  (1146 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_10

 (8 5)  (1260 165)  (1260 165)  routing T_24_10.sp4_h_l_41 <X> T_24_10.sp4_v_b_4
 (9 5)  (1261 165)  (1261 165)  routing T_24_10.sp4_h_l_41 <X> T_24_10.sp4_v_b_4


RAM_Tile_25_10

 (8 8)  (1314 168)  (1314 168)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_h_r_7
 (10 8)  (1316 168)  (1316 168)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_h_r_7


LogicTile_26_10

 (2 8)  (1350 168)  (1350 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_10

 (3 1)  (1459 161)  (1459 161)  routing T_28_10.sp12_h_l_23 <X> T_28_10.sp12_v_b_0


LogicTile_29_10

 (8 9)  (1518 169)  (1518 169)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_7
 (9 9)  (1519 169)  (1519 169)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_7
 (4 12)  (1514 172)  (1514 172)  routing T_29_10.sp4_h_l_44 <X> T_29_10.sp4_v_b_9
 (5 13)  (1515 173)  (1515 173)  routing T_29_10.sp4_h_l_44 <X> T_29_10.sp4_v_b_9


LogicTile_30_10

 (13 13)  (1577 173)  (1577 173)  routing T_30_10.sp4_v_t_43 <X> T_30_10.sp4_h_r_11


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (6 2)  (1732 162)  (1732 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 162)  (1734 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 8)  (769 152)  (769 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (19 11)  (1637 155)  (1637 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8

 (3 8)  (237 136)  (237 136)  routing T_5_8.sp12_h_r_1 <X> T_5_8.sp12_v_b_1
 (3 9)  (237 137)  (237 137)  routing T_5_8.sp12_h_r_1 <X> T_5_8.sp12_v_b_1


LogicTile_6_8

 (11 4)  (299 132)  (299 132)  routing T_6_8.sp4_h_r_0 <X> T_6_8.sp4_v_b_5


LogicTile_7_8

 (7 15)  (349 143)  (349 143)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (5 2)  (497 130)  (497 130)  routing T_10_8.sp4_h_r_9 <X> T_10_8.sp4_h_l_37
 (4 3)  (496 131)  (496 131)  routing T_10_8.sp4_h_r_9 <X> T_10_8.sp4_h_l_37


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (5 14)  (713 142)  (713 142)  routing T_14_8.sp4_v_t_44 <X> T_14_8.sp4_h_l_44
 (6 15)  (714 143)  (714 143)  routing T_14_8.sp4_v_t_44 <X> T_14_8.sp4_h_l_44


LogicTile_15_8



LogicTile_16_8

 (3 0)  (819 128)  (819 128)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_v_b_0
 (3 8)  (819 136)  (819 136)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_v_b_1


LogicTile_17_8

 (3 0)  (877 128)  (877 128)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_v_b_0
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (1 2)  (875 130)  (875 130)  routing T_17_8.glb_netwk_6 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (906 132)  (906 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 132)  (907 132)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 132)  (908 132)  routing T_17_8.lc_trk_g3_0 <X> T_17_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 132)  (910 132)  LC_2 Logic Functioning bit
 (37 4)  (911 132)  (911 132)  LC_2 Logic Functioning bit
 (38 4)  (912 132)  (912 132)  LC_2 Logic Functioning bit
 (39 4)  (913 132)  (913 132)  LC_2 Logic Functioning bit
 (45 4)  (919 132)  (919 132)  LC_2 Logic Functioning bit
 (36 5)  (910 133)  (910 133)  LC_2 Logic Functioning bit
 (37 5)  (911 133)  (911 133)  LC_2 Logic Functioning bit
 (38 5)  (912 133)  (912 133)  LC_2 Logic Functioning bit
 (39 5)  (913 133)  (913 133)  LC_2 Logic Functioning bit
 (44 5)  (918 133)  (918 133)  LC_2 Logic Functioning bit
 (46 5)  (920 133)  (920 133)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 10)  (877 138)  (877 138)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_h_l_22
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (888 141)  (888 141)  routing T_17_8.sp12_v_b_16 <X> T_17_8.lc_trk_g3_0
 (16 13)  (890 141)  (890 141)  routing T_17_8.sp12_v_b_16 <X> T_17_8.lc_trk_g3_0
 (17 13)  (891 141)  (891 141)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (874 142)  (874 142)  routing T_17_8.glb_netwk_4 <X> T_17_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 142)  (875 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_8

 (3 4)  (931 132)  (931 132)  routing T_18_8.sp12_v_t_23 <X> T_18_8.sp12_h_r_0


LogicTile_19_8

 (0 2)  (982 130)  (982 130)  routing T_19_8.glb_netwk_6 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (1 2)  (983 130)  (983 130)  routing T_19_8.glb_netwk_6 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 2)  (984 130)  (984 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 7)  (1004 135)  (1004 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 135)  (1005 135)  routing T_19_8.sp4_h_r_6 <X> T_19_8.lc_trk_g1_6
 (24 7)  (1006 135)  (1006 135)  routing T_19_8.sp4_h_r_6 <X> T_19_8.lc_trk_g1_6
 (25 7)  (1007 135)  (1007 135)  routing T_19_8.sp4_h_r_6 <X> T_19_8.lc_trk_g1_6
 (31 8)  (1013 136)  (1013 136)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 136)  (1014 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 136)  (1016 136)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 136)  (1018 136)  LC_4 Logic Functioning bit
 (37 8)  (1019 136)  (1019 136)  LC_4 Logic Functioning bit
 (38 8)  (1020 136)  (1020 136)  LC_4 Logic Functioning bit
 (39 8)  (1021 136)  (1021 136)  LC_4 Logic Functioning bit
 (45 8)  (1027 136)  (1027 136)  LC_4 Logic Functioning bit
 (47 8)  (1029 136)  (1029 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (986 137)  (986 137)  routing T_19_8.sp4_v_t_36 <X> T_19_8.sp4_h_r_6
 (31 9)  (1013 137)  (1013 137)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 137)  (1018 137)  LC_4 Logic Functioning bit
 (37 9)  (1019 137)  (1019 137)  LC_4 Logic Functioning bit
 (38 9)  (1020 137)  (1020 137)  LC_4 Logic Functioning bit
 (39 9)  (1021 137)  (1021 137)  LC_4 Logic Functioning bit
 (44 9)  (1026 137)  (1026 137)  LC_4 Logic Functioning bit
 (8 11)  (990 139)  (990 139)  routing T_19_8.sp4_h_r_7 <X> T_19_8.sp4_v_t_42
 (9 11)  (991 139)  (991 139)  routing T_19_8.sp4_h_r_7 <X> T_19_8.sp4_v_t_42
 (7 13)  (989 141)  (989 141)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (982 142)  (982 142)  routing T_19_8.glb_netwk_4 <X> T_19_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 142)  (983 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (989 143)  (989 143)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (991 143)  (991 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47
 (10 15)  (992 143)  (992 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47


LogicTile_20_8

 (2 4)  (1038 132)  (1038 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_21_8

 (8 4)  (1098 132)  (1098 132)  routing T_21_8.sp4_h_l_41 <X> T_21_8.sp4_h_r_4


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (8 13)  (1314 141)  (1314 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (9 13)  (1315 141)  (1315 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10
 (10 13)  (1316 141)  (1316 141)  routing T_25_8.sp4_h_l_41 <X> T_25_8.sp4_v_b_10


LogicTile_26_8

 (3 2)  (1351 130)  (1351 130)  routing T_26_8.sp12_v_t_23 <X> T_26_8.sp12_h_l_23
 (2 8)  (1350 136)  (1350 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 12)  (1514 140)  (1514 140)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_v_b_9
 (5 13)  (1515 141)  (1515 141)  routing T_29_8.sp4_h_l_44 <X> T_29_8.sp4_v_b_9


LogicTile_30_8



LogicTile_31_8

 (3 1)  (1621 129)  (1621 129)  routing T_31_8.sp12_h_l_23 <X> T_31_8.sp12_v_b_0


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_vert_t_15 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (6 0)  (186 112)  (186 112)  routing T_4_7.sp4_h_r_7 <X> T_4_7.sp4_v_b_0


LogicTile_7_7

 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (343 119)  (343 119)  routing T_7_7.glb_netwk_6 <X> T_7_7.glb2local_0
 (31 10)  (373 122)  (373 122)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 122)  (374 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (382 122)  (382 122)  LC_5 Logic Functioning bit
 (41 10)  (383 122)  (383 122)  LC_5 Logic Functioning bit
 (42 10)  (384 122)  (384 122)  LC_5 Logic Functioning bit
 (43 10)  (385 122)  (385 122)  LC_5 Logic Functioning bit
 (40 11)  (382 123)  (382 123)  LC_5 Logic Functioning bit
 (41 11)  (383 123)  (383 123)  LC_5 Logic Functioning bit
 (42 11)  (384 123)  (384 123)  LC_5 Logic Functioning bit
 (43 11)  (385 123)  (385 123)  LC_5 Logic Functioning bit
 (47 11)  (389 123)  (389 123)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42


LogicTile_11_7

 (11 8)  (557 120)  (557 120)  routing T_11_7.sp4_h_r_3 <X> T_11_7.sp4_v_b_8


LogicTile_15_7

 (5 6)  (767 118)  (767 118)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38
 (4 7)  (766 119)  (766 119)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38
 (6 7)  (768 119)  (768 119)  routing T_15_7.sp4_v_t_44 <X> T_15_7.sp4_h_l_38


LogicTile_17_7

 (4 2)  (878 114)  (878 114)  routing T_17_7.sp4_v_b_4 <X> T_17_7.sp4_v_t_37
 (6 2)  (880 114)  (880 114)  routing T_17_7.sp4_v_b_4 <X> T_17_7.sp4_v_t_37


LogicTile_32_7

 (19 9)  (1691 121)  (1691 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_6

 (19 10)  (673 106)  (673 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23
 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_6

 (3 12)  (819 108)  (819 108)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_h_r_1


LogicTile_17_6

 (10 12)  (884 108)  (884 108)  routing T_17_6.sp4_v_t_40 <X> T_17_6.sp4_h_r_10
 (12 15)  (886 111)  (886 111)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_46


LogicTile_19_6

 (19 14)  (1001 110)  (1001 110)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_21_6

 (8 12)  (1098 108)  (1098 108)  routing T_21_6.sp4_h_l_47 <X> T_21_6.sp4_h_r_10


LogicTile_22_6

 (13 0)  (1157 96)  (1157 96)  routing T_22_6.sp4_h_l_39 <X> T_22_6.sp4_v_b_2
 (12 1)  (1156 97)  (1156 97)  routing T_22_6.sp4_h_l_39 <X> T_22_6.sp4_v_b_2


LogicTile_24_6

 (8 9)  (1260 105)  (1260 105)  routing T_24_6.sp4_v_t_41 <X> T_24_6.sp4_v_b_7
 (10 9)  (1262 105)  (1262 105)  routing T_24_6.sp4_v_t_41 <X> T_24_6.sp4_v_b_7


RAM_Tile_25_6

 (8 12)  (1314 108)  (1314 108)  routing T_25_6.sp4_h_l_47 <X> T_25_6.sp4_h_r_10


LogicTile_29_6

 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_v_t_42 <X> T_29_6.sp4_h_r_0
 (5 12)  (1515 108)  (1515 108)  routing T_29_6.sp4_v_t_44 <X> T_29_6.sp4_h_r_9
 (8 13)  (1518 109)  (1518 109)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_v_b_10
 (9 13)  (1519 109)  (1519 109)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_v_b_10


LogicTile_31_6

 (10 4)  (1628 100)  (1628 100)  routing T_31_6.sp4_v_t_46 <X> T_31_6.sp4_h_r_4


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g0_4
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g0_4
 (6 5)  (1732 101)  (1732 101)  routing T_33_6.span4_horz_44 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


LogicTile_13_5

 (3 4)  (657 84)  (657 84)  routing T_13_5.sp12_v_t_23 <X> T_13_5.sp12_h_r_0


LogicTile_16_5

 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_l_23 <X> T_16_5.sp12_v_t_23


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23
 (3 12)  (931 92)  (931 92)  routing T_18_5.sp12_v_t_22 <X> T_18_5.sp12_h_r_1


LogicTile_23_5

 (2 12)  (1200 92)  (1200 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_5

 (11 4)  (1359 84)  (1359 84)  routing T_26_5.sp4_h_l_46 <X> T_26_5.sp4_v_b_5
 (13 4)  (1361 84)  (1361 84)  routing T_26_5.sp4_h_l_46 <X> T_26_5.sp4_v_b_5
 (12 5)  (1360 85)  (1360 85)  routing T_26_5.sp4_h_l_46 <X> T_26_5.sp4_v_b_5


LogicTile_27_5

 (2 10)  (1404 90)  (1404 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_30_5

 (11 0)  (1575 80)  (1575 80)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (13 0)  (1577 80)  (1577 80)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (12 1)  (1576 81)  (1576 81)  routing T_30_5.sp4_h_l_45 <X> T_30_5.sp4_v_b_2
 (19 7)  (1583 87)  (1583 87)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (9 1)  (297 65)  (297 65)  routing T_6_4.sp4_v_t_40 <X> T_6_4.sp4_v_b_1
 (10 1)  (298 65)  (298 65)  routing T_6_4.sp4_v_t_40 <X> T_6_4.sp4_v_b_1
 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0


LogicTile_16_4

 (2 8)  (818 72)  (818 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 11)  (835 75)  (835 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_19_4

 (11 2)  (993 66)  (993 66)  routing T_19_4.sp4_h_l_44 <X> T_19_4.sp4_v_t_39


RAM_Tile_25_4

 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6
 (6 8)  (1312 72)  (1312 72)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_v_b_6


LogicTile_29_4

 (13 1)  (1523 65)  (1523 65)  routing T_29_4.sp4_v_t_44 <X> T_29_4.sp4_h_r_2


LogicTile_32_4

 (13 1)  (1685 65)  (1685 65)  routing T_32_4.sp4_v_t_44 <X> T_32_4.sp4_h_r_2


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (4 10)  (1730 74)  (1730 74)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g1_2
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (6 11)  (1732 75)  (1732 75)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g1_2
 (7 11)  (1733 75)  (1733 75)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


LogicTile_11_3

 (13 8)  (559 56)  (559 56)  routing T_11_3.sp4_v_t_45 <X> T_11_3.sp4_v_b_8


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_13_3

 (8 1)  (662 49)  (662 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (10 1)  (664 49)  (664 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1


LogicTile_16_3

 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_17_3

 (9 7)  (883 55)  (883 55)  routing T_17_3.sp4_v_b_8 <X> T_17_3.sp4_v_t_41
 (10 7)  (884 55)  (884 55)  routing T_17_3.sp4_v_b_8 <X> T_17_3.sp4_v_t_41


LogicTile_21_3

 (1 3)  (1091 51)  (1091 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_3

 (8 5)  (1260 53)  (1260 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4
 (9 5)  (1261 53)  (1261 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (4 14)  (1730 62)  (1730 62)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_5_2

 (19 7)  (253 39)  (253 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_22_2

 (9 13)  (1153 45)  (1153 45)  routing T_22_2.sp4_v_t_39 <X> T_22_2.sp4_v_b_10
 (10 13)  (1154 45)  (1154 45)  routing T_22_2.sp4_v_t_39 <X> T_22_2.sp4_v_b_10


LogicTile_24_2

 (8 13)  (1260 45)  (1260 45)  routing T_24_2.sp4_v_t_42 <X> T_24_2.sp4_v_b_10
 (10 13)  (1262 45)  (1262 45)  routing T_24_2.sp4_v_t_42 <X> T_24_2.sp4_v_b_10


LogicTile_26_2

 (2 14)  (1350 46)  (1350 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_2

 (4 9)  (1514 41)  (1514 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6
 (6 9)  (1516 41)  (1516 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6
 (9 12)  (1519 44)  (1519 44)  routing T_29_2.sp4_v_t_47 <X> T_29_2.sp4_h_r_10


LogicTile_30_2

 (4 1)  (1568 33)  (1568 33)  routing T_30_2.sp4_v_t_42 <X> T_30_2.sp4_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_24 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (6 6)  (1732 38)  (1732 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 38)  (1734 38)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g0_7
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 44)  (1738 44)  routing T_33_2.span4_horz_43 <X> T_33_2.span4_vert_t_15
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_14_1

 (3 4)  (711 20)  (711 20)  routing T_14_1.sp12_v_t_23 <X> T_14_1.sp12_h_r_0


LogicTile_16_1

 (19 6)  (835 22)  (835 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (9 9)  (825 25)  (825 25)  routing T_16_1.sp4_v_t_46 <X> T_16_1.sp4_v_b_7
 (10 9)  (826 25)  (826 25)  routing T_16_1.sp4_v_t_46 <X> T_16_1.sp4_v_b_7


LogicTile_17_1

 (19 6)  (893 22)  (893 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_22_1

 (2 8)  (1146 24)  (1146 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_1

 (11 5)  (1317 21)  (1317 21)  routing T_25_1.sp4_h_l_44 <X> T_25_1.sp4_h_r_5
 (13 5)  (1319 21)  (1319 21)  routing T_25_1.sp4_h_l_44 <X> T_25_1.sp4_h_r_5


LogicTile_26_1

 (9 1)  (1357 17)  (1357 17)  routing T_26_1.sp4_v_t_40 <X> T_26_1.sp4_v_b_1
 (10 1)  (1358 17)  (1358 17)  routing T_26_1.sp4_v_t_40 <X> T_26_1.sp4_v_b_1


LogicTile_29_1

 (13 4)  (1523 20)  (1523 20)  routing T_29_1.sp4_h_l_40 <X> T_29_1.sp4_v_b_5
 (12 5)  (1522 21)  (1522 21)  routing T_29_1.sp4_h_l_40 <X> T_29_1.sp4_v_b_5


LogicTile_30_1

 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_v_t_39 <X> T_30_1.sp4_h_r_7


LogicTile_31_1

 (19 6)  (1637 22)  (1637 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_horz_31 <X> T_33_1.lc_trk_g0_7
 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_31 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_horz_31 <X> T_33_1.lc_trk_g0_7
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (269 13)  (269 13)  routing T_5_0.span4_vert_31 <X> T_5_0.span4_horz_r_1
 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (4 5)  (304 10)  (304 10)  routing T_6_0.span4_horz_r_4 <X> T_6_0.lc_trk_g0_4
 (5 5)  (305 10)  (305 10)  routing T_6_0.span4_horz_r_4 <X> T_6_0.lc_trk_g0_4
 (7 5)  (307 10)  (307 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g0_4 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (304 3)  (304 3)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (5 13)  (305 2)  (305 2)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (6 13)  (306 2)  (306 2)  routing T_6_0.span4_vert_36 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 12)  (413 3)  (413 3)  routing T_8_0.span4_horz_r_13 <X> T_8_0.lc_trk_g1_5
 (7 12)  (415 3)  (415 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (416 3)  (416 3)  routing T_8_0.span4_horz_r_13 <X> T_8_0.lc_trk_g1_5


IO_Tile_9_0

 (11 0)  (471 15)  (471 15)  routing T_9_0.span4_horz_r_0 <X> T_9_0.span4_horz_l_12
 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (562 7)  (562 7)  routing T_11_0.span4_vert_32 <X> T_11_0.lc_trk_g1_0
 (5 9)  (563 6)  (563 6)  routing T_11_0.span4_vert_32 <X> T_11_0.lc_trk_g1_0
 (6 9)  (564 6)  (564 6)  routing T_11_0.span4_vert_32 <X> T_11_0.lc_trk_g1_0
 (7 9)  (565 6)  (565 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_0 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (5 2)  (617 12)  (617 12)  routing T_12_0.span4_horz_r_3 <X> T_12_0.lc_trk_g0_3
 (7 2)  (619 12)  (619 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (620 13)  (620 13)  routing T_12_0.span4_horz_r_3 <X> T_12_0.lc_trk_g0_3
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (616 9)  (616 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (6 7)  (618 9)  (618 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_3 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (12 0)  (688 15)  (688 15)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_l_12
 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (5 4)  (779 11)  (779 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (11 2)  (849 12)  (849 12)  routing T_16_0.span4_vert_7 <X> T_16_0.span4_horz_l_13
 (12 2)  (850 12)  (850 12)  routing T_16_0.span4_vert_7 <X> T_16_0.span4_horz_l_13
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_14 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (11 12)  (849 3)  (849 3)  routing T_16_0.span4_vert_19 <X> T_16_0.span4_horz_l_15
 (12 12)  (850 3)  (850 3)  routing T_16_0.span4_vert_19 <X> T_16_0.span4_horz_l_15
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (2 1)  (900 14)  (900 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (13 13)  (909 2)  (909 2)  routing T_17_0.span4_vert_19 <X> T_17_0.span4_horz_r_3
 (14 13)  (910 2)  (910 2)  routing T_17_0.span4_vert_19 <X> T_17_0.span4_horz_r_3


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_horz_r_15 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_horz_r_15 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (4 5)  (1268 10)  (1268 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1269 8)  (1269 8)  routing T_24_0.span4_vert_23 <X> T_24_0.lc_trk_g0_7
 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_23 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (13 1)  (1383 14)  (1383 14)  routing T_26_0.span4_vert_1 <X> T_26_0.span4_horz_r_0
 (14 1)  (1384 14)  (1384 14)  routing T_26_0.span4_vert_1 <X> T_26_0.span4_horz_r_0
 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_3 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (6 10)  (1474 4)  (1474 4)  routing T_28_0.span12_vert_19 <X> T_28_0.lc_trk_g1_3
 (7 10)  (1475 4)  (1475 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (8 11)  (1476 5)  (1476 5)  routing T_28_0.span12_vert_19 <X> T_28_0.lc_trk_g1_3


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (4 4)  (1526 11)  (1526 11)  routing T_29_0.span4_horz_r_12 <X> T_29_0.lc_trk_g0_4
 (6 4)  (1528 11)  (1528 11)  routing T_29_0.span4_vert_5 <X> T_29_0.lc_trk_g0_5
 (7 4)  (1529 11)  (1529 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (1530 11)  (1530 11)  routing T_29_0.span4_vert_5 <X> T_29_0.lc_trk_g0_5
 (5 5)  (1527 10)  (1527 10)  routing T_29_0.span4_horz_r_12 <X> T_29_0.lc_trk_g0_4
 (7 5)  (1529 10)  (1529 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g0_4 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_5 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1653 2)  (1653 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3
 (14 13)  (1654 2)  (1654 2)  routing T_31_0.span4_vert_19 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


