<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='71' type='318'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='71'>// Convert 8-byte value to 8-bit predicate register. [*]</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='895' c='_ZN4llvm19HexagonDAGToDAGISel6SelectEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1649' c='_ZNK4llvm21HexagonTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2297' u='r' c='_ZNK4llvm21HexagonTargetLowering13extractVectorENS_7SDValueES1_RKNS_5SDLocENS_3MVTES5_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2368' u='r' c='_ZNK4llvm21HexagonTargetLowering12insertVectorENS_7SDValueES1_S1_RKNS_5SDLocENS_3MVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2537' u='r' c='_ZNK4llvm21HexagonTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE'/>
