INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'pll1' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'pll1'...
WARNING:sim - A core named 'pll1' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'pll1'...
Delivering associated files for 'pll1'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'pll1'...
Delivered 3 files into directory C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1
Delivered 1 file into directory C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'pll1'...
Generating ISE project...
XCO file found: pll1.xco
XMDF file found: pll1_xmdf.tcl
Adding C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1.asy -view all -origin_type
imported
Adding C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1.ucf -view all -origin_type
created
Adding C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/shjiang/Desktop/Xilinx
   Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/shjiang/Desktop/Xilinx
Projects/OV5640_SDRAM_VGA/ipcore_dir/tmp/_cg/pll1.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pll1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pll1'.
