/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl  -osyn  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.srs"  -top  cic  -hdllog  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/CIC_First_Implementation_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I "/home/user/SDR-HLS/New Modules/MyCIC"  -I "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/"  -I /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib   -v2001  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -encrypt  -pro  -dmgen  "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv"  -jobname  "compiler" 
relcom:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl -osyn "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synwork/CIC_First_Implementation_comp.srs" -top cic -hdllog "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/synlog/CIC_First_Implementation_compiler.srr" -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -lattice -I "/home/user/SDR-HLS/New Modules/MyCIC" -I "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/" -I ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib -v2001 -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v -devicelib ../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v -encrypt -pro -dmgen "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/comb.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/decimator.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/integrator.sv" -lib work -fsysv "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation/source/cic.sv" -jobname "compiler"
rc:0 success:1 runtime:1
file:../synwork/CIC_First_Implementation_comp.srs|io:o|time:1716716710|size:1760|exec:0|csum:
file:../synlog/CIC_First_Implementation_compiler.srr|io:o|time:1716716710|size:23104|exec:0|csum:
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v|io:i|time:1691686808|size:87869|exec:0|csum:47AE03E6BBE19DB3AAEE31C380B909AC
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v|io:i|time:1691686809|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../source/comb.sv|io:i|time:1716716607|size:947|exec:0|csum:9340BFFF405ED4AB187E7525543AB608
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../source/decimator.sv|io:i|time:1713571723|size:963|exec:0|csum:4E8EC359AD717A506B67FC6B3AE81DBB
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../source/integrator.sv|io:i|time:1713518744|size:1135|exec:0|csum:E410A8724529372306B4D2300921566B
file:./-fsysv|io:i|time:0|size:-1|exec:0|csum:
file:../source/cic.sv|io:i|time:1716716705|size:2255|exec:0|csum:735FDCB8E849122CBDD6B275A61DE7F1
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/c_hdl|io:i|time:1691686799|size:10820456|exec:1|csum:294DA3FDD619E830FE9D36956B23B641
file:../../../../../FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/bin/c_hdl|io:i|time:1691686326|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
