# Reading pref.tcl
# do lab05_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying D:/engn1640/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab05.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:51:34 on Mar 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab05.vo 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 00:51:36 on Mar 25,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:01 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:52:01 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:01 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 00:52:02 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:02 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 00:52:02 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:02 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v 
# -- Compiling module factorial
# 
# Top level modules:
# 	factorial
# End time: 00:52:02 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:03 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial_bb.v 
# -- Compiling module factorial
# 
# Top level modules:
# 	factorial
# End time: 00:52:03 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:03 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 00:52:03 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:03 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 00:52:04 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:04 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 00:52:04 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:04 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram_bb.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 00:52:05 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:05 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v 
# -- Compiling module load_rom
# 
# Top level modules:
# 	load_rom
# End time: 00:52:05 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:05 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_bb.v 
# -- Compiling module load_rom
# 
# Top level modules:
# 	load_rom
# End time: 00:52:06 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_inst.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:06 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_inst.v 
# ** Error: (vlog-13069) D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_inst.v(1): near "load_rom_inst": syntax error, unexpected IDENTIFIER.
# ** Error: D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom_inst.v(1): (vlog-13205) Syntax error found in the scope following 'load_rom'. Is there a missing '::'?
# End time: 00:52:06 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:06 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v 
# -- Compiling module pll_lab5
# 
# Top level modules:
# 	pll_lab5
# End time: 00:52:07 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:07 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v 
# -- Compiling module prog2_line
# 
# Top level modules:
# 	prog2_line
# End time: 00:52:07 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:07 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line_bb.v 
# -- Compiling module prog2_line
# 
# Top level modules:
# 	prog2_line
# End time: 00:52:07 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:08 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:52:08 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:08 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v 
# -- Compiling module rom_branch
# 
# Top level modules:
# 	rom_branch
# End time: 00:52:08 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:09 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch_bb.v 
# -- Compiling module rom_branch
# 
# Top level modules:
# 	rom_branch
# End time: 00:52:09 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:09 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v 
# -- Compiling module rom_jal
# 
# Top level modules:
# 	rom_jal
# End time: 00:52:09 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:09 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal_bb.v 
# -- Compiling module rom_jal
# 
# Top level modules:
# 	rom_jal
# End time: 00:52:10 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:10 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 00:52:10 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:10 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5_bb.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 00:52:11 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:11 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 00:52:11 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:11 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2_bb.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 00:52:12 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:32 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v 
# -- Compiling module alu_control_tb
# 
# Top level modules:
# 	alu_control_tb
# End time: 00:52:32 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:32 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 00:52:33 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:33 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 00:52:33 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:33 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v 
# -- Compiling module imm_gen_test
# 
# Top level modules:
# 	imm_gen_test
# End time: 00:52:33 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:34 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 00:52:34 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:34 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# ** Error: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v(47): (vlog-2730) Undefined variable: 'outclk_0'.
# ** Error: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v(1): (vlog-13294) Identifier must be declared with a port mode: run.
# End time: 00:52:34 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:34 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab5_prog2_test
# 
# Top level modules:
# 	lab5_prog2_test
# End time: 00:52:35 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:35 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 00:52:35 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:35 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v 
# -- Compiling module reg_file_test
# 
# Top level modules:
# 	reg_file_test
# End time: 00:52:36 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:46 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v 
# -- Compiling module alu_control_tb
# 
# Top level modules:
# 	alu_control_tb
# End time: 00:53:46 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:46 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 00:53:46 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:46 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 00:53:47 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:47 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v 
# -- Compiling module imm_gen_test
# 
# Top level modules:
# 	imm_gen_test
# End time: 00:53:47 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:47 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 00:53:48 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:48 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# ** Error: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v(1): (vlog-13294) Identifier must be declared with a port mode: run.
# End time: 00:53:48 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:48 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab5_prog2_test
# 
# Top level modules:
# 	lab5_prog2_test
# End time: 00:53:49 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:49 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 00:53:49 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:49 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v 
# -- Compiling module reg_file_test
# 
# Top level modules:
# 	reg_file_test
# End time: 00:53:50 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:54:38 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 00:54:39 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.jal_tb
# vsim work.jal_tb 
# Start time: 00:54:57 on Mar 25,2021
# Loading work.jal_tb
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
add wave -position insertpoint  \
sim:/jal_tb/CLOCK_50 \
sim:/jal_tb/instr \
sim:/jal_tb/PC \
sim:/jal_tb/PC_next \
sim:/jal_tb/PC_plus \
sim:/jal_tb/run \
sim:/jal_tb/Y
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlft307jaz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft307jaz
run -all
#                  100 PC=xxx PC_next=xxx PC_plus=xxx Y=00000005 instr=00500293 run=1
#                  200 PC=xxx PC_next=xxx PC_plus=xxx Y=00000005 instr=00500293 run=1
#                  300 PC=xxx PC_next=xxx PC_plus=xxx Y=00000000 instr=00c000ef run=1
#                  400 PC=xxx PC_next=xxx PC_plus=xxx Y=0000000c instr=00102623 run=1
#                  500 PC=xxx PC_next=xxx PC_plus=xxx Y=00000004 instr=00502223 run=1
#                  600 PC=xxx PC_next=xxx PC_plus=xxx Y=00000004 instr=00402203 run=1
#                  700 PC=xxx PC_next=xxx PC_plus=xxx Y=00000008 instr=00402423 run=1
#                  800 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00008067 run=1
#                  900 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00900113 run=1
#                 1000 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00102023 run=1
#                 1100 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
#                  100 PC=xxx PC_next=xxx PC_plus=xxx Y=00000005 instr=00500293 run=1
#                  200 PC=xxx PC_next=xxx PC_plus=xxx Y=00000005 instr=00500293 run=1
#                  300 PC=xxx PC_next=xxx PC_plus=xxx Y=00000000 instr=00c000ef run=1
#                  400 PC=xxx PC_next=xxx PC_plus=xxx Y=0000000c instr=00102623 run=1
#                  500 PC=xxx PC_next=xxx PC_plus=xxx Y=00000004 instr=00502223 run=1
#                  600 PC=xxx PC_next=xxx PC_plus=xxx Y=00000004 instr=00402203 run=1
#                  700 PC=xxx PC_next=xxx PC_plus=xxx Y=00000008 instr=00402423 run=1
#                  800 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00008067 run=1
#                  900 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00900113 run=1
#                 1000 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=00102023 run=1
#                 1100 PC=xxx PC_next=xxx PC_plus=xxx Y=xxxxxxxx instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:57:08 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 00:57:08 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=008 PC_plus=028 Y=00000008 instr=00008067 run=1
#                  900 PC=008 PC_next=00c PC_plus=00c Y=0000002d instr=00900113 run=1
#                 1000 PC=00c PC_next=010 PC_plus=010 Y=00000024 instr=00102023 run=1
#                 1100 PC=010 PC_next=014 PC_plus=014 Y=00000048 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:01:21 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:01:21 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=008 PC_plus=028 Y=00000008 instr=00008067 run=1
#                  900 PC=008 PC_next=00c PC_plus=00c Y=0000002d instr=00900113 run=1
#                 1000 PC=00c PC_next=010 PC_plus=010 Y=00000024 instr=00102023 run=1
#                 1100 PC=010 PC_next=014 PC_plus=014 Y=00000048 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:02:13 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:02:13 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=008 PC_plus=028 Y=00000008 instr=00008067 run=1
#                  900 PC=008 PC_next=00c PC_plus=00c Y=0000002d instr=00900113 run=1
#                 1000 PC=00c PC_next=010 PC_plus=010 Y=00000024 instr=00102023 run=1
#                 1100 PC=010 PC_next=014 PC_plus=014 Y=00000048 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:03:01 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:03:01 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=008 PC_plus=028 Y=00000008 instr=00008067 run=1
#                  900 PC=008 PC_next=00c PC_plus=00c Y=0000002d instr=00900113 run=1
#                 1000 PC=00c PC_next=010 PC_plus=010 Y=00000024 instr=00102023 run=1
#                 1100 PC=010 PC_next=014 PC_plus=014 Y=00000048 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:54 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:11:54 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=008 PC_plus=028 Y=00000008 instr=00008067 run=1
#                  900 PC=008 PC_next=00c PC_plus=00c Y=0000002d instr=00900113 run=1
#                 1000 PC=00c PC_next=010 PC_plus=010 Y=00000024 instr=00102023 run=1
#                 1100 PC=010 PC_next=010 PC_plus=014 Y=00000048 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:16:22 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:16:22 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=010 PC_plus=028 Y=00000010 instr=00008067 run=1
#                  900 PC=010 PC_next=014 PC_plus=014 Y=00000035 instr=00900113 run=1
#                 1000 PC=014 PC_next=018 PC_plus=018 Y=0000002c instr=00102023 run=1
#                 1100 PC=018 PC_next=018 PC_plus=01c Y=00000058 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:17:04 on Mar 25,2021
# vlog -reportprogress 300 -work work D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 01:17:04 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.lab05_for_test
run -all
#                  100 PC=000 PC_next=004 PC_plus=004 Y=00000005 instr=00500293 run=1
#                  200 PC=004 PC_next=008 PC_plus=008 Y=00000005 instr=00500293 run=1
#                  300 PC=008 PC_next=014 PC_plus=00c Y=00000000 instr=00c000ef run=1
#                  400 PC=014 PC_next=018 PC_plus=018 Y=0000000c instr=00102623 run=1
#                  500 PC=018 PC_next=01c PC_plus=01c Y=00000004 instr=00502223 run=1
#                  600 PC=01c PC_next=020 PC_plus=020 Y=00000004 instr=00402203 run=1
#                  700 PC=020 PC_next=024 PC_plus=024 Y=00000008 instr=00402423 run=1
#                  800 PC=024 PC_next=00c PC_plus=028 Y=0000000c instr=00008067 run=1
#                  900 PC=00c PC_next=010 PC_plus=010 Y=00000031 instr=00900113 run=1
#                 1000 PC=010 PC_next=014 PC_plus=014 Y=00000028 instr=00102023 run=1
#                 1100 PC=014 PC_next=014 PC_plus=018 Y=00000050 instr=0000007f run=0
# ** Note: $stop    : D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(54)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 54
