                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
set_svf svf/SYS_TOP.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Final_Project/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells
lappend search_path /home/IC/Final_Project/rtl/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU
lappend search_path /home/IC/Final_Project/rtl/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO
lappend search_path /home/IC/Final_Project/rtl/CLK_DIV
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV
lappend search_path /home/IC/Final_Project/rtl/CLK_GATE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE
lappend search_path /home/IC/Final_Project/rtl/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC
lappend search_path /home/IC/Final_Project/rtl/DELAY_PERIOD
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD
lappend search_path /home/IC/Final_Project/rtl/MUX_PRESCALE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE
lappend search_path /home/IC/Final_Project/rtl/PULSE_GENERATOR
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR
lappend search_path /home/IC/Final_Project/rtl/REG_FILE
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE
lappend search_path /home/IC/Final_Project/rtl/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC
lappend search_path /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER
lappend search_path /home/IC/Final_Project/rtl/SYSTEM_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER /home/IC/Final_Project/rtl/SYSTEM_TOP
lappend search_path /home/IC/Final_Project/rtl/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER /home/IC/Final_Project/rtl/SYSTEM_TOP /home/IC/Final_Project/rtl/UART/UART_RX
lappend search_path /home/IC/Final_Project/rtl/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER /home/IC/Final_Project/rtl/SYSTEM_TOP /home/IC/Final_Project/rtl/UART/UART_RX /home/IC/Final_Project/rtl/UART/UART_TOP
lappend search_path /home/IC/Final_Project/rtl/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/rtl/ALU /home/IC/Final_Project/rtl/ASYNC_FIFO /home/IC/Final_Project/rtl/CLK_DIV /home/IC/Final_Project/rtl/CLK_GATE /home/IC/Final_Project/rtl/DATA_SYNC /home/IC/Final_Project/rtl/DELAY_PERIOD /home/IC/Final_Project/rtl/MUX_PRESCALE /home/IC/Final_Project/rtl/PULSE_GENERATOR /home/IC/Final_Project/rtl/REG_FILE /home/IC/Final_Project/rtl/RST_SYNC /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER /home/IC/Final_Project/rtl/SYSTEM_TOP /home/IC/Final_Project/rtl/UART/UART_RX /home/IC/Final_Project/rtl/UART/UART_TOP /home/IC/Final_Project/rtl/UART/UART_TX
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_format1 verilog
verilog
set file_format2 sverilog
sverilog
analyze -format $file_format1 SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/SYSTEM_TOP/SYS_TOP.v
Presto compilation completed successfully.
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format1 SYN_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER/SYN_CTRL.v
Warning:  /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER/SYN_CTRL.v:30: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
1
analyze -format $file_format1 UART_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TOP/UART_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format1 {UART_TX_TOP.v serializer.v Parity_calc.v mux.v FSM_TX.v}   
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TX/UART_TX_TOP.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TX/serializer.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TX/Parity_calc.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TX/mux.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_TX/FSM_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format1 {data_sampling.v deserializer.v edge_bit_counter.v FSM_RX.v Parity_Check.v Stop_Check.v strt_Check.v UART_RX_TOP.v}
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/data_sampling.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/deserializer.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/edge_bit_counter.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/FSM_RX.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/Parity_Check.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/Stop_Check.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/strt_Check.v
Compiling source file /home/IC/Final_Project/rtl/UART/UART_RX/UART_RX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format2 {ASYNC_FIFO.sv DF_SYNC.sv FIFO_MEM_CNTRL.sv FIFO_RD.sv FIFO_WR.sv}
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/ASYNC_FIFO/ASYNC_FIFO.sv
Compiling source file /home/IC/Final_Project/rtl/ASYNC_FIFO/DF_SYNC.sv
Compiling source file /home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.sv
Compiling source file /home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_RD.sv
Compiling source file /home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_WR.sv
Presto compilation completed successfully.
1
analyze -format $file_format1 ALU_16B.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/ALU/ALU_16B.v
Presto compilation completed successfully.
1
analyze -format $file_format1 Register_file_8_16.v
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/REG_FILE/Register_file_8_16.v
Presto compilation completed successfully.
1
analyze -format $file_format1 {CLK_GATE.v ClkDiv.v delay_one_period.v Mux_Prescale.v PULSE_GEN.v}
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/CLK_GATE/CLK_GATE.v
Compiling source file /home/IC/Final_Project/rtl/CLK_DIV/ClkDiv.v
Compiling source file /home/IC/Final_Project/rtl/DELAY_PERIOD/delay_one_period.v
Compiling source file /home/IC/Final_Project/rtl/MUX_PRESCALE/Mux_Prescale.v
Compiling source file /home/IC/Final_Project/rtl/PULSE_GENERATOR/PULSE_GEN.v
Presto compilation completed successfully.
1
analyze -format $file_format2 {RST_SYNC.sv DATA_SYNC.sv}
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/rtl/RST_SYNC/RST_SYNC.sv
Compiling source file /home/IC/Final_Project/rtl/DATA_SYNC/DATA_SYNC.sv
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Final_Project/rtl/CLK_DIV/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_Prescale'. (HDL-193)

Statistics for case statements in always block at line 5 in file
	'/home/IC/Final_Project/rtl/MUX_PRESCALE/Mux_Prescale.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 8 in file
		'/home/IC/Final_Project/rtl/RST_SYNC/RST_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ff_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 7 in file
		'/home/IC/Final_Project/rtl/CLK_GATE/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    latch_out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/home/IC/Final_Project/rtl/SYSTEM_CONTROLLER/SYN_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 35 in file
		'/home/IC/Final_Project/rtl/SYSTEM_CONTROLLER/SYN_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      RdEn_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    TX_P_DATA_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       EN_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    TX_D_VLD_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     WrData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ALU_FUN_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CLK_EN_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ALU_Part1_Done_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      WrEn_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_file_8_16'. (HDL-193)

Inferred memory devices in process
	in routine Register_file_8_16 line 18 in file
		'/home/IC/Final_Project/rtl/REG_FILE/Register_file_8_16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |  117  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| Register_file_8_16/43 |   16   |    8    |      4       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 9 in file
	'/home/IC/Final_Project/rtl/ALU/ALU_16B.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 9 in file
		'/home/IC/Final_Project/rtl/ALU/ALU_16B.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 7 in file
		'/home/IC/Final_Project/rtl/PULSE_GENERATOR/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    PULSE_SIG_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pulse_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'delay_one_period'. (HDL-193)

Inferred memory devices in process
	in routine delay_one_period line 6 in file
		'/home/IC/Final_Project/rtl/DELAY_PERIOD/delay_one_period.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Signal_delayed_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC line 12 in file
		'/home/IC/Final_Project/rtl/DATA_SYNC/DATA_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Pulse_Gen_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ff_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR line 12 in file
		'/home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_WR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC line 7 in file
		'/home/IC/Final_Project/rtl/ASYNC_FIFO/DF_SYNC.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     q2_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ff1_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD line 12 in file
		'/home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_RD.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rptr_bin_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      raddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 11 in file
		'/home/IC/Final_Project/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RAM_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/10 |   8    |    8    |      3       | N  |
============================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_TX'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Final_Project/rtl/UART/UART_TX/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_TX line 14 in file
		'/home/IC/Final_Project/rtl/UART/UART_TX/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mux_sel_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mux_sel_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ser_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)
Warning:  /home/IC/Final_Project/rtl/UART/UART_TX/mux.v:14: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'/home/IC/Final_Project/rtl/UART/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 10 in file
		'/home/IC/Final_Project/rtl/UART/UART_TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   P_DATA_save_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  serializer/35   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_RX'. (HDL-193)

Statistics for case statements in always block at line 17 in file
	'/home/IC/Final_Project/rtl/UART/UART_RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine FSM_RX line 17 in file
		'/home/IC/Final_Project/rtl/UART/UART_RX/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_chk_en_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dat_samp_en_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   stp_chk_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    deser_en_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     enable_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   par_chk_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_Check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Stop_Check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'strt_Check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 8 in file
		'/home/IC/Final_Project/rtl/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 10 in file
		'/home/IC/Final_Project/rtl/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 10 in file
		'/home/IC/Final_Project/rtl/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     saving_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /home/IC/Final_Project/Backend/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
# Prevent assign statements in the generated netlist (must be applied before compile command)
set verilogout_no_tri true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_NAME_REF REF_CLK
set CLK_PER_REF 20
set CLK_NAME_UART UART_CLK
set CLK_PER_UART 271.2673611
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
#REF CLOCK
create_clock -name $CLK_NAME_REF -period $CLK_PER_REF -waveform "0 [expr $CLK_PER_REF/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME_REF]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME_REF]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME_REF]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME_REF]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME_REF]
#UART CLOCK
create_clock -name $CLK_NAME_UART -period $CLK_PER_UART -waveform "0 [expr $CLK_PER_UART/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME_UART]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME_UART]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME_UART]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME_UART]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME_UART]
# GENERATED CLOCK
#ALU CLOCK
create_generated_clock -master_clock $CLK_NAME_REF -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port CLOCK_GATING/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
#UART_TX CLOCK
create_generated_clock -master_clock $CLK_NAME_UART -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port CLK_DIV_TX/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
#UART_RX CLOCK
create_generated_clock -master_clock $CLK_NAME_UART -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port CLK_DIV_RX/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
set_dont_touch_network [get_clocks {$CLK_NAME_REF $CLK_NAME_UART ALU_CLK TX_CLK RX_CLK}]
Warning: Can't find clock '$CLK_NAME_REF' in design 'SYS_TOP'. (UID-95)
Warning: Can't find clock '$CLK_NAME_UART' in design 'SYS_TOP'. (UID-95)
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK_NAME_REF ALU_CLK"] -group [get_clocks "$CLK_NAME_UART RX_CLK TX_CLK"]
set in_delay_RX  [expr 0.2 * $CLK_PER_UART]
set out_delay_RX [expr 0.2 * $CLK_PER_UART]
set out_delay_TX [expr 0.2 * [expr $CLK_PER_UART * 32]]
#Constrain Input Paths
set_input_delay $in_delay_RX -clock [get_clocks RX_CLK] [get_port RX_IN]
#Constrain Output Paths
set_output_delay $out_delay_TX -clock [get_clocks TX_CLK] [get_port TX_OUT]
set_output_delay $out_delay_RX -clock [get_clocks RX_CLK] [get_port parity_error]
set_output_delay $out_delay_RX -clock [get_clocks RX_CLK] [get_port framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_port TX_OUT]
set_load 0.1 [get_port parity_error]
set_load 0.1 [get_port framing_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c"                          -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" 			 -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" 			 -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'DATA_SYNC'
  Processing 'FIFO_MEM_CNTRL'
  Processing 'DF_SYNC_0'
  Processing 'FIFO_RD'
  Processing 'DF_SYNC_1'
  Processing 'FIFO_WR'
  Processing 'ASYNC_FIFO'
  Processing 'data_sampling'
Information: The register 'saving_reg[2]' will be removed. (OPT-1207)
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'strt_Check'
  Processing 'Stop_Check'
  Processing 'parity_Check'
  Processing 'FSM_RX'
  Processing 'UART_RX_TOP'
  Processing 'serializer'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'FSM_TX'
  Processing 'UART_TX_TOP'
  Processing 'UART_TOP'
  Processing 'delay_one_period'
  Processing 'PULSE_GEN'
  Processing 'ALU'
  Processing 'Register_file_8_16'
  Processing 'SYS_CTRL'
  Processing 'CLK_GATE'
  Processing 'RST_SYNC_0'
  Processing 'Mux_Prescale'
  Processing 'ClkDiv_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'deserializer_DW01_add_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_1'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'FSM_RX_DW01_cmp6_0'
  Processing 'FSM_RX_DW01_add_0'
  Processing 'FSM_RX_DW01_cmp6_1'
  Processing 'FSM_RX_DW01_dec_0'
  Processing 'FSM_RX_DW01_cmp6_2'
  Processing 'FSM_RX_DW01_inc_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   46136.1      0.00       0.0       2.1                          
    0:00:03   46136.1      0.00       0.0       2.1                          
    0:00:03   46136.1      0.00       0.0       2.1                          
    0:00:03   46136.1      0.00       0.0       2.1                          
    0:00:03   46136.1      0.00       0.0       2.1                          
    0:00:04   23348.1      0.00       0.0       0.0                          
    0:00:04   23315.1      0.00       0.0       0.0                          
    0:00:04   23315.1      0.00       0.0       0.0                          
    0:00:04   23315.1      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23279.8      0.00       0.0       0.0                          
    0:00:04   23275.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   23275.1      0.00       0.0       0.0                          
    0:00:04   23275.1      0.00       0.0       0.0                          
    0:00:04   23211.6      0.00       0.0       0.0                          
    0:00:04   23196.3      0.00       0.0       0.0                          
    0:00:04   23181.0      0.00       0.0       0.0                          
    0:00:04   23173.9      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23165.7      0.00       0.0       0.0                          
    0:00:04   23183.3      0.00       0.0       0.0                          
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
set_svf -off
1
write_file -format verilog -hierarchy -output netlists/SYS_TOP_netlist.v
Writing verilog file '/home/IC/Final_Project/Backend/Synthesis/netlists/SYS_TOP_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output netlists/SYS_TOP.ddc
Writing ddc file 'netlists/SYS_TOP.ddc'.
1
write_sdc  -nosplit sdc/SYS_TOP.sdc
1
write_sdf           sdf/SYS_TOP.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_Project/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
################# reporting #######################
report_area -hierarchy > reports/Area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
dc_shell> 