INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_efdb_0_xmac_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xmac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_10gbaser_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gtwizard_10gbaser_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_gtwizard_10gbaser_multi_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_xpcs_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_2/sim/bd_efdb_0_prtad_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_prtad_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_3/sim/bd_efdb_0_dcm_locked_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_dcm_locked_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/bd_0/ip/ip_4/sim/bd_efdb_0_pma_pmd_type_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_efdb_0_pma_pmd_type_driver_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.ip_user_files/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol gt_common_drpdo, assumed default net type wire [D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v:70]
INFO: [VRFC 10-2458] undeclared symbol gt_common_drprdy, assumed default net type wire [D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_gt_common.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_shared_clocking_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_shared_clocking_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/imports/imports/axi_10g_ethernet_0_xgmac_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_xgmac_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/new/eth_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/NET/net_test/net_test.srcs/sources_1/new/eth_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/DESIGN/SRC/BASE/sig_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/project/DESIGN/SRC/SIM/sim_clk_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_rst
