// Seed: 3408796488
module module_0 (
    output tri0 id_0,
    output tri  id_1
);
  tri id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  wor  id_10;
  wire id_11;
  assign module_1.id_1 = 0;
  id_12(
      .id_0(1), .id_1(id_9), .id_2(id_6 - id_1), .id_3(1 ~^ id_10), .id_4(1), .id_5(1 - id_1)
  );
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2
);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_4, id_5, id_6;
  wire id_7;
endmodule
