
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104808                       # Number of seconds simulated
sim_ticks                                104807765000                       # Number of ticks simulated
final_tick                               104807765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 988608                       # Simulator instruction rate (inst/s)
host_op_rate                                   988608                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2713375254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746176                       # Number of bytes of host memory used
host_seconds                                    38.63                       # Real time elapsed on the host
sim_insts                                    38186281                       # Number of instructions simulated
sim_ops                                      38186281                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          194688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3736928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3931616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       515552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          515552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           116779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              122863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1857572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           35655068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37512640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1857572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1857572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4919025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4919025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4919025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1857572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          35655068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42431665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      122863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16111                       # Number of write requests accepted
system.mem_ctrls.readBursts                    122863                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16111                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7586368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  276864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  730752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3931616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               515552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4664                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  104807700000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                122863                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                16111                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    370.404027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.538344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.660790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7621     33.95%     33.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4367     19.45%     53.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1820      8.11%     61.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1444      6.43%     67.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1145      5.10%     73.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1117      4.98%     78.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1188      5.29%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1202      5.35%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2545     11.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22449                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     184.003115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.679723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            119     18.54%     18.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            98     15.26%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            35      5.45%     39.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           29      4.52%     43.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           32      4.98%     48.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           42      6.54%     55.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           37      5.76%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           50      7.79%     68.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           42      6.54%     75.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           37      5.76%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           30      4.67%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           24      3.74%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           14      2.18%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           17      2.65%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           12      1.87%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           13      2.02%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.47%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.31%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.785047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.771312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.682220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     11.84%     11.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.31%     12.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              550     85.67%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           642                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    824010500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3046579250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  592685000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6951.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25701.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    97229                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     754153.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    29564440500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3499600000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     71739158250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                     42431665                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              117240                       # Transaction distribution
system.membus.trans_dist::ReadResp             117240                       # Transaction distribution
system.membus.trans_dist::Writeback             16111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5623                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5623                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       261837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261837                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      4447168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             4447168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                4447168                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           204877000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          648979750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    122430                       # number of replacements
system.l2.tags.tagsinuse                   508.569195                       # Cycle average of tags in use
system.l2.tags.total_refs                     4864766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    122942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.569602                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  63153750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      153.290058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         68.521194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        286.757942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.299395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.133830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.560074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  83760637                       # Number of tag accesses
system.l2.tags.data_accesses                 83760637                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst              1217608                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2038680                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3256288                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1614180                       # number of Writeback hits
system.l2.Writeback_hits::total               1614180                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             219928                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                219928                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst               1217608                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2258608                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3476216                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1217608                       # number of overall hits
system.l2.overall_hits::cpu.data              2258608                       # number of overall hits
system.l2.overall_hits::total                 3476216                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               6084                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             111156                       # number of ReadReq misses
system.l2.ReadReq_misses::total                117240                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             5623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5623                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                6084                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              116779                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122863                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6084                       # number of overall misses
system.l2.overall_misses::cpu.data             116779                       # number of overall misses
system.l2.overall_misses::total                122863                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    408761000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   7434125500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7842886500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    380344250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     380344250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     408761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7814469750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8223230750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    408761000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7814469750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8223230750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1223692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2149836                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3373528                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1614180                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1614180                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         225551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            225551                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1223692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2375387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3599079                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1223692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2375387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3599079                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.004972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.051704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.034753                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.024930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.024930                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.004972                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.049162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034137                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.004972                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.049162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034137                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 67186.226167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 66880.109936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 66895.995394                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 67640.805620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67640.805620                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 67186.226167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 66916.738027                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66930.082694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 67186.226167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 66916.738027                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66930.082694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16111                       # number of writebacks
system.l2.writebacks::total                     16111                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          6084                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        111156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           117240                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5623                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         116779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            122863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        116779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           122863                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    332585500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   6046316000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6378901500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    310383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    310383750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    332585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6356699750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6689285250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    332585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6356699750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6689285250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.004972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.051704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.034753                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024930                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.004972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.049162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.034137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.004972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.049162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.034137                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 54665.598291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 54394.868473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54408.917605                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 55198.959630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55198.959630                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 54665.598291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 54433.586090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54445.075002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 54665.598291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 54433.586090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54445.075002                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1591716873                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3373528                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3373528                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1614180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           225551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          225551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2447384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6364954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8812338                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     39158144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127666144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          166824288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             166824288                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3413719500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1225009000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2398994750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13032595                       # DTB read hits
system.cpu.dtb.read_misses                          9                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13032604                       # DTB read accesses
system.cpu.dtb.write_hits                     3330546                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 3330557                       # DTB write accesses
system.cpu.dtb.data_hits                     16363141                       # DTB hits
system.cpu.dtb.data_misses                         20                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 16363161                       # DTB accesses
system.cpu.itb.fetch_hits                    38186302                       # ITB hits
system.cpu.itb.fetch_misses                        26                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                38186328                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                 7040                       # Number of system calls
system.cpu.numCycles                        209615530                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    38186281                       # Number of instructions committed
system.cpu.committedOps                      38186281                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              37703889                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  40625                       # Number of float alu accesses
system.cpu.num_func_calls                      243590                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      5819975                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     37703889                       # number of integer instructions
system.cpu.num_fp_insts                         40625                       # number of float instructions
system.cpu.num_int_register_reads            49603153                       # number of times the integer registers were read
system.cpu.num_int_register_writes           28517929                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                40613                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  22                       # number of times the floating registers were written
system.cpu.num_mem_refs                      16363161                       # number of memory refs
system.cpu.num_load_insts                    13032604                       # Number of load instructions
system.cpu.num_store_insts                    3330557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  209615530                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6218009                       # Number of branches fetched
system.cpu.op_class::No_OpClass                234535      0.61%      0.61% # Class of executed instruction
system.cpu.op_class::IntAlu                  21525795     56.37%     56.98% # Class of executed instruction
system.cpu.op_class::IntMult                     6027      0.02%     57.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                      12      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       8      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       2      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.00% # Class of executed instruction
system.cpu.op_class::MemRead                 13089364     34.28%     91.28% # Class of executed instruction
system.cpu.op_class::MemWrite                 3330558      8.72%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   38186301                       # Class of executed instruction
system.cpu.icache.tags.replacements           1223628                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.995487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36962610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1223692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.205812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          42254250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.995487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39409994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39409994                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     36962610                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36962610                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      36962610                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36962610                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     36962610                       # number of overall hits
system.cpu.icache.overall_hits::total        36962610                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1223692                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1223692                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1223692                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1223692                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1223692                       # number of overall misses
system.cpu.icache.overall_misses::total       1223692                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16258551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16258551000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16258551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16258551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16258551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16258551000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38186302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38186302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38186302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38186302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38186302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38186302                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032045                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032045                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13286.473230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13286.473230                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13286.473230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13286.473230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13286.473230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13286.473230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1223692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1223692                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1223692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1223692                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1223692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1223692                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13808533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13808533000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13808533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13808533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13808533000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13808533000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032045                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11284.320728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11284.320728                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11284.320728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11284.320728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11284.320728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11284.320728                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2375355                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.998793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13987754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2375387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.888621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          20112250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.998793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35101669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35101669                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10842411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10842411                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3048235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3048235                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        40348                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40348                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        56760                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        56760                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13890646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13890646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13890646                       # number of overall hits
system.cpu.dcache.overall_hits::total        13890646                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2133424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2133424                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       225551                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       225551                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        16412                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        16412                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2358975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2358975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2358975                       # number of overall misses
system.cpu.dcache.overall_misses::total       2358975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  34101501500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34101501500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3257561750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3257561750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    214863000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    214863000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  37359063250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37359063250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  37359063250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37359063250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     12975835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12975835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3273786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3273786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        56760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        56760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        56760                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        56760                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     16249621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16249621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     16249621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16249621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.164415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164415                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.068896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068896                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.289147                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.289147                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.145171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.145171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.145171                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.145171                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15984.399491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15984.399491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14442.683695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14442.683695                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13091.823056                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13091.823056                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15836.989900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15836.989900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15836.989900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15836.989900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1614180                       # number of writebacks
system.cpu.dcache.writebacks::total           1614180                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2133424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2133424                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       225551                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       225551                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        16412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        16412                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2358975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2358975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2358975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2358975                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  29788724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29788724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2805175250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2805175250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    182037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    182037000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32593899750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32593899750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32593899750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32593899750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.164415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.164415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.068896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.068896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.289147                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.289147                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.145171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.145171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.145171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.145171                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13962.871187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13962.871187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12436.988752                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12436.988752                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11091.701194                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11091.701194                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13816.975487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13816.975487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13816.975487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13816.975487                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
