<stg><name>conv_1</name>


<trans_list>

<trans id="419" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_27), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_26), !map !15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_25), !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_24), !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_23), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_22), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_21), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_20), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_19), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_18), !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_17), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_16), !map !75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_15), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_14), !map !87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_13), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_12), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_11), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_10), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_9), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_8), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_7), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_6), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_5), !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_4), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_3), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_2), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_1), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([28 x float]* %conv_input_0), !map !171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out), !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten39 = phi i16 [ 0, %0 ], [ %add_ln8, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten14 = phi i12 [ 0, %0 ], [ %select_ln11, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i5 [ 0, %0 ], [ %select_ln35_3, %ifFalse ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln14, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:5  %f_0 = phi i6 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6  %wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]

]]></Node>
<StgValue><ssdm name="wr_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2, %ifFalse ]

]]></Node>
<StgValue><ssdm name="w_sum_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %icmp_ln8 = icmp eq i16 %indvar_flatten39, -640

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %add_ln8 = add i16 %indvar_flatten39, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln8, label %4, label %W_Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
W_Row_Loop_begin:3  %icmp_ln11 = icmp eq i12 %indvar_flatten14, -1600

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
W_Row_Loop_begin:4  %select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
W_Row_Loop_begin:5  %select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0

]]></Node>
<StgValue><ssdm name="select_ln35_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:8  %xor_ln35 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Row_Loop_begin:9  %icmp_ln18 = icmp eq i2 %wr_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:10  %and_ln35 = and i1 %icmp_ln18, %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin:11  %icmp_ln14 = icmp eq i8 %indvar_flatten, 96

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:12  %and_ln35_1 = and i1 %icmp_ln14, %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin:13  %c = add i5 %select_ln35, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:15  %or_ln35 = or i1 %and_ln35_1, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
W_Row_Loop_begin:16  %select_ln35_2 = select i1 %or_ln35, i6 0, i6 %f_0

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
W_Row_Loop_begin:17  %select_ln35_3 = select i1 %and_ln35_1, i5 %c, i5 %select_ln35

]]></Node>
<StgValue><ssdm name="select_ln35_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:22  %xor_ln35_1 = xor i1 %icmp_ln14, true

]]></Node>
<StgValue><ssdm name="xor_ln35_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:23  %or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1

]]></Node>
<StgValue><ssdm name="or_ln35_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:24  %and_ln35_2 = and i1 %and_ln35, %or_ln35_1

]]></Node>
<StgValue><ssdm name="and_ln35_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
W_Row_Loop_begin:25  %f = add i6 %select_ln35_2, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:27  %or_ln26 = or i1 %and_ln35_2, %and_ln35_1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
W_Row_Loop_begin:28  %or_ln26_1 = or i1 %or_ln26, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
W_Row_Loop_begin:29  %select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
W_Row_Loop_begin:31  %select_ln26_2 = select i1 %and_ln35_2, i6 %f, i6 %select_ln35_2

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="6">
<![CDATA[
W_Row_Loop_begin:32  %zext_ln26_1 = zext i6 %select_ln26_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="2">
<![CDATA[
W_Row_Loop_begin:38  %zext_ln18 = zext i2 %select_ln26 to i5

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
W_Row_Loop_begin:42  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln26, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="7">
<![CDATA[
W_Row_Loop_begin:43  %zext_ln26_5 = zext i7 %tmp_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop_begin:44  %add_ln26_1 = add i8 %zext_ln26_5, %zext_ln26_1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
W_Row_Loop_begin:45  %zext_ln26_6 = zext i8 %add_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:46  %conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_a"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:47  %conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_a"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:48  %conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_a"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
W_Row_Loop_begin:49  %add_ln26 = add i5 %zext_ln18, %select_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin:50  %zext_ln26_2 = zext i5 %add_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:51  %conv_input_0_addr = getelementptr [28 x float]* %conv_input_0, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:52  %conv_input_1_addr = getelementptr [28 x float]* %conv_input_1, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_1_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:53  %conv_input_2_addr = getelementptr [28 x float]* %conv_input_2, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_2_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:54  %conv_input_3_addr = getelementptr [28 x float]* %conv_input_3, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_3_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:55  %conv_input_4_addr = getelementptr [28 x float]* %conv_input_4, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_4_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:56  %conv_input_5_addr = getelementptr [28 x float]* %conv_input_5, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_5_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:57  %conv_input_6_addr = getelementptr [28 x float]* %conv_input_6, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_6_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:58  %conv_input_7_addr = getelementptr [28 x float]* %conv_input_7, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_7_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:59  %conv_input_8_addr = getelementptr [28 x float]* %conv_input_8, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_8_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:60  %conv_input_9_addr = getelementptr [28 x float]* %conv_input_9, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_9_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:61  %conv_input_10_addr = getelementptr [28 x float]* %conv_input_10, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_10_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:62  %conv_input_11_addr = getelementptr [28 x float]* %conv_input_11, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_11_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:63  %conv_input_12_addr = getelementptr [28 x float]* %conv_input_12, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_12_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:64  %conv_input_13_addr = getelementptr [28 x float]* %conv_input_13, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_13_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:65  %conv_input_14_addr = getelementptr [28 x float]* %conv_input_14, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_14_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:66  %conv_input_15_addr = getelementptr [28 x float]* %conv_input_15, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_15_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:67  %conv_input_16_addr = getelementptr [28 x float]* %conv_input_16, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_16_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:68  %conv_input_17_addr = getelementptr [28 x float]* %conv_input_17, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_17_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:69  %conv_input_18_addr = getelementptr [28 x float]* %conv_input_18, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_18_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:70  %conv_input_19_addr = getelementptr [28 x float]* %conv_input_19, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_19_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:71  %conv_input_20_addr = getelementptr [28 x float]* %conv_input_20, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_20_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:72  %conv_input_21_addr = getelementptr [28 x float]* %conv_input_21, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_21_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:73  %conv_input_22_addr = getelementptr [28 x float]* %conv_input_22, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_22_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:74  %conv_input_23_addr = getelementptr [28 x float]* %conv_input_23, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_23_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:75  %conv_input_24_addr = getelementptr [28 x float]* %conv_input_24, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_24_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:76  %conv_input_25_addr = getelementptr [28 x float]* %conv_input_25, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_25_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:77  %conv_input_26_addr = getelementptr [28 x float]* %conv_input_26, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_26_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:78  %conv_input_27_addr = getelementptr [28 x float]* %conv_input_27, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_input_27_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="7">
<![CDATA[
W_Row_Loop_begin:79  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5">
<![CDATA[
branch80:0  %conv_input_24_load = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5">
<![CDATA[
branch79:0  %conv_input_23_load = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
branch78:0  %conv_input_22_load = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
branch77:0  %conv_input_21_load = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
branch76:0  %conv_input_20_load = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
branch75:0  %conv_input_19_load = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
branch74:0  %conv_input_18_load = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
branch73:0  %conv_input_17_load = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="5">
<![CDATA[
branch72:0  %conv_input_16_load = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
branch71:0  %conv_input_15_load = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
branch70:0  %conv_input_14_load = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
branch69:0  %conv_input_13_load = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5">
<![CDATA[
branch68:0  %conv_input_12_load = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
branch67:0  %conv_input_11_load = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
branch66:0  %conv_input_10_load = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
branch65:0  %conv_input_9_load = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
branch64:0  %conv_input_8_load = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="5">
<![CDATA[
branch63:0  %conv_input_7_load = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
branch62:0  %conv_input_6_load = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
branch61:0  %conv_input_5_load = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
branch60:0  %conv_input_4_load = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="5">
<![CDATA[
branch59:0  %conv_input_3_load = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
branch58:0  %conv_input_2_load = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
branch57:0  %conv_input_1_load = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
branch56:0  %conv_input_0_load = load float* %conv_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
branch81:0  %conv_input_25_load = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
:3  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
branch53:0  %conv_input_25_load_1 = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
branch52:0  %conv_input_24_load_1 = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
branch51:0  %conv_input_23_load_1 = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
branch50:0  %conv_input_22_load_1 = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="5">
<![CDATA[
branch49:0  %conv_input_21_load_1 = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
branch48:0  %conv_input_20_load_1 = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
branch47:0  %conv_input_19_load_1 = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
branch46:0  %conv_input_18_load_1 = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
branch45:0  %conv_input_17_load_1 = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
branch44:0  %conv_input_16_load_1 = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
branch43:0  %conv_input_15_load_1 = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
branch42:0  %conv_input_14_load_1 = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
branch41:0  %conv_input_13_load_1 = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="5">
<![CDATA[
branch40:0  %conv_input_12_load_1 = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
branch39:0  %conv_input_11_load_1 = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
branch38:0  %conv_input_10_load_1 = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
branch37:0  %conv_input_9_load_1 = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
branch36:0  %conv_input_8_load_1 = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
branch35:0  %conv_input_7_load_1 = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
branch34:0  %conv_input_6_load_1 = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
branch33:0  %conv_input_5_load_1 = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
branch32:0  %conv_input_4_load_1 = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
branch31:0  %conv_input_3_load_1 = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
branch30:0  %conv_input_2_load_1 = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
branch29:0  %conv_input_1_load_1 = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
branch54:0  %conv_input_26_load = load float* %conv_input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_26_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="7">
<![CDATA[
:3  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
branch26:0  %conv_input_26_load_1 = load float* %conv_input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_26_load_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
branch25:0  %conv_input_25_load_2 = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
branch24:0  %conv_input_24_load_2 = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load_2"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
branch23:0  %conv_input_23_load_2 = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load_2"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
branch22:0  %conv_input_22_load_2 = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
branch21:0  %conv_input_21_load_2 = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
branch20:0  %conv_input_20_load_2 = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
branch19:0  %conv_input_19_load_2 = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="5">
<![CDATA[
branch18:0  %conv_input_18_load_2 = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
branch17:0  %conv_input_17_load_2 = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load_2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
branch16:0  %conv_input_16_load_2 = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load_2"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
branch15:0  %conv_input_15_load_2 = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load_2"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
branch14:0  %conv_input_14_load_2 = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load_2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
branch13:0  %conv_input_13_load_2 = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
branch12:0  %conv_input_12_load_2 = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
branch11:0  %conv_input_11_load_2 = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load_2"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="5">
<![CDATA[
branch10:0  %conv_input_10_load_2 = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load_2"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
branch9:0  %conv_input_9_load_2 = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load_2"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="5">
<![CDATA[
branch8:0  %conv_input_8_load_2 = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="5">
<![CDATA[
branch7:0  %conv_input_7_load_2 = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="5">
<![CDATA[
branch6:0  %conv_input_6_load_2 = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
branch5:0  %conv_input_5_load_2 = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5">
<![CDATA[
branch4:0  %conv_input_4_load_2 = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
branch3:0  %conv_input_3_load_2 = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="5">
<![CDATA[
branch2:0  %conv_input_2_load_2 = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_2"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
branch27:0  %conv_input_27_load = load float* %conv_input_27_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_27_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifFalse:0  %add_ln14 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ifFalse:1  %select_ln14 = select i1 %or_ln35, i8 1, i8 %add_ln14

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ifFalse:2  %add_ln11_1 = add i12 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
ifFalse:3  %select_ln11 = select i1 %icmp_ln11, i12 1, i12 %add_ln11_1

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="202" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="7">
<![CDATA[
W_Row_Loop_begin:79  %conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_0_0_l"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5">
<![CDATA[
branch80:0  %conv_input_24_load = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5">
<![CDATA[
branch79:0  %conv_input_23_load = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
branch78:0  %conv_input_22_load = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
branch77:0  %conv_input_21_load = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
branch76:0  %conv_input_20_load = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
branch75:0  %conv_input_19_load = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
branch74:0  %conv_input_18_load = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
branch73:0  %conv_input_17_load = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="5">
<![CDATA[
branch72:0  %conv_input_16_load = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="5">
<![CDATA[
branch71:0  %conv_input_15_load = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
branch70:0  %conv_input_14_load = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
branch69:0  %conv_input_13_load = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5">
<![CDATA[
branch68:0  %conv_input_12_load = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="5">
<![CDATA[
branch67:0  %conv_input_11_load = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
branch66:0  %conv_input_10_load = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
branch65:0  %conv_input_9_load = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="5">
<![CDATA[
branch64:0  %conv_input_8_load = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="5">
<![CDATA[
branch63:0  %conv_input_7_load = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
branch62:0  %conv_input_6_load = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
branch61:0  %conv_input_5_load = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
branch60:0  %conv_input_4_load = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="5">
<![CDATA[
branch59:0  %conv_input_3_load = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
branch58:0  %conv_input_2_load = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
branch57:0  %conv_input_1_load = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="5">
<![CDATA[
branch56:0  %conv_input_0_load = load float* %conv_input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_0_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
branch81:0  %conv_input_25_load = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln26 = phi float [ %conv_input_0_load, %branch56 ], [ %conv_input_1_load, %branch57 ], [ %conv_input_2_load, %branch58 ], [ %conv_input_3_load, %branch59 ], [ %conv_input_4_load, %branch60 ], [ %conv_input_5_load, %branch61 ], [ %conv_input_6_load, %branch62 ], [ %conv_input_7_load, %branch63 ], [ %conv_input_8_load, %branch64 ], [ %conv_input_9_load, %branch65 ], [ %conv_input_10_load, %branch66 ], [ %conv_input_11_load, %branch67 ], [ %conv_input_12_load, %branch68 ], [ %conv_input_13_load, %branch69 ], [ %conv_input_14_load, %branch70 ], [ %conv_input_15_load, %branch71 ], [ %conv_input_16_load, %branch72 ], [ %conv_input_17_load, %branch73 ], [ %conv_input_18_load, %branch74 ], [ %conv_input_19_load, %branch75 ], [ %conv_input_20_load, %branch76 ], [ %conv_input_21_load, %branch77 ], [ %conv_input_22_load, %branch78 ], [ %conv_input_23_load, %branch79 ], [ %conv_input_24_load, %branch80 ], [ %conv_input_25_load, %branch81 ]

]]></Node>
<StgValue><ssdm name="phi_ln26"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_s = fmul float %conv_1_weights_0_0_l, %phi_ln26

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
:3  %conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_1_0_l"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
branch53:0  %conv_input_25_load_1 = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
branch52:0  %conv_input_24_load_1 = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
branch51:0  %conv_input_23_load_1 = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
branch50:0  %conv_input_22_load_1 = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="5">
<![CDATA[
branch49:0  %conv_input_21_load_1 = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
branch48:0  %conv_input_20_load_1 = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
branch47:0  %conv_input_19_load_1 = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
branch46:0  %conv_input_18_load_1 = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
branch45:0  %conv_input_17_load_1 = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="5">
<![CDATA[
branch44:0  %conv_input_16_load_1 = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load_1"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
branch43:0  %conv_input_15_load_1 = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load_1"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
branch42:0  %conv_input_14_load_1 = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load_1"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
branch41:0  %conv_input_13_load_1 = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load_1"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="5">
<![CDATA[
branch40:0  %conv_input_12_load_1 = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load_1"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
branch39:0  %conv_input_11_load_1 = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
branch38:0  %conv_input_10_load_1 = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load_1"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
branch37:0  %conv_input_9_load_1 = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
branch36:0  %conv_input_8_load_1 = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load_1"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
branch35:0  %conv_input_7_load_1 = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load_1"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
branch34:0  %conv_input_6_load_1 = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load_1"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
branch33:0  %conv_input_5_load_1 = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load_1"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
branch32:0  %conv_input_4_load_1 = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load_1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
branch31:0  %conv_input_3_load_1 = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
branch30:0  %conv_input_2_load_1 = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
branch29:0  %conv_input_1_load_1 = load float* %conv_input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_1_load_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
branch54:0  %conv_input_26_load = load float* %conv_input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_26_load"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="7">
<![CDATA[
:3  %conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_1_weights_2_0_l"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
branch26:0  %conv_input_26_load_1 = load float* %conv_input_26_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_26_load_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
branch25:0  %conv_input_25_load_2 = load float* %conv_input_25_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_25_load_2"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
branch24:0  %conv_input_24_load_2 = load float* %conv_input_24_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_24_load_2"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
branch23:0  %conv_input_23_load_2 = load float* %conv_input_23_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_23_load_2"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
branch22:0  %conv_input_22_load_2 = load float* %conv_input_22_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_22_load_2"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
branch21:0  %conv_input_21_load_2 = load float* %conv_input_21_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_21_load_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
branch20:0  %conv_input_20_load_2 = load float* %conv_input_20_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_20_load_2"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
branch19:0  %conv_input_19_load_2 = load float* %conv_input_19_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_19_load_2"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="5">
<![CDATA[
branch18:0  %conv_input_18_load_2 = load float* %conv_input_18_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_18_load_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
branch17:0  %conv_input_17_load_2 = load float* %conv_input_17_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_17_load_2"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
branch16:0  %conv_input_16_load_2 = load float* %conv_input_16_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_16_load_2"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
branch15:0  %conv_input_15_load_2 = load float* %conv_input_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_15_load_2"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
branch14:0  %conv_input_14_load_2 = load float* %conv_input_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_14_load_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
branch13:0  %conv_input_13_load_2 = load float* %conv_input_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_13_load_2"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
branch12:0  %conv_input_12_load_2 = load float* %conv_input_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_12_load_2"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="5">
<![CDATA[
branch11:0  %conv_input_11_load_2 = load float* %conv_input_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_11_load_2"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="5">
<![CDATA[
branch10:0  %conv_input_10_load_2 = load float* %conv_input_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_10_load_2"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="5">
<![CDATA[
branch9:0  %conv_input_9_load_2 = load float* %conv_input_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_9_load_2"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="5">
<![CDATA[
branch8:0  %conv_input_8_load_2 = load float* %conv_input_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_8_load_2"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="5">
<![CDATA[
branch7:0  %conv_input_7_load_2 = load float* %conv_input_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_7_load_2"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="5">
<![CDATA[
branch6:0  %conv_input_6_load_2 = load float* %conv_input_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_6_load_2"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="5">
<![CDATA[
branch5:0  %conv_input_5_load_2 = load float* %conv_input_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_5_load_2"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5">
<![CDATA[
branch4:0  %conv_input_4_load_2 = load float* %conv_input_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_4_load_2"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
branch3:0  %conv_input_3_load_2 = load float* %conv_input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_3_load_2"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="5">
<![CDATA[
branch2:0  %conv_input_2_load_2 = load float* %conv_input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_2_load_2"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="5">
<![CDATA[
branch27:0  %conv_input_27_load = load float* %conv_input_27_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_input_27_load"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="select_ln35_3" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %W_Row_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="363" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
W_Row_Loop_begin:30  %select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_s = fmul float %conv_1_weights_0_0_l, %phi_ln26

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_3 = fadd float %select_ln26_1, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
:0  %phi_ln26_1 = phi float [ %conv_input_1_load_1, %branch29 ], [ %conv_input_2_load_1, %branch30 ], [ %conv_input_3_load_1, %branch31 ], [ %conv_input_4_load_1, %branch32 ], [ %conv_input_5_load_1, %branch33 ], [ %conv_input_6_load_1, %branch34 ], [ %conv_input_7_load_1, %branch35 ], [ %conv_input_8_load_1, %branch36 ], [ %conv_input_9_load_1, %branch37 ], [ %conv_input_10_load_1, %branch38 ], [ %conv_input_11_load_1, %branch39 ], [ %conv_input_12_load_1, %branch40 ], [ %conv_input_13_load_1, %branch41 ], [ %conv_input_14_load_1, %branch42 ], [ %conv_input_15_load_1, %branch43 ], [ %conv_input_16_load_1, %branch44 ], [ %conv_input_17_load_1, %branch45 ], [ %conv_input_18_load_1, %branch46 ], [ %conv_input_19_load_1, %branch47 ], [ %conv_input_20_load_1, %branch48 ], [ %conv_input_21_load_1, %branch49 ], [ %conv_input_22_load_1, %branch50 ], [ %conv_input_23_load_1, %branch51 ], [ %conv_input_24_load_1, %branch52 ], [ %conv_input_25_load_1, %branch53 ], [ %conv_input_26_load, %branch54 ]

]]></Node>
<StgValue><ssdm name="phi_ln26_1"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_0_l, %phi_ln26_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0">
<![CDATA[
W_Row_Loop_end:0  %phi_ln26_2 = phi float [ %conv_input_2_load_2, %branch2 ], [ %conv_input_3_load_2, %branch3 ], [ %conv_input_4_load_2, %branch4 ], [ %conv_input_5_load_2, %branch5 ], [ %conv_input_6_load_2, %branch6 ], [ %conv_input_7_load_2, %branch7 ], [ %conv_input_8_load_2, %branch8 ], [ %conv_input_9_load_2, %branch9 ], [ %conv_input_10_load_2, %branch10 ], [ %conv_input_11_load_2, %branch11 ], [ %conv_input_12_load_2, %branch12 ], [ %conv_input_13_load_2, %branch13 ], [ %conv_input_14_load_2, %branch14 ], [ %conv_input_15_load_2, %branch15 ], [ %conv_input_16_load_2, %branch16 ], [ %conv_input_17_load_2, %branch17 ], [ %conv_input_18_load_2, %branch18 ], [ %conv_input_19_load_2, %branch19 ], [ %conv_input_20_load_2, %branch20 ], [ %conv_input_21_load_2, %branch21 ], [ %conv_input_22_load_2, %branch22 ], [ %conv_input_23_load_2, %branch23 ], [ %conv_input_24_load_2, %branch24 ], [ %conv_input_25_load_2, %branch25 ], [ %conv_input_26_load_1, %branch26 ], [ %conv_input_27_load, %branch27 ]

]]></Node>
<StgValue><ssdm name="phi_ln26_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="369" st_id="5" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_3 = fadd float %select_ln26_1, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:4  switch i5 %select_ln35_3, label %branch54 [
    i5 0, label %branch29
    i5 1, label %branch30
    i5 2, label %branch31
    i5 3, label %branch32
    i5 4, label %branch33
    i5 5, label %branch34
    i5 6, label %branch35
    i5 7, label %branch36
    i5 8, label %branch37
    i5 9, label %branch38
    i5 10, label %branch39
    i5 11, label %branch40
    i5 12, label %branch41
    i5 13, label %branch42
    i5 14, label %branch43
    i5 15, label %branch44
    i5 -16, label %branch45
    i5 -15, label %branch46
    i5 -14, label %branch47
    i5 -13, label %branch48
    i5 -12, label %branch49
    i5 -11, label %branch50
    i5 -10, label %branch51
    i5 -9, label %branch52
    i5 -8, label %branch53
  ]

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_1 = fmul float %conv_1_weights_1_0_l, %phi_ln26_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop_end:1  %tmp_1_2 = fmul float %conv_1_weights_2_0_l, %phi_ln26_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="373" st_id="6" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop_end:1  %tmp_1_2 = fmul float %conv_1_weights_2_0_l, %phi_ln26_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="375" st_id="7" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
:4  switch i5 %select_ln35_3, label %branch27 [
    i5 0, label %branch2
    i5 1, label %branch3
    i5 2, label %branch4
    i5 3, label %branch5
    i5 4, label %branch6
    i5 5, label %branch7
    i5 6, label %branch8
    i5 7, label %branch9
    i5 8, label %branch10
    i5 9, label %branch11
    i5 10, label %branch12
    i5 11, label %branch13
    i5 12, label %branch14
    i5 13, label %branch15
    i5 14, label %branch16
    i5 15, label %branch17
    i5 -16, label %branch18
    i5 -15, label %branch19
    i5 -14, label %branch20
    i5 -13, label %branch21
    i5 -12, label %branch22
    i5 -11, label %branch23
    i5 -10, label %branch24
    i5 -9, label %branch25
    i5 -8, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Row_Loop_end:4  %wr = add i2 %select_ln26, 1

]]></Node>
<StgValue><ssdm name="wr"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
W_Row_Loop_begin:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64896, i64 64896, i64 64896)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin:6  %zext_ln35 = zext i5 %select_ln35_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
W_Row_Loop_begin:7  %mul_ln35 = mul i10 %zext_ln35, 26

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:14  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="5">
<![CDATA[
W_Row_Loop_begin:18  %zext_ln35_1 = zext i5 %select_ln35_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
W_Row_Loop_begin:19  %add_ln35 = add i10 %mul_ln35, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
W_Row_Loop_begin:20  %tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
W_Row_Loop_begin:21  %zext_ln26 = zext i15 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:26  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="6">
<![CDATA[
W_Row_Loop_begin:33  %zext_ln26_3 = zext i6 %select_ln26_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
W_Row_Loop_begin:34  %zext_ln26_4 = zext i6 %select_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
W_Row_Loop_begin:35  %add_ln35_1 = add i16 %zext_ln26, %zext_ln26_3

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="16">
<![CDATA[
W_Row_Loop_begin:36  %zext_ln35_2 = zext i16 %add_ln35_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop_begin:37  %conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:39  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop_begin:40  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
W_Row_Loop_begin:41  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
W_Row_Loop_begin:80  switch i5 %select_ln35_3, label %branch81 [
    i5 0, label %branch56
    i5 1, label %branch57
    i5 2, label %branch58
    i5 3, label %branch59
    i5 4, label %branch60
    i5 5, label %branch61
    i5 6, label %branch62
    i5 7, label %branch63
    i5 8, label %branch64
    i5 9, label %branch65
    i5 10, label %branch66
    i5 11, label %branch67
    i5 12, label %branch68
    i5 13, label %branch69
    i5 14, label %branch70
    i5 15, label %branch71
    i5 -16, label %branch72
    i5 -15, label %branch73
    i5 -14, label %branch74
    i5 -13, label %branch75
    i5 -12, label %branch76
    i5 -11, label %branch77
    i5 -10, label %branch78
    i5 -9, label %branch79
    i5 -8, label %branch80
  ]

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop_end:2  %w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Row_Loop_end:5  %icmp_ln18_1 = icmp eq i2 %wr, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
W_Row_Loop_end:6  br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="conv_1_bias_addr"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="402" st_id="9" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop_end:2  %w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop_end:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="5">
<![CDATA[
ifTrue:1  %conv_1_bias_load = load float* %conv_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_bias_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">
</state>

<state id="11" st_id="11">

<operation id="405" st_id="11" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %w_sum = fadd float %w_sum_3_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="406" st_id="12" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %w_sum = fadd float %w_sum_3_2, %conv_1_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:3  %bitcast_ln34 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:5  %trunc_ln34 = trunc i32 %bitcast_ln34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:6  %icmp_ln34 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:7  %icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:8  %or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:9  %tmp_5 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:10  %and_ln34 = and i1 %or_ln34, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:11  %w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
ifTrue:12  store float %w_sum_1, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:13  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
