
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Wednesday, Jan29, 2025 08:34:00 AM CST
    Working Directory: /home/master/Dataset/uartRec


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 14
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 7                   
           - proven       : 7                   ( 100.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 0                   ( 0.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 7                   
           - unreachable  : 0                   ( 0.0% )
           - covered      : 7                   ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

----------------------------------------------------------------------------------------------------------
       Name                                              |    Result    |  Engine  |  Bound  |  Time    
----------------------------------------------------------------------------------------------------------

---[ <embedded> ]-----------------------------------------------------------------------------------------
[1]   uartRec.u_uartRec_sva.assert_a4                         proven          Hp     Infinite    0.001 s      
[2]   uartRec.u_uartRec_sva.assert_a4:precondition1           covered         PRE           1    0.000 s      
[3]   uartRec.u_uartRec_sva.assert_a1                         proven          Hp     Infinite    0.001 s      
[4]   uartRec.u_uartRec_sva.assert_a1:precondition1           covered         PRE           1    0.000 s      
[5]   uartRec.u_uartRec_sva.assert_a0                         proven          Hp     Infinite    0.002 s      
[6]   uartRec.u_uartRec_sva.assert_a0:precondition1           covered         PRE           1    0.000 s      
[7]   uartRec.u_uartRec_sva.assert_a3                         proven          Hp     Infinite    0.053 s      
[8]   uartRec.u_uartRec_sva.assert_a3:precondition1           covered         PRE           1    0.000 s      
[9]   uartRec.u_uartRec_sva.assert_a2                         proven          Hp     Infinite    0.054 s      
[10]  uartRec.u_uartRec_sva.assert_a2:precondition1           covered         PRE           1    0.000 s      
[11]  uartRec.u_uartRec_sva.assert_a5                         proven          Hp     Infinite    0.001 s      
[12]  uartRec.u_uartRec_sva.assert_a5:precondition1           covered         PRE           1    0.000 s      
[13]  uartRec.u_uartRec_sva.assert_a6                         proven          Hp     Infinite    0.002 s      
[14]  uartRec.u_uartRec_sva.assert_a6:precondition1           covered         PRE           1    0.000 s      
