{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735487923211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735487923211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 22:58:43 2024 " "Processing started: Sun Dec 29 22:58:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735487923211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487923211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU101 -c ALU101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU101 -c ALU101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487923211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735487923467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735487923467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU101-Structural " "Found design unit 1: ALU101-Structural" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU101 " "Found entity 1: ALU101" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit-Structural " "Found design unit 1: ALU_1bit-Structural" {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit " "Found entity 1: ALU_1bit" {  } { { "ALU_1bit.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "full_adder.vhd" "" { Text "D:/Script/202/Computer Organizations/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929368 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/Script/202/Computer Organizations/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_detection-Behavioral " "Found design unit 1: overflow_detection-Behavioral" {  } { { "overflow_detection.vhd" "" { Text "D:/Script/202/Computer Organizations/overflow_detection.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929369 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow_detection " "Found entity 1: overflow_detection" {  } { { "overflow_detection.vhd" "" { Text "D:/Script/202/Computer Organizations/overflow_detection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-Behavioral " "Found design unit 1: mux_2-Behavioral" {  } { { "MUX2.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929370 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "MUX2.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6-Behavioral " "Found design unit 1: mux_6-Behavioral" {  } { { "MUX6.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929371 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6 " "Found entity 1: mux_6" {  } { { "MUX6.vhd" "" { Text "D:/Script/202/Computer Organizations/MUX6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_sub-Behavioral " "Found design unit 1: full_add_sub-Behavioral" {  } { { "full_add_sub.vhd" "" { Text "D:/Script/202/Computer Organizations/full_add_sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929372 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_sub " "Found entity 1: full_add_sub" {  } { { "full_add_sub.vhd" "" { Text "D:/Script/202/Computer Organizations/full_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735487929372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU101 " "Elaborating entity \"ALU101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735487929390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Less ALU101.vhd(18) " "Verilog HDL or VHDL warning at ALU101.vhd(18): object \"Less\" assigned a value but never read" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735487929391 "|ALU101"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Carry\[0\] ALU101.vhd(17) " "Using initial value X (don't care) for net \"Carry\[0\]\" at ALU101.vhd(17)" {  } { { "ALU101.vhd" "" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487929392 "|ALU101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1bit ALU_1bit:\\ALU_GEN:0:ALU_inst " "Elaborating entity \"ALU_1bit\" for hierarchy \"ALU_1bit:\\ALU_GEN:0:ALU_inst\"" {  } { { "ALU101.vhd" "\\ALU_GEN:0:ALU_inst" { Text "D:/Script/202/Computer Organizations/ALU101.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487929392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 ALU_1bit:\\ALU_GEN:0:ALU_inst\|mux_2:A_mux " "Elaborating entity \"mux_2\" for hierarchy \"ALU_1bit:\\ALU_GEN:0:ALU_inst\|mux_2:A_mux\"" {  } { { "ALU_1bit.vhd" "A_mux" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487929393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add_sub ALU_1bit:\\ALU_GEN:0:ALU_inst\|full_add_sub:FullAddSub " "Elaborating entity \"full_add_sub\" for hierarchy \"ALU_1bit:\\ALU_GEN:0:ALU_inst\|full_add_sub:FullAddSub\"" {  } { { "ALU_1bit.vhd" "FullAddSub" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487929395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU_1bit:\\ALU_GEN:0:ALU_inst\|full_add_sub:FullAddSub\|full_adder:full_adder_inst " "Elaborating entity \"full_adder\" for hierarchy \"ALU_1bit:\\ALU_GEN:0:ALU_inst\|full_add_sub:FullAddSub\|full_adder:full_adder_inst\"" {  } { { "full_add_sub.vhd" "full_adder_inst" { Text "D:/Script/202/Computer Organizations/full_add_sub.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487929396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6 ALU_1bit:\\ALU_GEN:0:ALU_inst\|mux_6:Operation_Select " "Elaborating entity \"mux_6\" for hierarchy \"ALU_1bit:\\ALU_GEN:0:ALU_inst\|mux_6:Operation_Select\"" {  } { { "ALU_1bit.vhd" "Operation_Select" { Text "D:/Script/202/Computer Organizations/ALU_1bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487929397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735487929899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735487930398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735487930398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735487930471 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735487930471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735487930471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735487930471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735487930505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 22:58:50 2024 " "Processing ended: Sun Dec 29 22:58:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735487930505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735487930505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735487930505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735487930505 ""}
