Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Mar  6 14:08:42 2025
| Host         : BELSPC0022L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ArtTop_timing_summary_routed.rpt -pb ArtTop_timing_summary_routed.pb -rpx ArtTop_timing_summary_routed.rpx -warn_on_violation
| Design       : ArtTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.528        0.000                      0                  103        0.177        0.000                      0                  103        3.000        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.528        0.000                      0                  103        0.177        0.000                      0                  103       19.500        0.000                       0                    88  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.174ns (23.760%)  route 3.767ns (76.240%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    clkMod/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X62Y32         FDCE                                         r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.869     0.443    clkMod/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.567 r  clkMod/slowclk/XLXI_38/I_36_31/O
                         net (fo=5, routed)           0.808     1.375    clkMod/slowclk/XLXI_39/CE
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.499 r  clkMod/slowclk/XLXI_39/I_36_67/O
                         net (fo=5, routed)           0.607     2.106    clkMod/slowclk/XLXI_40/CE
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.116     2.222 r  clkMod/slowclk/XLXI_40/I_36_67/O
                         net (fo=5, routed)           0.676     2.899    clkMod/slowclk/XLXI_45/CE
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.354     3.253 r  clkMod/slowclk/XLXI_45/I_36_67/O
                         net (fo=5, routed)           0.806     4.059    RingCounter/seldig
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    38.510    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.407    38.586    RingCounter/DFF1
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.174ns (23.760%)  route 3.767ns (76.240%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    clkMod/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X62Y32         FDCE                                         r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.869     0.443    clkMod/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.567 r  clkMod/slowclk/XLXI_38/I_36_31/O
                         net (fo=5, routed)           0.808     1.375    clkMod/slowclk/XLXI_39/CE
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.499 r  clkMod/slowclk/XLXI_39/I_36_67/O
                         net (fo=5, routed)           0.607     2.106    clkMod/slowclk/XLXI_40/CE
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.116     2.222 r  clkMod/slowclk/XLXI_40/I_36_67/O
                         net (fo=5, routed)           0.676     2.899    clkMod/slowclk/XLXI_45/CE
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.354     3.253 r  clkMod/slowclk/XLXI_45/I_36_67/O
                         net (fo=5, routed)           0.806     4.059    RingCounter/seldig
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    38.510    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.407    38.586    RingCounter/DFF2
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.174ns (23.760%)  route 3.767ns (76.240%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    clkMod/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X62Y32         FDCE                                         r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.869     0.443    clkMod/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.567 r  clkMod/slowclk/XLXI_38/I_36_31/O
                         net (fo=5, routed)           0.808     1.375    clkMod/slowclk/XLXI_39/CE
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.499 r  clkMod/slowclk/XLXI_39/I_36_67/O
                         net (fo=5, routed)           0.607     2.106    clkMod/slowclk/XLXI_40/CE
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.116     2.222 r  clkMod/slowclk/XLXI_40/I_36_67/O
                         net (fo=5, routed)           0.676     2.899    clkMod/slowclk/XLXI_45/CE
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.354     3.253 r  clkMod/slowclk/XLXI_45/I_36_67/O
                         net (fo=5, routed)           0.806     4.059    RingCounter/seldig
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    38.510    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.407    38.586    RingCounter/DFF3
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF3_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.174ns (23.760%)  route 3.767ns (76.240%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    clkMod/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X62Y32         FDCE                                         r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.869     0.443    clkMod/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.567 r  clkMod/slowclk/XLXI_38/I_36_31/O
                         net (fo=5, routed)           0.808     1.375    clkMod/slowclk/XLXI_39/CE
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.499 r  clkMod/slowclk/XLXI_39/I_36_67/O
                         net (fo=5, routed)           0.607     2.106    clkMod/slowclk/XLXI_40/CE
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.116     2.222 r  clkMod/slowclk/XLXI_40/I_36_67/O
                         net (fo=5, routed)           0.676     2.899    clkMod/slowclk/XLXI_45/CE
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.354     3.253 r  clkMod/slowclk/XLXI_45/I_36_67/O
                         net (fo=5, routed)           0.806     4.059    RingCounter/seldig
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    38.510    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3_lopt_replica/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X65Y27         FDRE (Setup_fdre_C_CE)      -0.407    38.586    RingCounter/DFF3_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/BluCount/DFF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.437ns (26.753%)  route 3.934ns (73.247%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  PixPos/hpos/locount/DFF1/Q
                         net (fo=7, routed)           1.153     0.726    PixPos/hpos/locount/hpx[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.154     0.880 f  PixPos/hpos/locount/DFF0_i_3__1/O
                         net (fo=2, routed)           0.853     1.733    PixPos/hpos/locount/DFF0_i_3__1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.327     2.060 f  PixPos/hpos/locount/DFF1_i_2__0/O
                         net (fo=18, routed)          1.245     3.305    PixProc/BluCount/DFF2_1
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.152     3.457 r  PixProc/BluCount/DFF3_i_2/O
                         net (fo=1, routed)           0.684     4.141    PixProc/BluCount/DFF3_i_2_n_0
    SLICE_X2Y36          LUT4 (Prop_lut4_I1_O)        0.348     4.489 r  PixProc/BluCount/DFF3_i_1__1/O
                         net (fo=1, routed)           0.000     4.489    PixProc/BluCount/D_3
    SLICE_X2Y36          FDRE                                         r  PixProc/BluCount/DFF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    38.519    PixProc/BluCount/clk_out
    SLICE_X2Y36          FDRE                                         r  PixProc/BluCount/DFF3/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)        0.077    39.079    PixProc/BluCount/DFF3
  -------------------------------------------------------------------
                         required time                         39.079    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/BluCount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.185ns (22.703%)  route 4.035ns (77.297%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  PixPos/hpos/locount/DFF1/Q
                         net (fo=7, routed)           1.153     0.726    PixPos/hpos/locount/hpx[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.154     0.880 r  PixPos/hpos/locount/DFF0_i_3__1/O
                         net (fo=2, routed)           0.853     1.733    PixPos/hpos/locount/DFF0_i_3__1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.327     2.060 r  PixPos/hpos/locount/DFF1_i_2__0/O
                         net (fo=18, routed)          1.241     3.300    PixProc/BluCount/DFF2_1
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     3.424 r  PixProc/BluCount/DFF4_i_3/O
                         net (fo=2, routed)           0.789     4.213    PixProc/BluCount/DFF4_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     4.337 r  PixProc/BluCount/DFF4_i_1__1/O
                         net (fo=1, routed)           0.000     4.337    PixProc/BluCount/D_4
    SLICE_X3Y35          FDRE                                         r  PixProc/BluCount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    38.519    PixProc/BluCount/clk_out
    SLICE_X3Y35          FDRE                                         r  PixProc/BluCount/DFF4/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.029    39.031    PixProc/BluCount/DFF4
  -------------------------------------------------------------------
                         required time                         39.031    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.714ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/BluCount/DFF5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.211ns (23.086%)  route 4.035ns (76.914%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 r  PixPos/hpos/locount/DFF1/Q
                         net (fo=7, routed)           1.153     0.726    PixPos/hpos/locount/hpx[1]
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.154     0.880 r  PixPos/hpos/locount/DFF0_i_3__1/O
                         net (fo=2, routed)           0.853     1.733    PixPos/hpos/locount/DFF0_i_3__1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.327     2.060 r  PixPos/hpos/locount/DFF1_i_2__0/O
                         net (fo=18, routed)          1.241     3.300    PixProc/BluCount/DFF2_1
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     3.424 r  PixProc/BluCount/DFF4_i_3/O
                         net (fo=2, routed)           0.789     4.213    PixProc/BluCount/DFF4_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.150     4.363 r  PixProc/BluCount/DFF5_i_1__2/O
                         net (fo=1, routed)           0.000     4.363    PixProc/BluCount/D_5
    SLICE_X3Y35          FDRE                                         r  PixProc/BluCount/DFF5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    38.519    PixProc/BluCount/clk_out
    SLICE_X3Y35          FDRE                                         r  PixProc/BluCount/DFF5/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    39.077    PixProc/BluCount/DFF5
  -------------------------------------------------------------------
                         required time                         39.077    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 34.714    

Slack (MET) :             34.744ns  (required time - arrival time)
  Source:                 PixPos/hpos/locount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/vpos/locount/DFF4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.207ns (24.896%)  route 3.641ns (75.104%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  PixPos/hpos/locount/DFF1/Q
                         net (fo=7, routed)           1.153     0.726    PixPos/hpos/locount/hpx[1]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.124     0.850 f  PixPos/hpos/locount/DFF5_i_2__0/O
                         net (fo=7, routed)           0.418     1.268    PixPos/hpos/locount/DFF5_i_2__0_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     1.392 r  PixPos/hpos/locount/DFF0_i_2__2/O
                         net (fo=14, routed)          1.031     2.423    PixPos/vpos/locount/DFF0_2
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.152     2.575 r  PixPos/vpos/locount/DFF4_i_2__3/O
                         net (fo=3, routed)           0.465     3.041    PixPos/vpos/locount/DFF4_i_2__3_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.351     3.392 r  PixPos/vpos/locount/DFF4_i_1__0/O
                         net (fo=1, routed)           0.574     3.966    PixPos/vpos/locount/D_4
    SLICE_X4Y30          FDRE                                         r  PixPos/vpos/locount/DFF4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.506    38.511    PixPos/vpos/locount/clk_out
    SLICE_X4Y30          FDRE                                         r  PixPos/vpos/locount/DFF4/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)       -0.270    38.710    PixPos/vpos/locount/DFF4
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 34.744    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.174ns (24.707%)  route 3.578ns (75.293%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.629    -0.883    clkMod/slowclk/XLXI_38/I_Q1/clk_out
    SLICE_X62Y32         FDCE                                         r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  clkMod/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.869     0.443    clkMod/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I2_O)        0.124     0.567 r  clkMod/slowclk/XLXI_38/I_36_31/O
                         net (fo=5, routed)           0.808     1.375    clkMod/slowclk/XLXI_39/CE
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.124     1.499 r  clkMod/slowclk/XLXI_39/I_36_67/O
                         net (fo=5, routed)           0.607     2.106    clkMod/slowclk/XLXI_40/CE
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.116     2.222 r  clkMod/slowclk/XLXI_40/I_36_67/O
                         net (fo=5, routed)           0.676     2.899    clkMod/slowclk/XLXI_45/CE
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.354     3.253 r  clkMod/slowclk/XLXI_45/I_36_67/O
                         net (fo=5, routed)           0.617     3.869    RingCounter/seldig
    SLICE_X64Y27         FDRE                                         r  RingCounter/DFF0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    38.510    RingCounter/clk_out
    SLICE_X64Y27         FDRE                                         r  RingCounter/DFF0/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X64Y27         FDRE (Setup_fdre_C_CE)      -0.371    38.622    RingCounter/DFF0
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 PixPos/vpos/hicount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/FrameCount/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.086ns (22.801%)  route 3.677ns (77.199%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.626    -0.886    PixPos/vpos/hicount/clk_out
    SLICE_X4Y32          FDRE                                         r  PixPos/vpos/hicount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  PixPos/vpos/hicount/DFF0/Q
                         net (fo=8, routed)           1.006     0.576    PixPos/vpos/locount/DFF0_1[0]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.154     0.730 r  PixPos/vpos/locount/DFF0_i_5/O
                         net (fo=1, routed)           0.674     1.404    PixPos/hpos/locount/DFF4_1
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.327     1.731 r  PixPos/hpos/locount/DFF0_i_2__4/O
                         net (fo=10, routed)          1.375     3.106    PixProc/FrameCount/DFF0_0
    SLICE_X4Y34          LUT3 (Prop_lut3_I1_O)        0.149     3.255 r  PixProc/FrameCount/DFF1_i_1__0/O
                         net (fo=1, routed)           0.622     3.877    PixProc/FrameCount/D_1
    SLICE_X5Y34          FDRE                                         r  PixProc/FrameCount/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.511    38.516    PixProc/FrameCount/clk_out
    SLICE_X5Y34          FDRE                                         r  PixProc/FrameCount/DFF1/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.275    38.723    PixProc/FrameCount/DFF1
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                 34.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PixProc/BluCount/DFF4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/BLU2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/BluCount/clk_out
    SLICE_X3Y35          FDRE                                         r  PixProc/BluCount/DFF4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/BluCount/DFF4/Q
                         net (fo=5, routed)           0.125    -0.324    PixProc/BluCount/BluOut[2]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  PixProc/BluCount/BLU2_i_1/O
                         net (fo=1, routed)           0.000    -0.279    PixProc/B[2]
    SLICE_X2Y35          FDRE                                         r  PixProc/BLU2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.861    -0.829    PixProc/clk_out
    SLICE_X2Y35          FDRE                                         r  PixProc/BLU2/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121    -0.456    PixProc/BLU2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PixProc/FrameCount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/FrameCount/DFF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.320%)  route 0.110ns (36.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.589    -0.592    PixProc/FrameCount/clk_out
    SLICE_X5Y34          FDRE                                         r  PixProc/FrameCount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PixProc/FrameCount/DFF1/Q
                         net (fo=5, routed)           0.110    -0.341    PixProc/FrameCount/DFF1_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.049    -0.292 r  PixProc/FrameCount/DFF3_i_1__4/O
                         net (fo=1, routed)           0.000    -0.292    PixProc/FrameCount/DFF3_i_1__4_n_0
    SLICE_X4Y34          FDRE                                         r  PixProc/FrameCount/DFF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.858    -0.832    PixProc/FrameCount/clk_out
    SLICE_X4Y34          FDRE                                         r  PixProc/FrameCount/DFF3/C
                         clock pessimism              0.252    -0.579    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107    -0.472    PixProc/FrameCount/DFF3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PixPos/hpos/locount/DFF5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixPos/hpos/hicount/DFF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.588    -0.593    PixPos/hpos/locount/clk_out
    SLICE_X3Y31          FDRE                                         r  PixPos/hpos/locount/DFF5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PixPos/hpos/locount/DFF5/Q
                         net (fo=10, routed)          0.134    -0.319    PixPos/hpos/locount/hpx[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  PixPos/hpos/locount/DFF0_i_1__2/O
                         net (fo=1, routed)           0.000    -0.274    PixPos/hpos/hicount/D_0
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixPos/hpos/hicount/clk_out
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF0/C
                         clock pessimism              0.252    -0.580    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120    -0.460    PixPos/hpos/hicount/DFF0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RingCounter/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RingCounter/DFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.585    -0.596    RingCounter/clk_out
    SLICE_X64Y27         FDRE                                         r  RingCounter/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  RingCounter/DFF0/Q
                         net (fo=1, routed)           0.083    -0.349    RingCounter/out_dff_0
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045    -0.304 r  RingCounter/DFF1_i_1__7/O
                         net (fo=1, routed)           0.000    -0.304    RingCounter/ringsel[3]
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.853    -0.837    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/C
                         clock pessimism              0.253    -0.583    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.092    -0.491    RingCounter/DFF1
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PixProc/FrameCount/DFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/FrameCount/DFF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.589    -0.592    PixProc/FrameCount/clk_out
    SLICE_X5Y34          FDRE                                         r  PixProc/FrameCount/DFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PixProc/FrameCount/DFF1/Q
                         net (fo=5, routed)           0.110    -0.341    PixProc/FrameCount/DFF1_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.045    -0.296 r  PixProc/FrameCount/DFF2_i_1__5/O
                         net (fo=1, routed)           0.000    -0.296    PixProc/FrameCount/DFF2_i_1__5_n_0
    SLICE_X4Y34          FDRE                                         r  PixProc/FrameCount/DFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.858    -0.832    PixProc/FrameCount/clk_out
    SLICE_X4Y34          FDRE                                         r  PixProc/FrameCount/DFF2/C
                         clock pessimism              0.252    -0.579    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092    -0.487    PixProc/FrameCount/DFF2
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 PixProc/GrnCount/DFF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/GrnCount/DFF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.592    -0.589    PixProc/GrnCount/clk_out
    SLICE_X2Y37          FDRE                                         r  PixProc/GrnCount/DFF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  PixProc/GrnCount/DFF0/Q
                         net (fo=7, routed)           0.094    -0.331    PixProc/GrnCount/DFF0_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.286 r  PixProc/GrnCount/DFF2_i_1__2/O
                         net (fo=1, routed)           0.000    -0.286    PixProc/GrnCount/D_2
    SLICE_X3Y37          FDRE                                         r  PixProc/GrnCount/DFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.862    -0.828    PixProc/GrnCount/clk_out
    SLICE_X3Y37          FDRE                                         r  PixProc/GrnCount/DFF2/C
                         clock pessimism              0.251    -0.576    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091    -0.485    PixProc/GrnCount/DFF2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PixProc/FrameCount/DFF6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/RED3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/FrameCount/clk_out
    SLICE_X3Y35          FDRE                                         r  PixProc/FrameCount/DFF6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/FrameCount/DFF6/Q
                         net (fo=3, routed)           0.123    -0.327    PixProc/FrameCount/FrameOut[6]
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  PixProc/FrameCount/RED3_i_1/O
                         net (fo=1, routed)           0.000    -0.282    PixProc/R[3]
    SLICE_X0Y35          FDRE                                         r  PixProc/RED3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.861    -0.829    PixProc/clk_out
    SLICE_X0Y35          FDRE                                         r  PixProc/RED3/C
                         clock pessimism              0.253    -0.575    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.092    -0.483    PixProc/RED3
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PixPos/hpos/locount/DFF4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/HSYNC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.589    -0.592    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PixPos/hpos/locount/DFF4/Q
                         net (fo=5, routed)           0.157    -0.294    PixPos/hpos/locount/hpx[4]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  PixPos/hpos/locount/HSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.249    PixProc/D0
    SLICE_X2Y31          FDRE                                         r  PixProc/HSYNC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixProc/clk_out
    SLICE_X2Y31          FDRE                                         r  PixProc/HSYNC/C
                         clock pessimism              0.253    -0.579    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.121    -0.458    PixProc/HSYNC
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 PixProc/FrameCount/DFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/FrameCount/DFF6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.933%)  route 0.165ns (47.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.589    -0.592    PixProc/FrameCount/clk_out
    SLICE_X4Y34          FDRE                                         r  PixProc/FrameCount/DFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PixProc/FrameCount/DFF2/Q
                         net (fo=8, routed)           0.165    -0.286    PixProc/FrameCount/DFF5_0[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  PixProc/FrameCount/DFF6_i_1/O
                         net (fo=1, routed)           0.000    -0.241    PixProc/FrameCount/D_6
    SLICE_X3Y35          FDRE                                         r  PixProc/FrameCount/DFF6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.861    -0.829    PixProc/FrameCount/clk_out
    SLICE_X3Y35          FDRE                                         r  PixProc/FrameCount/DFF6/C
                         clock pessimism              0.274    -0.554    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.462    PixProc/FrameCount/DFF6
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PixPos/vpos/locount/DFF5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PixProc/VSYNC/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.585    -0.596    PixPos/vpos/locount/clk_out
    SLICE_X4Y30          FDRE                                         r  PixPos/vpos/locount/DFF5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  PixPos/vpos/locount/DFF5/Q
                         net (fo=7, routed)           0.179    -0.277    PixPos/vpos/locount/vpx[5]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.232 r  PixPos/vpos/locount/VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.232    PixProc/VSYNC_0
    SLICE_X3Y30          FDRE                                         r  PixProc/VSYNC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.856    -0.834    PixProc/clk_out
    SLICE_X3Y30          FDRE                                         r  PixProc/VSYNC/C
                         clock pessimism              0.274    -0.559    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092    -0.467    PixProc/VSYNC
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkMod/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      PixPos/hpos/hicount/DFF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y31      PixPos/hpos/hicount/DFF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y32      PixPos/hpos/locount/DFF0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y32      PixPos/hpos/locount/DFF1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y32      PixPos/hpos/locount/DFF2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      PixPos/hpos/locount/DFF3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y32      PixPos/hpos/locount/DFF4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y31      PixPos/hpos/locount/DFF5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      PixPos/hpos/locount/DFF0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      PixPos/hpos/locount/DFF0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y31      PixPos/hpos/hicount/DFF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      PixPos/hpos/locount/DFF0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y32      PixPos/hpos/locount/DFF0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      PixPos/hpos/locount/DFF2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkMod/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCounter/DFF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.483ns (62.016%)  route 2.746ns (37.984%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  RingCounter/DFF3/Q
                         net (fo=4, routed)           0.835     0.364    RingCounter/seg_OBUF[2]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.326     0.690 r  RingCounter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910     2.600    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738     6.338 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.338    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.449ns (62.792%)  route 2.637ns (37.208%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  RingCounter/DFF3/Q
                         net (fo=4, routed)           0.684     0.213    HexDisplay/seg[5][0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.324     0.537 r  HexDisplay/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.952     2.489    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     6.195 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.195    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.251ns (60.322%)  route 2.796ns (39.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  RingCounter/DFF3/Q
                         net (fo=4, routed)           0.835     0.364    RingCounter/seg_OBUF[2]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.296     0.660 r  RingCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.960     2.620    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.156 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.156    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 4.226ns (60.614%)  route 2.746ns (39.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  RingCounter/DFF3/Q
                         net (fo=4, routed)           0.835     0.364    RingCounter/seg_OBUF[2]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.296     0.660 r  RingCounter/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.910     2.570    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.081 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.081    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.111ns (59.424%)  route 2.807ns (40.576%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  RingCounter/DFF2/Q
                         net (fo=7, routed)           0.505     0.071    HexDisplay/ringsel[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.195 r  HexDisplay/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.302     2.497    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.028 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.028    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.218ns (61.047%)  route 2.691ns (38.953%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  RingCounter/DFF3/Q
                         net (fo=4, routed)           0.830     0.359    RingCounter/seg_OBUF[2]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.296     0.655 r  RingCounter/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.861     2.516    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.019 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.019    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.079ns (66.070%)  route 2.095ns (33.930%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 f  RingCounter/DFF2/Q
                         net (fo=7, routed)           0.432    -0.002    RingCounter/DFF2_0[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.122 r  RingCounter/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     1.784    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.283 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.283    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.986ns (65.502%)  route 2.100ns (34.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.633    -0.879    PixProc/clk_out
    SLICE_X1Y35          FDRE                                         r  PixProc/GRN3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  PixProc/GRN3/Q
                         net (fo=1, routed)           2.100     1.677    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.208 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.208    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCounter/DFF3_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 3.976ns (65.966%)  route 2.051ns (34.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.621    -0.891    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  RingCounter/DFF3_lopt_replica/Q
                         net (fo=1, routed)           2.051     1.617    lopt
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.137 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.137    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 4.099ns (68.723%)  route 1.866ns (31.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.631    -0.881    PixProc/clk_out
    SLICE_X0Y34          FDRE                                         r  PixProc/GRN1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  PixProc/GRN1/Q
                         net (fo=1, routed)           1.866     1.404    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.680     5.085 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.085    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PixProc/VSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.345ns (80.496%)  route 0.326ns (19.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.587    -0.594    PixProc/clk_out
    SLICE_X3Y30          FDRE                                         r  PixProc/VSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PixProc/VSYNC/Q
                         net (fo=1, routed)           0.326    -0.127    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.077 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.077    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/BLU1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.346ns (80.059%)  route 0.335ns (19.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X0Y34          FDRE                                         r  PixProc/BLU1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/BLU1/Q
                         net (fo=1, routed)           0.335    -0.114    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.090 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.090    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.345ns (79.020%)  route 0.357ns (20.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X0Y35          FDRE                                         r  PixProc/RED3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/RED3/Q
                         net (fo=1, routed)           0.357    -0.092    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.111 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.111    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.726%)  route 0.347ns (20.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X0Y34          FDRE                                         r  PixProc/GRN0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/GRN0/Q
                         net (fo=1, routed)           0.347    -0.103    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.119 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.119    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/RED2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.366ns (79.859%)  route 0.344ns (20.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X0Y35          FDRE                                         r  PixProc/RED2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/RED2/Q
                         net (fo=1, routed)           0.344    -0.105    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.120 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.120    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/BLU0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.378ns (80.086%)  route 0.343ns (19.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.589    -0.592    PixProc/clk_out
    SLICE_X1Y32          FDRE                                         r  PixProc/BLU0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  PixProc/BLU0/Q
                         net (fo=1, routed)           0.343    -0.122    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.250     1.128 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.128    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/GRN2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.371ns (79.387%)  route 0.356ns (20.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X0Y35          FDRE                                         r  PixProc/GRN2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PixProc/GRN2/Q
                         net (fo=1, routed)           0.356    -0.093    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.137 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.137    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/BLU3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.390ns (80.328%)  route 0.340ns (19.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X2Y35          FDRE                                         r  PixProc/BLU3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  PixProc/BLU3/Q
                         net (fo=1, routed)           0.340    -0.086    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.140 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.140    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/BLU2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.384ns (79.811%)  route 0.350ns (20.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.591    -0.590    PixProc/clk_out
    SLICE_X2Y35          FDRE                                         r  PixProc/BLU2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  PixProc/BLU2/Q
                         net (fo=1, routed)           0.350    -0.076    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.143 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.143    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PixProc/HSYNC/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.362ns (78.099%)  route 0.382ns (21.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.588    -0.593    PixProc/clk_out
    SLICE_X2Y31          FDRE                                         r  PixProc/HSYNC/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  PixProc/HSYNC/Q
                         net (fo=1, routed)           0.382    -0.047    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.150 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.150    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clkMod/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clkMod/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clkMod/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkMod/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkMod/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkMod/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RingCounter/DFF0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.441ns (25.302%)  route 4.255ns (74.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          4.255     5.696    RingCounter/greset
    SLICE_X64Y27         FDRE                                         r  RingCounter/DFF0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    -1.490    RingCounter/clk_out
    SLICE_X64Y27         FDRE                                         r  RingCounter/DFF0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RingCounter/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.441ns (25.302%)  route 4.255ns (74.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          4.255     5.696    RingCounter/greset
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    -1.490    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RingCounter/DFF2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.441ns (25.302%)  route 4.255ns (74.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          4.255     5.696    RingCounter/greset
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    -1.490    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RingCounter/DFF3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.441ns (25.302%)  route 4.255ns (74.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          4.255     5.696    RingCounter/greset
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    -1.490    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            RingCounter/DFF3_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 1.441ns (25.302%)  route 4.255ns (74.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          4.255     5.696    RingCounter/greset
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.505    -1.490    RingCounter/clk_out
    SLICE_X65Y27         FDRE                                         r  RingCounter/DFF3_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/RED0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.441ns (29.711%)  route 3.410ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          3.410     4.851    PixProc/greset
    SLICE_X0Y36          FDRE                                         r  PixProc/RED0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    -1.481    PixProc/clk_out
    SLICE_X0Y36          FDRE                                         r  PixProc/RED0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/RedCount/DFF4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.441ns (29.711%)  route 3.410ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          3.410     4.851    PixProc/RedCount/greset
    SLICE_X0Y36          FDRE                                         r  PixProc/RedCount/DFF4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    -1.481    PixProc/RedCount/clk_out
    SLICE_X0Y36          FDRE                                         r  PixProc/RedCount/DFF4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/RedCount/DFF5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.441ns (29.711%)  route 3.410ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          3.410     4.851    PixProc/RedCount/greset
    SLICE_X0Y36          FDRE                                         r  PixProc/RedCount/DFF5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    -1.481    PixProc/RedCount/clk_out
    SLICE_X0Y36          FDRE                                         r  PixProc/RedCount/DFF5/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/RedCount/DFF0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 1.441ns (29.738%)  route 3.405ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          3.405     4.847    PixProc/RedCount/greset
    SLICE_X1Y36          FDRE                                         r  PixProc/RedCount/DFF0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    -1.481    PixProc/RedCount/clk_out
    SLICE_X1Y36          FDRE                                         r  PixProc/RedCount/DFF0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/RedCount/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 1.441ns (29.738%)  route 3.405ns (70.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          3.405     4.847    PixProc/RedCount/greset
    SLICE_X1Y36          FDRE                                         r  PixProc/RedCount/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          1.514    -1.481    PixProc/RedCount/clk_out
    SLICE_X1Y36          FDRE                                         r  PixProc/RedCount/DFF1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/hicount/DFF0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.210ns (21.963%)  route 0.744ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.744     0.954    PixPos/hpos/hicount/btnC_IBUF
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixPos/hpos/hicount/clk_out
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/hicount/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.210ns (21.963%)  route 0.744ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.744     0.954    PixPos/hpos/hicount/btnC_IBUF
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixPos/hpos/hicount/clk_out
    SLICE_X2Y31          FDRE                                         r  PixPos/hpos/hicount/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/locount/DFF5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.210ns (21.963%)  route 0.744ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.744     0.954    PixPos/hpos/locount/btnC_IBUF
    SLICE_X3Y31          FDRE                                         r  PixPos/hpos/locount/DFF5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixPos/hpos/locount/clk_out
    SLICE_X3Y31          FDRE                                         r  PixPos/hpos/locount/DFF5/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/locount/DFF6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.210ns (21.963%)  route 0.744ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.744     0.954    PixPos/hpos/locount/btnC_IBUF
    SLICE_X3Y31          FDRE                                         r  PixPos/hpos/locount/DFF6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixPos/hpos/locount/clk_out
    SLICE_X3Y31          FDRE                                         r  PixPos/hpos/locount/DFF6/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/HSYNC/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.210ns (21.963%)  route 0.744ns (78.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.744     0.954    PixProc/greset
    SLICE_X2Y31          FDRE                                         r  PixProc/HSYNC/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.857    -0.833    PixProc/clk_out
    SLICE_X2Y31          FDRE                                         r  PixProc/HSYNC/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/vpos/locount/DFF3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.943%)  route 0.791ns (79.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.791     1.000    PixPos/vpos/locount/btnC_IBUF
    SLICE_X3Y30          FDRE                                         r  PixPos/vpos/locount/DFF3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.856    -0.834    PixPos/vpos/locount/clk_out
    SLICE_X3Y30          FDRE                                         r  PixPos/vpos/locount/DFF3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixProc/VSYNC/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.210ns (20.943%)  route 0.791ns (79.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.791     1.000    PixProc/greset
    SLICE_X3Y30          FDRE                                         r  PixProc/VSYNC/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.856    -0.834    PixProc/clk_out
    SLICE_X3Y30          FDRE                                         r  PixProc/VSYNC/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/locount/DFF1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.210ns (20.188%)  route 0.828ns (79.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.828     1.038    PixPos/hpos/locount/btnC_IBUF
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.858    -0.832    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/locount/DFF2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.210ns (20.188%)  route 0.828ns (79.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.828     1.038    PixPos/hpos/locount/btnC_IBUF
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.858    -0.832    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            PixPos/hpos/locount/DFF4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.210ns (20.188%)  route 0.828ns (79.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=72, routed)          0.828     1.038    PixPos/hpos/locount/btnC_IBUF
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkMod/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMod/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkMod/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkMod/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkMod/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkMod/slowclk/XLXI_401/O
                         net (fo=86, routed)          0.858    -0.832    PixPos/hpos/locount/clk_out
    SLICE_X1Y32          FDRE                                         r  PixPos/hpos/locount/DFF4/C





