Return-Path: <linux-usb+bounces-20222-lists+linux-usb=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-usb@lfdr.de
Delivered-To: lists+linux-usb@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 5165FA2A715
	for <lists+linux-usb@lfdr.de>; Thu,  6 Feb 2025 12:13:11 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 7E82D3A9831
	for <lists+linux-usb@lfdr.de>; Thu,  6 Feb 2025 11:12:52 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 16FD322CBF3;
	Thu,  6 Feb 2025 11:11:24 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="YYxk/WY/"
X-Original-To: linux-usb@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id ABF4422CBD3;
	Thu,  6 Feb 2025 11:11:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1738840283; cv=none; b=DPvOv3f64AoCw2Z9RvvaJ1m0Yf0RlHbpUC/39wlZ4AxQouFXyDvpEswIL+i+WN5Hg6DEjqOyUTWAwcvIPiOKSaH6TySrKTiDDnQ7AWNRvIDaBjKCmIt0M4uhGDWOFd+5Rg/zZ2qE0JtwP4cnV75/GCTqGnQujeIrFquX/zMaD4M=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1738840283; c=relaxed/simple;
	bh=4cZ7glmYkpT90N4ov7OF9dXwHRbyHR7+o2ewIn1yC78=;
	h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=mOJD+v93GtM8pbOVI7pDf8ZAl8E2NXgwIMq4irfzCBAMq8EIZaEPAhWljJZ7Z3BPtncbGesPcLmxTsfG2wnvIoNj9wz2J48K1ww4Y7QqL59KB1nid8hcp6PMFGnAYQGq0B78SVCWolKV/dH//oqHuEK7G/XcmanZHdo6usYB4V8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=YYxk/WY/; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 51682YdN003822;
	Thu, 6 Feb 2025 11:11:16 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
	cc:content-type:date:from:message-id:mime-version:subject:to; s=
	qcppdkim1; bh=Fl29CSLpq8agxSmochuAZogoy5ZuyR9fPu2R14AAh3E=; b=YY
	xk/WY/N1uSJ9WV584KlxAzcwUN7rzRwVFbViC3a5qvLT44Wvj1Rnb4ZoEhSe7fw2
	BJwoalILrKx9mM2dlrz5saJUQt2W32/YYM3fDFjzUs7g9PPO2st3V5yc/XUeVtUC
	D+1FxDxGUVLd9myfvFr+nHimQo/44kge2dEibM8i+xz5ZJaOAssVLvwSg7d/h9VL
	dYdA7tun5f7siwCtkUgMrCUlANIxJaooGDQLBlG9ZH1ByCFO7VPKQYqXEWOweaz7
	/bcuy4lvmb8er82z63rce6zET8vf7oicvYuJ4fKNp4j7xue2hf6SDol2giNYhd2E
	8W0I1JZj7ghoizJsDZfw==
Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44ms7n0f5r-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Thu, 06 Feb 2025 11:11:16 +0000 (GMT)
Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231])
	by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 516BBFA5005603
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Thu, 6 Feb 2025 11:11:15 GMT
Received: from hu-akakum-hyd.qualcomm.com (10.80.80.8) by
 nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.1544.9; Thu, 6 Feb 2025 03:11:08 -0800
From: Akash Kumar <quic_akakum@quicinc.com>
To: Thinh Nguyen <Thinh.Nguyen@synopsys.com>,
        Greg Kroah-Hartman
	<gregkh@linuxfoundation.org>,
        Jack Pham <quic_jackp@quicinc.com>, <kernel@quicinc.com>,
        Wesley Cheng <quic_wcheng@quicinc.com>
CC: Bjorn Andersson <andersson@kernel.org>,
        Konrad Dybcio
	<konradybcio@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski
	<krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        "Vijayavardhan
 Vennapusa" <quic_vvreddy@quicinc.com>,
        <linux-usb@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        Akash Kumar <quic_akakum@quicinc.com>
Subject: [PATCH 00/18] Reserve high bandwidth for HS isoc eps
Date: Thu, 6 Feb 2025 16:40:27 +0530
Message-ID: <20250206111045.16612-1-quic_akakum@quicinc.com>
X-Mailer: git-send-email 2.17.1
Precedence: bulk
X-Mailing-List: linux-usb@vger.kernel.org
List-Id: <linux-usb.vger.kernel.org>
List-Subscribe: <mailto:linux-usb+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-usb+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
 nasanex01a.na.qualcomm.com (10.52.223.231)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085
X-Proofpoint-ORIG-GUID: of_cLTmW_rQsf0diQk13Y-TPCa5V6V2y
X-Proofpoint-GUID: of_cLTmW_rQsf0diQk13Y-TPCa5V6V2y
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34
 definitions=2025-02-06_03,2025-02-05_03,2024-11-22_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0
 impostorscore=0 bulkscore=4 phishscore=0 clxscore=1011 lowpriorityscore=4
 priorityscore=1501 spamscore=0 mlxscore=0 mlxlogscore=741 adultscore=0
 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1
 engine=8.19.0-2501170000 definitions=main-2502060092

It is observed while testing multiple audio devices over usb, a glitch is
observed during testing. As per dwc datasheet,By default, HC reserves 80%
of the bandwidth for periodic EPs which can be increased if needed.

Add quirk to set GUCTL register BIT 16 to accommodate higher bandwidth for
2 isoc eps.

If this bit is set, the bandwidth is relaxed to 85% to accommodate two high
speed, high bandwidth ISOC EPs. USB 2.0 required 80% bandwidth allocated
for ISOC traffic. If two High-bandwidth ISOC devices (HD Webcams) are
connected, and if each requires 1024-bytes X 3 packets per Micro-Frame,
then the bandwidth required is around 82%. If this bit is set, then it is
possible to connect two Webcams of 1024bytes X 3 paylod per Micro-Frame
each. Alternatively, you might need to lower the resolution of the
webcams. This bit is valid in Host and DRD configuration and is used in
host mode operation only.

Set this bit for host mode uvc uac usecases where two isoc eps
are used and uvc flickers or audio glitch is observed.


Akash Kumar (18):
  usb: dwc3: Reserve Higher Bandwidth for HS Periodic EPs
  arm64: dts: qcom: sa8775p: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm8350: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm8450: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm8150: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm6125: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm8250: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sm6350: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sc7280: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sdm630: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sdm845: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sdx75: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: qcs404: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sc7180: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: x1e80100: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sc8280xp: Enable high bandwidth for hs isoc eps
  arm64: dts: qcom: sc8180x: Enable high bandwidth for hs isoc eps

 arch/arm64/boot/dts/qcom/qcs404.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/qdu1000.dtsi  |  1 +
 arch/arm64/boot/dts/qcom/sa8775p.dtsi  |  3 +++
 arch/arm64/boot/dts/qcom/sc7180.dtsi   |  1 +
 arch/arm64/boot/dts/qcom/sc7280.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sc8180x.dtsi  |  3 +++
 arch/arm64/boot/dts/qcom/sc8280xp.dtsi |  3 +++
 arch/arm64/boot/dts/qcom/sdm630.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sdm845.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sdx75.dtsi    |  1 +
 arch/arm64/boot/dts/qcom/sm6125.dtsi   |  1 +
 arch/arm64/boot/dts/qcom/sm6350.dtsi   |  1 +
 arch/arm64/boot/dts/qcom/sm8150.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sm8250.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sm8350.dtsi   |  2 ++
 arch/arm64/boot/dts/qcom/sm8450.dtsi   |  1 +
 arch/arm64/boot/dts/qcom/x1e80100.dtsi |  5 +++++
 drivers/usb/dwc3/core.c                | 11 +++++++++++
 drivers/usb/dwc3/core.h                |  4 ++++
 19 files changed, 49 insertions(+)

-- 
2.17.1


