#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 14 00:31:48 2023
# Process ID: 1828
# Current directory: D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.runs/synth_1
# Command line: vivado.exe -log CYBERcobra.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CYBERcobra.tcl
# Log file: D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.runs/synth_1/CYBERcobra.vds
# Journal file: D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CYBERcobra.tcl -notrace
Command: synth_design -top CYBERcobra -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 507.484 ; gain = 209.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CYBERcobra' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/CYBERcobra.sv:22]
	Parameter pc_trans_const bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/program_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/program_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder32' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder32.sv:1]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (2#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fulladder32' (3#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/fulladder32.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/instr_måm.sv:1]
	Parameter cellsValue bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'example.txt' is read successfully [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/instr_måm.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (4#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/instr_måm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu_riscv' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/alu_riscv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_riscv' (5#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/alu_riscv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rf_riscv' [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/rf_riscv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rf_riscv' (6#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/src/rf_riscv.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'CYBERcobra' (7#1) [D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.srcs/sources_1/new/CYBERcobra.sv:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 580.570 ; gain = 282.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 580.570 ; gain = 282.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 580.570 ; gain = 282.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 580.570 ; gain = 282.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CYBERcobra 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module instr_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  23 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
Module alu_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rf_riscv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program_counter_inst/pc_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program_counter_inst/pc_o_reg[0] )
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[31][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[15][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[23][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[7][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[27][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[11][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[19][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[29][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[13][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[21][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[5][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[25][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[9][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[17][0]' (FDE) to 'register_file_inst/rf_mem_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[30][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[14][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[22][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[6][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[26][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[10][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[18][0]' (FDE) to 'register_file_inst/rf_mem_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[28][0]' (FDE) to 'register_file_inst/rf_mem_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[12][0]' (FDE) to 'register_file_inst/rf_mem_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[20][0]' (FDE) to 'register_file_inst/rf_mem_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[4][0]' (FDE) to 'register_file_inst/rf_mem_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[24][0]' (FDE) to 'register_file_inst/rf_mem_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[8][0]' (FDE) to 'register_file_inst/rf_mem_reg[16][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][0] )
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[31][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[15][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[23][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[7][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[27][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[11][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[19][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[29][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[13][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[21][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[5][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[25][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[9][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[17][1]' (FDE) to 'register_file_inst/rf_mem_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[30][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[14][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[22][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[6][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[26][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[10][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[18][1]' (FDE) to 'register_file_inst/rf_mem_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[28][1]' (FDE) to 'register_file_inst/rf_mem_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[12][1]' (FDE) to 'register_file_inst/rf_mem_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[20][1]' (FDE) to 'register_file_inst/rf_mem_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[4][1]' (FDE) to 'register_file_inst/rf_mem_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[24][1]' (FDE) to 'register_file_inst/rf_mem_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[8][1]' (FDE) to 'register_file_inst/rf_mem_reg[16][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][1] )
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[31][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[15][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[23][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[7][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[27][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[11][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[19][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[29][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[13][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[21][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[5][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[25][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[9][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[17][2]' (FDE) to 'register_file_inst/rf_mem_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[30][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[14][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[22][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[6][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[26][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[10][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[18][2]' (FDE) to 'register_file_inst/rf_mem_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[28][2]' (FDE) to 'register_file_inst/rf_mem_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[12][2]' (FDE) to 'register_file_inst/rf_mem_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[20][2]' (FDE) to 'register_file_inst/rf_mem_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[4][2]' (FDE) to 'register_file_inst/rf_mem_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[24][2]' (FDE) to 'register_file_inst/rf_mem_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[8][2]' (FDE) to 'register_file_inst/rf_mem_reg[16][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][2] )
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[31][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[15][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[23][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[7][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[27][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[11][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[19][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[29][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[13][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[21][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[5][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[25][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[9][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[17][3]' (FDE) to 'register_file_inst/rf_mem_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[30][3]' (FDE) to 'register_file_inst/rf_mem_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[14][3]' (FDE) to 'register_file_inst/rf_mem_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[22][3]' (FDE) to 'register_file_inst/rf_mem_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[6][3]' (FDE) to 'register_file_inst/rf_mem_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'register_file_inst/rf_mem_reg[26][3]' (FDE) to 'register_file_inst/rf_mem_reg[28][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_inst/rf_mem_reg[16][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|instr_mem   | p_0_out    | 32x8          | LUT            | 
|instr_mem   | p_0_out    | 32x8          | LUT            | 
|instr_mem   | p_0_out    | 32x8          | LUT            | 
|instr_mem   | p_0_out    | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    26|
|4     |LUT3   |    41|
|5     |LUT4   |    70|
|6     |LUT5   |    95|
|7     |LUT6   |   119|
|8     |FDRE   |   126|
|9     |IBUF   |    18|
|10    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   532|
|2     |  ALU_inst             |alu_riscv       |     4|
|3     |  program_counter_inst |program_counter |   381|
|4     |  register_file_inst   |rf_riscv        |    96|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 913.766 ; gain = 616.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 913.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 913.766 ; gain = 616.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.766 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MIET-APS-Labs/LAB2_Register_file_and_memory/RegFile_and_memory.runs/synth_1/CYBERcobra.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CYBERcobra_utilization_synth.rpt -pb CYBERcobra_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 00:32:14 2023...
