$date
	Thu Sep 21 11:30:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module count1_tb $end
$var wire 3 ! f [2:0] $end
$var reg 6 " b [5:0] $end
$scope module c1 $end
$var wire 6 # b [5:0] $end
$var wire 2 $ m1 [1:0] $end
$var wire 2 % m0 [1:0] $end
$var wire 3 & f [2:0] $end
$var wire 1 ' c $end
$scope module f0 $end
$var wire 1 ( cin $end
$var wire 1 ) cout $end
$var wire 1 * s $end
$var wire 1 + x $end
$var wire 1 , y $end
$upscope $end
$scope module f1 $end
$var wire 1 - cin $end
$var wire 1 . cout $end
$var wire 1 / s $end
$var wire 1 0 x $end
$var wire 1 1 y $end
$upscope $end
$scope module f2 $end
$var wire 1 2 cin $end
$var wire 1 ' cout $end
$var wire 1 3 s $end
$var wire 1 4 x $end
$var wire 1 5 y $end
$upscope $end
$scope module f3 $end
$var wire 1 ' cin $end
$var wire 1 6 cout $end
$var wire 1 7 s $end
$var wire 1 8 x $end
$var wire 1 9 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
18
17
16
15
14
03
02
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
b110 &
b11 %
b11 $
b111111 #
b111111 "
b110 !
$end
#20
b100 !
b100 &
07
08
b1 %
0)
0(
0+
b111100 "
b111100 #
#40
06
1'
17
09
b10 !
b10 &
03
0.
14
15
b1 %
1*
b1 $
1/
1(
0,
00
01
b1001 "
b1001 #
#60
07
0'
b1 !
b1 &
13
05
b0 $
0/
0-
b1 "
b1 #
#80
