// Seed: 2858976947
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_4(
      id_2, 1, id_3
  );
  assign id_2 = id_2;
  type_5(
      id_1[1 : 1-1], id_1
  );
  logic id_3;
endmodule
