[{"DBLP title": "Algorithm transformation methods to reduce software-only fault tolerance techniques' overhead.", "DBLP authors": ["Jos\u00e9 Rodrigo Azambuja", "Gustavo Brown", "Fernanda Lima Kastensmidt", "Luigi Carro"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604042", "OA papers": [{"PaperId": "https://openalex.org/W2018136238", "PaperTitle": "Algorithm transformation methods to reduce software-only fault tolerance techniques' overhead", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Fac. de Ing., Univ. de la Republica, Montevideo, Uruguay": 1.0}, "Authors": ["Jose Rodrigo Azambuja", "Gustavo Brown", "Fernanda Lima Kastensmidt", "Luigi Carro"]}]}, {"DBLP title": "Fault-tolerant adaptive routing under permanent and temporary failures for many-core systems-on-chip.", "DBLP authors": ["Michael G. Dimopoulos", "Yi Gang", "Mounir Benabdenbi", "Lorena Anghel", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604043", "OA papers": [{"PaperId": "https://openalex.org/W2137012495", "PaperTitle": "Fault-tolerant adaptive routing under permanent and temporary failures for many-core systems-on-chip", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Michael G. Dimopoulos", "Yi Gang", "Mounir Benabdenbi", "Lorena Anghel", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"]}]}, {"DBLP title": "Hardening of serial communication protocols for potentially critical systems in automotive applications: LIN bus.", "DBLP authors": ["Anna Vaskova", "Marta Portela-Garc\u00eda", "Matteo Sonza Reorda"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604044", "OA papers": [{"PaperId": "https://openalex.org/W2169810971", "PaperTitle": "Hardening of serial communication protocols for potentially critical systems in automotive applications: LIN bus", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Carlos III University of Madrid": 4.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Anna Vaskova", "Marta Portela-Garcia", "Mario Garcia-Valderas", "Celia Lopez-Ongil", "M. Sonza Reorda"]}]}, {"DBLP title": "Highly-reliable integer matrix multiplication via numerical packing.", "DBLP authors": ["Ijeoma Anarado", "Mohammad Ashraful Anam", "Davide Anastasia", "Fabio Verdicchio", "Yiannis Andreopoulos"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604045", "OA papers": [{"PaperId": "https://openalex.org/W2119992846", "PaperTitle": "Highly-reliable integer matrix multiplication via numerical packing", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University College London": 4.0, "University of Aberdeen": 1.0}, "Authors": ["Ijeoma Anarado", "Mohammad Ashraful Anam", "Davide Anastasia", "Fabio Verdicchio", "Yiannis Andreopoulos"]}]}, {"DBLP title": "Integrating embedded test infrastructure in SRAM cores to detect aging.", "DBLP authors": ["W. Prates", "Let\u00edcia Maria Veiras Bolzani", "Gurgen Harutyunyan", "A. Davtyan", "Fabian Vargas", "Yervant Zorian"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604046", "OA papers": [{"PaperId": "https://openalex.org/W2009080282", "PaperTitle": "Integrating embedded test infrastructure in SRAM cores to detect aging", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0, "Synopsys Yerevan, Yerevan, Armenia": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["W. Prates", "L. Bolzani", "G. Harutyunyan", "A. Davtyan", "Fabian Vargas", "Yervant Zorian"]}]}, {"DBLP title": "NBTI aging tolerance in pipeline based designs NBTI.", "DBLP authors": ["Katerina Katsarou", "Yiorgos Tsiatouhas", "Angela Arapoyanni"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604047", "OA papers": [{"PaperId": "https://openalex.org/W2075145616", "PaperTitle": "NBTI aging tolerance in pipeline based designs NBTI", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Ioannina": 2.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Katerina Katsarou", "Yiorgos Tsiatouhas", "Angela Arapoyanni"]}]}, {"DBLP title": "Variability-aware and fault-tolerant self-adaptive applications for many-core chips.", "DBLP authors": ["Gilles Bizot", "Fabien Chaix", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604048", "OA papers": [{"PaperId": "https://openalex.org/W2087644022", "PaperTitle": "Variability-aware and fault-tolerant self-adaptive applications for many-core chips", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Gilles Bizot", "Fabien Chaix", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"]}]}, {"DBLP title": "Increasing fault coverage during functional test in the operational phase.", "DBLP authors": ["Mauricio de Carvalho", "Paolo Bernardi", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Oscar Ballan"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604049", "OA papers": [{"PaperId": "https://openalex.org/W2040809673", "PaperTitle": "Increasing fault coverage during functional test in the operational phase", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"DAUIN - Politec. di Torino Torino (TO), Turin, Italy": 4.0, "STMicroelectron. Agrate Brianza (MI), Agrate Brianza, Italy": 1.0}, "Authors": ["M. A. A. Pinheiro de Carvalho", "Paolo Bernardi", "E. J. Sanchez", "M. Sonza Reorda", "O. Ballan"]}]}, {"DBLP title": "Investigating the limits of AVF analysis in the presence of multiple bit errors.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604050", "OA papers": [{"PaperId": "https://openalex.org/W1969602822", "PaperTitle": "Investigating the limits of AVF analysis in the presence of multiple bit errors", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"New York University Abu Dhabi": 1.0, "University of Cyprus": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"]}]}, {"DBLP title": "Timing vulnerability factors of sequential elements in modern microprocessors.", "DBLP authors": ["Arkady Bramnik", "Andrei Sherban", "Norbert Seifert"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604051", "OA papers": [{"PaperId": "https://openalex.org/W1990608831", "PaperTitle": "Timing vulnerability factors of sequential elements in modern microprocessors", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Israel Electric (Israel)": 1.0, "Intel (Israel)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Arkady Bramnik", "Andrei Sherban", "N. Seifert"]}]}, {"DBLP title": "Accelerating post silicon debug of deep electrical faults.", "DBLP authors": ["Bao Le", "Dipanjan Sengupta", "Andreas G. Veneris", "Zissis Poulos"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604052", "OA papers": [{"PaperId": "https://openalex.org/W2001402339", "PaperTitle": "Accelerating post silicon debug of deep electrical faults", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Seung Hwan Yang", "Dipanjan Sengupta", "Andreas Veneris", "Zissis Poulos"]}]}, {"DBLP title": "At-speed BIST for interposer wires supporting on-the-spot diagnosis.", "DBLP authors": ["Shi-Yu Huang", "Jeo-Yen Lee", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604053", "OA papers": [{"PaperId": "https://openalex.org/W2130338034", "PaperTitle": "At-speed BIST for interposer wires supporting on-the-spot diagnosis", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Shi-Yu Huang", "Jeo-Yen Lee", "Kun-Han Tsai", "Wu-Tung Cheng"]}]}, {"DBLP title": "A failure triage engine based on error trace signature extraction.", "DBLP authors": ["Zissis Poulos", "Yu-Shen Yang", "Andreas G. Veneris"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604054", "OA papers": [{"PaperId": "https://openalex.org/W2081181743", "PaperTitle": "A failure triage engine based on error trace signature extraction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 2.0, "Vennsa Technologies (Canada)": 1.0}, "Authors": ["Zissis Poulos", "Yu-Shen Yang", "Andreas Veneris"]}]}, {"DBLP title": "A software-based self-test strategy for on-line testing of the scan chain circuitries in embedded microprocessors.", "DBLP authors": ["Oscar Ballan", "Paolo Bernardi", "B. Yazdani", "Ernesto S\u00e1nchez"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604055", "OA papers": [{"PaperId": "https://openalex.org/W2136004720", "PaperTitle": "A software-based self-test strategy for on-line testing of the scan chain circuitries in embedded microprocessors", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ST Microelectron. S.r.l. Italy, Italy": 1.0, "Polytechnic University of Turin": 3.0}, "Authors": ["O. Ballan", "Paolo Bernardi", "B. Yazdani", "E. J. Sanchez"]}]}, {"DBLP title": "Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604056", "OA papers": [{"PaperId": "https://openalex.org/W2057447916", "PaperTitle": "Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Intel Barcelona Research Center, Intel Laboratories, Barcelona, Spain": 1.0}, "Authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "Error detection encoding for multi-threshold capture mechanism.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604057", "OA papers": [{"PaperId": "https://openalex.org/W4238005911", "PaperTitle": "Error detection encoding for multi-threshold capture mechanism", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kedar Karmarkar", "Spyros Tragoudas"]}]}, {"DBLP title": "Exploiting the debug interface to support on-line test of control flow errors.", "DBLP authors": ["Boyang Du", "Matteo Sonza Reorda", "Luca Sterpone", "Luis Parra", "Marta Portela-Garc\u00eda", "Almudena Lindoso", "Luis Entrena"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604058", "OA papers": [{"PaperId": "https://openalex.org/W1982119033", "PaperTitle": "Exploiting the debug interface to support on-line test of control flow errors", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 3.0, "Carlos III University of Madrid": 4.0}, "Authors": ["Boxue Du", "M. Sonza Reorda", "Luca Sterpone", "Leonardo Parra", "Marta Portela-Garcia", "Almudena Lindoso", "Luis Entrena"]}]}, {"DBLP title": "A-SOFT-AES: Self-adaptive software-implemented fault-tolerance for AES.", "DBLP authors": ["Fabian Oboril", "Ilias Sagar", "Mehdi Baradaran Tahoori"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604059", "OA papers": [{"PaperId": "https://openalex.org/W2062254584", "PaperTitle": "A-SOFT-AES: Self-adaptive software-implemented fault-tolerance for AES", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Fabian Oboril", "Ilias Sagar", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Power supply glitch induced faults on FPGA: An in-depth analysis of the injection mechanism.", "DBLP authors": ["Lo\u00efc Zussa", "Jean-Max Dutertre", "Jessy Cl\u00e9di\u00e8re", "Assia Tria"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604060", "OA papers": [{"PaperId": "https://openalex.org/W2049051873", "PaperTitle": "Power supply glitch induced faults on FPGA: An in-depth analysis of the injection mechanism", "Year": 2013, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Mines Saint-\u00c9tienne": 2.0, "CEA LETI": 2.0}, "Authors": ["Loic Zussa", "Jean-Max Dutertre", "Jessy Cl\u00e9di\u00e8re", "Assia Tria"]}]}, {"DBLP title": "Embedded high-precision frequency-based capacitor measurement system.", "DBLP authors": ["Loic Welter", "Philippe Dreux", "Jean-Michel Portal", "Hassen Aziza"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604061", "OA papers": [{"PaperId": "https://openalex.org/W2036830857", "PaperTitle": "Embedded high-precision frequency-based capacitor measurement system", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"STMicroelectron. Rousset, Rousset, France": 2.0, "Aix-Marseille University": 1.0, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.0}, "Authors": ["Loic Welter", "Philippe Dreux", "Jean-Michel Portal", "Hassen Aziza"]}]}, {"DBLP title": "Real-time checking of linear control systems using analog checksums.", "DBLP authors": ["Suvadeep Banerjee", "Aritra Banerjee", "Abhijit Chatterjee", "Jacob A. Abraham"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604062", "OA papers": [{"PaperId": "https://openalex.org/W1978527122", "PaperTitle": "Real-time checking of linear control systems using analog checksums", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Suvadeep Banerjee", "Aritra Banerjee", "Abhijit Chatterjee", "Jacob A. Abraham"]}]}, {"DBLP title": "Perturbation-immune radiation-hardened PLL with a switchable DMR structure.", "DBLP authors": ["SinNyoung Kim", "Akira Tsuchiya", "Hidetoshi Onodera"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604063", "OA papers": [{"PaperId": "https://openalex.org/W1995786906", "PaperTitle": "Perturbation-immune radiation-hardened PLL with a switchable DMR structure", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyoto University": 2.0, "Kyoto Daigaku, Kyoto, JP": 1.0}, "Authors": ["SinNyoung Kim", "Akira Tsuchiya", "Hidetoshi Onodera"]}]}, {"DBLP title": "Scanning the strength of a test signal to monitor electrode degradation within bio-fluidic microsystems.", "DBLP authors": ["Qais Al-Gayem", "Hong Liu", "Haroon Khan", "Andrew Richardson"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604064", "OA papers": [{"PaperId": "https://openalex.org/W1988328017", "PaperTitle": "Scanning the strength of a test signal to monitor electrode degradation within bio-fluidic microsystems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Babylon": 1.0, "Cambridge Med. Innovations Ltd., Cambridge, UK": 1.0, "Lancaster University": 2.0}, "Authors": ["Qais Al-Gayem", "Hong Liu", "Haroon Khan", "Andrew D. Richardson"]}]}, {"DBLP title": "Hierarchical RTL-based combinatorial SER estimation.", "DBLP authors": ["Adrian Evans", "Dan Alexandrescu", "Enrico Costenaro", "Liang Chen"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604065", "OA papers": [{"PaperId": "https://openalex.org/W2061964009", "PaperTitle": "Hierarchical RTL-based combinatorial SER estimation", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Adrian Evans", "Dan Alexandrescu", "Enrico Costenaro", "Liang Chen"]}]}, {"DBLP title": "SRAM soft error rate evaluation under atmospheric neutron radiation and PVT variations.", "DBLP authors": ["Georgios Tsiligiannis", "Elena I. Vatajelu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Aida Todri", "Arnaud Virazel", "Frederic Wrobel", "Fr\u00e9d\u00e9ric Saign\u00e9"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604066", "OA papers": [{"PaperId": "https://openalex.org/W2088929465", "PaperTitle": "SRAM soft error rate evaluation under atmospheric neutron radiation and PVT variations", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 8.0, "IES Montpellier. France, Montpellier, France": 2.0}, "Authors": ["Georgios Tsiligiannis", "Elena I. Vatajelu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "A. Todri", "Arnaud Virazel", "Fr\u00e9d\u00e9ric Wrobel", "Fr\u00e9d\u00e9ric Saign\u00e9"]}]}, {"DBLP title": "State-aware single event analysis for sequential logic.", "DBLP authors": ["Dan Alexandrescu", "Enrico Costenaro", "Adrian Evans"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604067", "OA papers": [{"PaperId": "https://openalex.org/W1972197928", "PaperTitle": "State-aware single event analysis for sequential logic", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Dan Alexandrescu", "Enrico Costenaro", "Adrian Evans"]}]}, {"DBLP title": "Parity check for m-of-n delay insensitive codes.", "DBLP authors": ["Julian J. H. Pontes", "Ney Calazans", "Pascal Vivet"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604068", "OA papers": [{"PaperId": "https://openalex.org/W2050282254", "PaperTitle": "Parity check for m-of-n delay insensitive codes", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 1.5, "Pontifical Catholic University of Rio de Janeiro": 0.5, "CEA LETI": 0.5, "CEA Grenoble": 0.5}, "Authors": ["Julian Pontes", "Ney Calazans", "Pascal Vivet"]}]}, {"DBLP title": "A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes.", "DBLP authors": ["Alaa Aldin Al Hariri", "Fabrice Monteiro", "Lo\u00efc Si\u00e9ler", "Abbas Dandache"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604069", "OA papers": [{"PaperId": "https://openalex.org/W1970808986", "PaperTitle": "A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Lab. LCOMS, Univ. de Lorraine, Metz, France": 4.0}, "Authors": ["Alaa Aldin Al Hariri", "Fabrice Monteiro", "Loic Sieler", "Abbas Dandache"]}]}, {"DBLP title": "Online error detection in multiprocessor chips: A test scheduling study.", "DBLP authors": ["Manolis Kaliorakis", "Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Antonis M. Paschalis"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604071", "OA papers": [{"PaperId": "https://openalex.org/W2042824599", "PaperTitle": "Online error detection in multiprocessor chips: A test scheduling study", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National and Kapodistrian University of Athens": 4.0, "University of Piraeus": 1.0}, "Authors": ["Manolis Kaliorakis", "Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Antonis Paschalis"]}]}, {"DBLP title": "Video decoder monitoring using non-linear regression.", "DBLP authors": ["Brice Ekobo Akoa", "Emmanuel Simeu", "Fritz Lebowsky"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604073", "OA papers": [{"PaperId": "https://openalex.org/W2121394656", "PaperTitle": "Video decoder monitoring using non-linear regression", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Brice Ekobo Akoa", "Emmanuel Simeu", "Fritz Lebowsky"]}]}, {"DBLP title": "Measuring the performance impact of permanent faults in modern microprocessor architectures.", "DBLP authors": ["Nikos Foutris", "Dimitris Gizopoulos", "John Kalamatianos", "Vilas Sridharan"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604075", "OA papers": [{"PaperId": "https://openalex.org/W1969288042", "PaperTitle": "Measuring the performance impact of permanent faults in modern microprocessor architectures", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National and Kapodistrian University of Athens": 2.0, "Advanced Micro Devices (United States)": 2.0}, "Authors": ["Nikos Foutris", "Dimitris Gizopoulos", "John Kalamatianos", "Vilas Sridharan"]}]}, {"DBLP title": "A fully-automated flow for ITAR-free rad-hard Atmel FPGAs.", "DBLP authors": ["Nikos Andrikos", "Massimo Violante", "David Merodio Codinachs"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604077", "OA papers": [{"PaperId": "https://openalex.org/W2073398204", "PaperTitle": "A fully-automated flow for ITAR-free rad-hard Atmel FPGAs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 2.0, "European Space Research and Technology Centre": 1.0}, "Authors": ["Nikos Andrikos", "Massimo Violante", "David Merodio Codinachs"]}]}, {"DBLP title": "HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs.", "DBLP authors": ["Enshan Yang", "Keheng Huang", "Yu Hu", "Xiaowei Li", "Jian Gong", "Hongjin Liu", "Bo Liu"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604078", "OA papers": [{"PaperId": "https://openalex.org/W2068979672", "PaperTitle": "HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"State Key Lab. of Comput. Archit., Inst. of Comput. Technol., China": 4.0, "Beijing Inst. of Control Eng., Beijing, China": 3.0}, "Authors": ["Enshan Yang", "Keheng Huang", "Yu Hu", "Xiaowei Li", "Jian Ping Gong", "Hongjin Liu", "Bo Liu"]}]}, {"DBLP title": "Ef3S: An evaluation framework for flash-based systems.", "DBLP authors": ["Stefano Di Carlo", "Salvatore Galfano", "Marco Indaco", "Paolo Prinetto"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604079", "OA papers": [{"PaperId": "https://openalex.org/W2085797412", "PaperTitle": "Ef<sup>3</sup>S: An evaluation framework for flash-based systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["S. Di Carlo", "Salvatore Galfano", "Marco Indaco", "Paolo Prinetto"]}]}, {"DBLP title": "Accurate alpha soft error rate evaluation in SRAM memories.", "DBLP authors": ["Sebasti\u00e0 A. Bota", "Gabriel Torrens", "Ivan de Pa\u00fal", "Bartomeu Alorda", "L. A. Segura"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604080", "OA papers": [{"PaperId": "https://openalex.org/W2001343198", "PaperTitle": "Accurate alpha soft error rate evaluation in SRAM memories", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of the Balearic Islands": 5.0}, "Authors": ["Simona Bota", "G. Torrens", "Ivan de Paul", "Bartomeu Alorda", "L. A. Segura"]}]}, {"DBLP title": "A radiation tolerant and self-repair memory cell.", "DBLP authors": ["Nikolaos Eftaxiopoulos-Sarris", "Georgios Zervakis", "Kostas Tsoumanis", "Kiamal Z. Pekmestzi"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604081", "OA papers": [{"PaperId": "https://openalex.org/W2019492606", "PaperTitle": "A radiation tolerant and self-repair memory cell", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Electr. & Comput. Eng., Nat. Tech. Univ. of Athens, Athens, Greece": 4.0}, "Authors": ["Nikolaos Eftaxiopoulos-Sarris", "George-John E. Nychas", "Kostas Tsoumanis", "Kiamal Pekrnestzi"]}]}, {"DBLP title": "Transparent BIST for ECC-based memory repair.", "DBLP authors": ["Michael Nicolaidis", "Panagiota Papavramidou"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604082", "OA papers": [{"PaperId": "https://openalex.org/W2061180973", "PaperTitle": "Transparent BIST for ECC-based memory repair", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grenoble Institute of Technology": 2.0}, "Authors": ["Michael Nicolaidis", "Panagiota Papavramidou"]}]}, {"DBLP title": "The functional and performance tolerance of GPUs to permanent faults in registers.", "DBLP authors": ["Sotiris Tselonis", "Vasilis Dimitsas", "Dimitris Gizopoulos"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604089", "OA papers": [{"PaperId": "https://openalex.org/W2008492897", "PaperTitle": "The functional and performance tolerance of GPUs to permanent faults in registers", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National and Kapodistrian University of Athens": 3.0}, "Authors": ["Sotiris Tselonis", "Vasilis Dimitsas", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Efficacy and efficiency of algorithm-based fault-tolerance on GPUs.", "DBLP authors": ["Hans-Joachim Wunderlich", "Claus Braun", "Sebastian Halder"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604090", "OA papers": [{"PaperId": "https://openalex.org/W1967816524", "PaperTitle": "Efficacy and efficiency of algorithm-based fault-tolerance on GPUs", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Hans-Joachim Wunderlich", "Claus Braun", "Sebastian Halder"]}]}, {"DBLP title": "Experimental evaluation of GPUs radiation sensitivity and algorithm-based fault tolerance efficiency.", "DBLP authors": ["Paolo Rech", "Luigi Carro"], "year": 2013, "doi": "https://doi.org/10.1109/IOLTS.2013.6604091", "OA papers": [{"PaperId": "https://openalex.org/W2004405058", "PaperTitle": "Experimental evaluation of GPUs radiation sensitivity and algorithm-based fault tolerance efficiency", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Paolo Rech", "Luigi Carro"]}]}]