

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Wed Dec 10 22:44:36 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 2  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / (exitcond6)
	3  / (!exitcond6)
4 --> 
	11  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: currentFrameWindowed_V [1/1] 0.00ns
entry:0  %currentFrameWindowed_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=4]

ST_1: imag_V [1/1] 0.00ns
entry:1  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

ST_1: magFrame_V [1/1] 0.00ns
entry:2  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

ST_1: phaseFrame_V [1/1] 0.00ns
entry:3  %phaseFrame_V = alloca [1024 x i11], align 2    ; <[1024 x i11]*> [#uses=2]

ST_1: stg_21 [1/1] 1.39ns
entry:4  br label %bb1


 <State 2>: 3.50ns
ST_2: p_036_rec [1/1] 0.00ns
bb1:0  %p_036_rec = phi i11 [ 0, %entry ], [ %p_rec1, %bb ] ; <i11> [#uses=3]

ST_2: p_036_rec_cast [1/1] 0.00ns
bb1:1  %p_036_rec_cast = zext i11 %p_036_rec to i64    ; <i64> [#uses=1]

ST_2: empty [1/1] 0.00ns
bb1:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond7 [1/1] 2.11ns
bb1:3  %exitcond7 = icmp eq i11 %p_036_rec, -1024      ; <i1> [#uses=1]

ST_2: p_rec1 [1/1] 1.84ns
bb1:4  %p_rec1 = add i11 %p_036_rec, 1                 ; <i11> [#uses=1]

ST_2: stg_27 [1/1] 1.39ns
bb1:5  br i1 %exitcond7, label %bb4, label %bb

ST_2: currentFrameWindowed_V_addr [1/1] 0.00ns
bb:0  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %p_036_rec_cast ; <i32*> [#uses=1]

ST_2: stg_29 [1/1] 2.39ns
bb:1  store i32 0, i32* %currentFrameWindowed_V_addr, align 4

ST_2: stg_30 [1/1] 0.00ns
bb:2  br label %bb1


 <State 3>: 3.50ns
ST_3: p_039_rec [1/1] 0.00ns
bb4:0  %p_039_rec = phi i11 [ %p_rec, %bb3 ], [ 0, %bb1 ] ; <i11> [#uses=3]

ST_3: p_039_rec_cast [1/1] 0.00ns
bb4:1  %p_039_rec_cast = zext i11 %p_039_rec to i64    ; <i64> [#uses=1]

ST_3: empty_82 [1/1] 0.00ns
bb4:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_3: exitcond6 [1/1] 2.11ns
bb4:3  %exitcond6 = icmp eq i11 %p_039_rec, -1024      ; <i1> [#uses=1]

ST_3: p_rec [1/1] 1.84ns
bb4:4  %p_rec = add i11 %p_039_rec, 1                  ; <i11> [#uses=1]

ST_3: stg_36 [1/1] 1.39ns
bb4:5  br i1 %exitcond6, label %bb8, label %bb3

ST_3: imag_V_addr [1/1] 0.00ns
bb3:0  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %p_039_rec_cast ; <i32*> [#uses=1]

ST_3: stg_38 [1/1] 2.39ns
bb3:1  store i32 0, i32* %imag_V_addr, align 4

ST_3: stg_39 [1/1] 0.00ns
bb3:2  br label %bb4


 <State 4>: 2.39ns
ST_4: i [1/1] 0.00ns
bb8:0  %i = phi i11 [ %i_1, %bb6 ], [ 0, %bb4 ]        ; <i11> [#uses=3]

ST_4: exitcond [1/1] 2.11ns
bb8:1  %exitcond = icmp eq i11 %i, -1024               ; <i1> [#uses=1]

ST_4: i_1 [1/1] 1.84ns
bb8:2  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb8:3  br i1 %exitcond, label %bb9, label %bb6

ST_4: tmp [1/1] 0.00ns
bb6:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=3]

ST_4: input_array_V_addr [1/1] 0.00ns
bb6:4  %input_array_V_addr = getelementptr [1024 x i32]* @input_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_4: input_array_V_load [2/2] 2.39ns
bb6:5  %input_array_V_load = load i32* %input_array_V_addr, align 4 ; <i32> [#uses=1]

ST_4: wn_V_1_addr [1/1] 0.00ns
bb6:7  %wn_V_1_addr = getelementptr [1024 x i6]* @wn_V_1, i64 0, i64 %tmp ; <i6*> [#uses=1]

ST_4: wn_V_1_load [2/2] 2.39ns
bb6:8  %wn_V_1_load = load i6* %wn_V_1_addr            ; <i6> [#uses=1]


 <State 5>: 8.75ns
ST_5: input_array_V_load [1/2] 2.39ns
bb6:5  %input_array_V_load = load i32* %input_array_V_addr, align 4 ; <i32> [#uses=1]

ST_5: OP1_V_cast [1/1] 0.00ns
bb6:6  %OP1_V_cast = sext i32 %input_array_V_load to i38 ; <i38> [#uses=1]

ST_5: wn_V_1_load [1/2] 2.39ns
bb6:8  %wn_V_1_load = load i6* %wn_V_1_addr            ; <i6> [#uses=1]

ST_5: OP2_V_cast [1/1] 0.00ns
bb6:9  %OP2_V_cast = zext i6 %wn_V_1_load to i38       ; <i38> [#uses=1]

ST_5: r_V [3/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 6>: 6.36ns
ST_6: r_V [2/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 7>: 6.36ns
ST_7: r_V [1/3] 6.36ns
bb6:10  %r_V = mul i38 %OP2_V_cast, %OP1_V_cast         ; <i38> [#uses=1]


 <State 8>: 6.36ns
ST_8: OP1_V_64_cast [1/1] 0.00ns
bb6:11  %OP1_V_64_cast = sext i38 %r_V to i44           ; <i44> [#uses=1]

ST_8: r_V_129 [3/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]


 <State 9>: 6.36ns
ST_9: r_V_129 [2/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]


 <State 10>: 8.75ns
ST_10: empty_83 [1/1] 0.00ns
bb6:0  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_10: tmp_s [1/1] 0.00ns
bb6:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str268) nounwind ; <i32> [#uses=1]

ST_10: stg_61 [1/1] 0.00ns
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str48) nounwind

ST_10: r_V_129 [1/3] 6.36ns
bb6:12  %r_V_129 = mul i44 %OP1_V_64_cast, 45           ; <i44> [#uses=1]

ST_10: tmp_8 [1/1] 0.00ns
bb6:13  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %r_V_129, i32 12, i32 43) ; <i32> [#uses=1]

ST_10: currentFrameWindowed_V_addr_1 [1/1] 0.00ns
bb6:14  %currentFrameWindowed_V_addr_1 = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_10: stg_65 [1/1] 2.39ns
bb6:15  store i32 %tmp_8, i32* %currentFrameWindowed_V_addr_1, align 4

ST_10: empty_84 [1/1] 0.00ns
bb6:16  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str268, i32 %tmp_s) nounwind ; <i32> [#uses=0]

ST_10: stg_67 [1/1] 0.00ns
bb6:17  br label %bb8


 <State 11>: 0.00ns
ST_11: stg_68 [2/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 12>: 0.00ns
ST_12: stg_69 [1/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 13>: 0.00ns
ST_13: stg_70 [2/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 14>: 0.00ns
ST_14: stg_71 [1/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 15>: 0.00ns
ST_15: stg_72 [2/2] 0.00ns
bb9:2  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V) nounwind


 <State 16>: 0.00ns
ST_16: stg_73 [1/2] 0.00ns
bb9:2  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i11]* %phaseFrame_V) nounwind

ST_16: stg_74 [1/1] 0.00ns
bb9:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
