\hypertarget{stm32f7xx__hal__cortex_8h_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+cortex.\+h}
\label{stm32f7xx__hal__cortex_8h_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_cortex.h@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_cortex.h}}
\mbox{\hyperlink{stm32f7xx__hal__cortex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00019}00019 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00020}00020 \textcolor{preprocessor}{\#ifndef \_\_STM32F7xx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00021}00021 \textcolor{preprocessor}{\#define \_\_STM32F7xx\_HAL\_CORTEX\_H}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00022}00022 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00023}00023 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00024}00024  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00025}00025 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00026}00026 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00027}00027 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00028}00028 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f7xx__hal__def_8h}{stm32f7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00029}00029 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00037}00037 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00042}00042 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00047}00047 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00048}00048 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00049}00049   uint8\_t                Enable;                }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00051}00051   uint8\_t                Number;                }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00053}00053   uint32\_t               BaseAddress;           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00054}00054   uint8\_t                Size;                  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00056}00056   uint8\_t                SubRegionDisable;      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00058}00058   uint8\_t                TypeExtField;          }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00060}00060   uint8\_t                AccessPermission;      }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00062}00062   uint8\_t                DisableExec;           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00064}00064   uint8\_t                IsShareable;           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00066}00066   uint8\_t                IsCacheable;           }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00068}00068   uint8\_t                IsBufferable;          }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00070}00070 \}MPU\_Region\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00074}00074 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_MPU\_PRESENT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00075}00075 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00080}00080 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00081}00081 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00089}00089 \textcolor{preprocessor}{\#define NVIC\_PRIORITYGROUP\_0         ((uint32\_t)0x00000007U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00091}00091 \textcolor{preprocessor}{\#define NVIC\_PRIORITYGROUP\_1         ((uint32\_t)0x00000006U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00093}00093 \textcolor{preprocessor}{\#define NVIC\_PRIORITYGROUP\_2         ((uint32\_t)0x00000005U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00095}00095 \textcolor{preprocessor}{\#define NVIC\_PRIORITYGROUP\_3         ((uint32\_t)0x00000004U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00097}00097 \textcolor{preprocessor}{\#define NVIC\_PRIORITYGROUP\_4         ((uint32\_t)0x00000003U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00106}\mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga1fd9b5bada2a8b2425a8523bc0fc7124}{00106}} \textcolor{preprocessor}{\#define SYSTICK\_CLKSOURCE\_HCLK\_DIV8    ((uint32\_t)0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00107}\mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{00107}} \textcolor{preprocessor}{\#define SYSTICK\_CLKSOURCE\_HCLK         ((uint32\_t)0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00108}00108 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00113}00113 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00117}00117 \textcolor{preprocessor}{\#define  MPU\_HFNMI\_PRIVDEF\_NONE      ((uint32\_t)0x00000000U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00118}00118 \textcolor{preprocessor}{\#define  MPU\_HARDFAULT\_NMI           ((uint32\_t)0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00119}00119 \textcolor{preprocessor}{\#define  MPU\_PRIVILEGED\_DEFAULT      ((uint32\_t)0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00120}00120 \textcolor{preprocessor}{\#define  MPU\_HFNMI\_PRIVDEF           ((uint32\_t)0x00000006U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00128}00128 \textcolor{preprocessor}{\#define  MPU\_REGION\_ENABLE     ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00129}00129 \textcolor{preprocessor}{\#define  MPU\_REGION\_DISABLE    ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00137}00137 \textcolor{preprocessor}{\#define  MPU\_INSTRUCTION\_ACCESS\_ENABLE      ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00138}00138 \textcolor{preprocessor}{\#define  MPU\_INSTRUCTION\_ACCESS\_DISABLE     ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00146}00146 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_SHAREABLE        ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00147}00147 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_NOT\_SHAREABLE    ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00155}00155 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_CACHEABLE         ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00156}00156 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_NOT\_CACHEABLE     ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00164}00164 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_BUFFERABLE         ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00165}00165 \textcolor{preprocessor}{\#define  MPU\_ACCESS\_NOT\_BUFFERABLE     ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00173}00173 \textcolor{preprocessor}{\#define  MPU\_TEX\_LEVEL0    ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00174}00174 \textcolor{preprocessor}{\#define  MPU\_TEX\_LEVEL1    ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00175}00175 \textcolor{preprocessor}{\#define  MPU\_TEX\_LEVEL2    ((uint8\_t)0x02U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00183}00183 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_32B      ((uint8\_t)0x04U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00184}00184 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_64B      ((uint8\_t)0x05U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00185}00185 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_128B     ((uint8\_t)0x06U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00186}00186 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_256B     ((uint8\_t)0x07U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00187}00187 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_512B     ((uint8\_t)0x08U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00188}00188 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_1KB      ((uint8\_t)0x09U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00189}00189 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_2KB      ((uint8\_t)0x0AU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00190}00190 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_4KB      ((uint8\_t)0x0BU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00191}00191 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_8KB      ((uint8\_t)0x0CU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00192}00192 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_16KB     ((uint8\_t)0x0DU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00193}00193 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_32KB     ((uint8\_t)0x0EU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00194}00194 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_64KB     ((uint8\_t)0x0FU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00195}00195 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_128KB    ((uint8\_t)0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00196}00196 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_256KB    ((uint8\_t)0x11U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00197}00197 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_512KB    ((uint8\_t)0x12U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00198}00198 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_1MB      ((uint8\_t)0x13U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00199}00199 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_2MB      ((uint8\_t)0x14U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00200}00200 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_4MB      ((uint8\_t)0x15U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00201}00201 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_8MB      ((uint8\_t)0x16U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00202}00202 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_16MB     ((uint8\_t)0x17U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00203}00203 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_32MB     ((uint8\_t)0x18U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00204}00204 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_64MB     ((uint8\_t)0x19U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00205}00205 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_128MB    ((uint8\_t)0x1AU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00206}00206 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_256MB    ((uint8\_t)0x1BU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00207}00207 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_512MB    ((uint8\_t)0x1CU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00208}00208 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_1GB      ((uint8\_t)0x1DU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00209}00209 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_2GB      ((uint8\_t)0x1EU) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00210}00210 \textcolor{preprocessor}{\#define   MPU\_REGION\_SIZE\_4GB      ((uint8\_t)0x1FU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00218}00218 \textcolor{preprocessor}{\#define  MPU\_REGION\_NO\_ACCESS      ((uint8\_t)0x00U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00219}00219 \textcolor{preprocessor}{\#define  MPU\_REGION\_PRIV\_RW        ((uint8\_t)0x01U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00220}00220 \textcolor{preprocessor}{\#define  MPU\_REGION\_PRIV\_RW\_URO    ((uint8\_t)0x02U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00221}00221 \textcolor{preprocessor}{\#define  MPU\_REGION\_FULL\_ACCESS    ((uint8\_t)0x03U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00222}00222 \textcolor{preprocessor}{\#define  MPU\_REGION\_PRIV\_RO        ((uint8\_t)0x05U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00223}00223 \textcolor{preprocessor}{\#define  MPU\_REGION\_PRIV\_RO\_URO    ((uint8\_t)0x06U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00231}00231 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER0    ((uint8\_t)0x00U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00232}00232 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER1    ((uint8\_t)0x01U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00233}00233 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER2    ((uint8\_t)0x02U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00234}00234 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER3    ((uint8\_t)0x03U)  }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00235}00235 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER4    ((uint8\_t)0x04U) }}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00236}00236 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER5    ((uint8\_t)0x05U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00237}00237 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER6    ((uint8\_t)0x06U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00238}00238 \textcolor{preprocessor}{\#define  MPU\_REGION\_NUMBER7    ((uint8\_t)0x07U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00242}00242 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_MPU\_PRESENT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00243}00243 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00249}00249 \textcolor{comment}{/* Exported Macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00250}00250 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00251}00251 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00259}00259 \textcolor{comment}{/* Initialization and de-\/initialization functions *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00260}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{00260}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{HAL\_NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00261}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{00261}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{HAL\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t PreemptPriority, uint32\_t SubPriority);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00262}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{00262}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{HAL\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00263}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{00263}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{HAL\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00264}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{00264}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{HAL\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00265}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{00265}} uint32\_t \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{HAL\_SYSTICK\_Config}}(uint32\_t TicksNumb);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00273}00273 \textcolor{comment}{/* Peripheral Control functions ***********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00274}00274 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00275}00275 \textcolor{keywordtype}{void} HAL\_MPU\_Enable(uint32\_t MPU\_Control);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00276}00276 \textcolor{keywordtype}{void} HAL\_MPU\_Disable(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00277}00277 \textcolor{keywordtype}{void} HAL\_MPU\_ConfigRegion(MPU\_Region\_InitTypeDef *MPU\_Init);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00278}00278 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_MPU\_PRESENT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00279}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{00279}} uint32\_t \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{HAL\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00280}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{00280}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t PriorityGroup, uint32\_t* pPreemptPriority, uint32\_t* pSubPriority);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00281}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{00281}} uint32\_t \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{HAL\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00282}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{00282}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{HAL\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00283}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{00283}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{HAL\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00284}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{00284}} uint32\_t \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{HAL\_NVIC\_GetActive}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00285}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{00285}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{HAL\_SYSTICK\_CLKSourceConfig}}(uint32\_t CLKSource);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00286}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{00286}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{HAL\_SYSTICK\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00287}\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{00287}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00296}00296 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/} }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00297}00297 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00298}00298 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00299}00299 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00303}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{00303}} \textcolor{preprocessor}{\#define IS\_NVIC\_PRIORITY\_GROUP(GROUP) (((GROUP) == NVIC\_PRIORITYGROUP\_0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00304}00304 \textcolor{preprocessor}{                                       ((GROUP) == NVIC\_PRIORITYGROUP\_1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00305}00305 \textcolor{preprocessor}{                                       ((GROUP) == NVIC\_PRIORITYGROUP\_2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00306}00306 \textcolor{preprocessor}{                                       ((GROUP) == NVIC\_PRIORITYGROUP\_3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00307}00307 \textcolor{preprocessor}{                                       ((GROUP) == NVIC\_PRIORITYGROUP\_4))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00308}00308 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00309}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_gaf30fd8f5960c2e28a772d8f16bb156dd}{00309}} \textcolor{preprocessor}{\#define IS\_NVIC\_PREEMPTION\_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00310}00310 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00311}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga010705bc997dcff935b965b372cba61d}{00311}} \textcolor{preprocessor}{\#define IS\_NVIC\_SUB\_PRIORITY(PRIORITY)         ((PRIORITY) < 0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00312}00312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00313}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{00313}} \textcolor{preprocessor}{\#define IS\_NVIC\_DEVICE\_IRQ(IRQ)                ((IRQ) >= 0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00314}00314 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00315}\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga22d6291f6aed29442cf4cd9098fa0784}{00315}} \textcolor{preprocessor}{\#define IS\_SYSTICK\_CLK\_SOURCE(SOURCE) (((SOURCE) == SYSTICK\_CLKSOURCE\_HCLK) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00316}00316 \textcolor{preprocessor}{                                       ((SOURCE) == SYSTICK\_CLKSOURCE\_HCLK\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00317}00317 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00318}00318 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00319}00319 \textcolor{preprocessor}{\#define IS\_MPU\_REGION\_ENABLE(STATE) (((STATE) == MPU\_REGION\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00320}00320 \textcolor{preprocessor}{                                     ((STATE) == MPU\_REGION\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00321}00321 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00322}00322 \textcolor{preprocessor}{\#define IS\_MPU\_INSTRUCTION\_ACCESS(STATE) (((STATE) == MPU\_INSTRUCTION\_ACCESS\_ENABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00323}00323 \textcolor{preprocessor}{                                          ((STATE) == MPU\_INSTRUCTION\_ACCESS\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00324}00324 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00325}00325 \textcolor{preprocessor}{\#define IS\_MPU\_ACCESS\_SHAREABLE(STATE)   (((STATE) == MPU\_ACCESS\_SHAREABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00326}00326 \textcolor{preprocessor}{                                          ((STATE) == MPU\_ACCESS\_NOT\_SHAREABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00327}00327 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00328}00328 \textcolor{preprocessor}{\#define IS\_MPU\_ACCESS\_CACHEABLE(STATE)   (((STATE) == MPU\_ACCESS\_CACHEABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00329}00329 \textcolor{preprocessor}{                                          ((STATE) == MPU\_ACCESS\_NOT\_CACHEABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00330}00330 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00331}00331 \textcolor{preprocessor}{\#define IS\_MPU\_ACCESS\_BUFFERABLE(STATE)   (((STATE) == MPU\_ACCESS\_BUFFERABLE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00332}00332 \textcolor{preprocessor}{                                          ((STATE) == MPU\_ACCESS\_NOT\_BUFFERABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00333}00333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00334}00334 \textcolor{preprocessor}{\#define IS\_MPU\_TEX\_LEVEL(TYPE) (((TYPE) == MPU\_TEX\_LEVEL0)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00335}00335 \textcolor{preprocessor}{                                ((TYPE) == MPU\_TEX\_LEVEL1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00336}00336 \textcolor{preprocessor}{                                ((TYPE) == MPU\_TEX\_LEVEL2))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00337}00337 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00338}00338 \textcolor{preprocessor}{\#define IS\_MPU\_REGION\_PERMISSION\_ATTRIBUTE(TYPE) (((TYPE) == MPU\_REGION\_NO\_ACCESS)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00339}00339 \textcolor{preprocessor}{                                                  ((TYPE) == MPU\_REGION\_PRIV\_RW)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00340}00340 \textcolor{preprocessor}{                                                  ((TYPE) == MPU\_REGION\_PRIV\_RW\_URO) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00341}00341 \textcolor{preprocessor}{                                                  ((TYPE) == MPU\_REGION\_FULL\_ACCESS) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00342}00342 \textcolor{preprocessor}{                                                  ((TYPE) == MPU\_REGION\_PRIV\_RO)     || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00343}00343 \textcolor{preprocessor}{                                                  ((TYPE) == MPU\_REGION\_PRIV\_RO\_URO))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00344}00344 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00345}00345 \textcolor{preprocessor}{\#define IS\_MPU\_REGION\_NUMBER(NUMBER)    (((NUMBER) == MPU\_REGION\_NUMBER0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00346}00346 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00347}00347 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00348}00348 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00349}00349 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00350}00350 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00351}00351 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00352}00352 \textcolor{preprocessor}{                                         ((NUMBER) == MPU\_REGION\_NUMBER7))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00353}00353 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00354}00354 \textcolor{preprocessor}{\#define IS\_MPU\_REGION\_SIZE(SIZE)    (((SIZE) == MPU\_REGION\_SIZE\_32B)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00355}00355 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_64B)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00356}00356 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_128B)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00357}00357 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_256B)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00358}00358 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_512B)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00359}00359 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_1KB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00360}00360 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_2KB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00361}00361 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_4KB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00362}00362 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_8KB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00363}00363 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_16KB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00364}00364 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_32KB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00365}00365 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_64KB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00366}00366 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_128KB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00367}00367 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_256KB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00368}00368 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_512KB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00369}00369 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_1MB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00370}00370 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_2MB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00371}00371 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_4MB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00372}00372 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_8MB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00373}00373 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_16MB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00374}00374 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_32MB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00375}00375 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_64MB)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00376}00376 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_128MB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00377}00377 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_256MB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00378}00378 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_512MB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00379}00379 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_1GB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00380}00380 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_2GB)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00381}00381 \textcolor{preprocessor}{                                     ((SIZE) == MPU\_REGION\_SIZE\_4GB))}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00382}00382 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00383}00383 \textcolor{preprocessor}{\#define IS\_MPU\_SUB\_REGION\_DISABLE(SUBREGION)  ((SUBREGION) < (uint16\_t)0x00FFU)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00384}00384 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_MPU\_PRESENT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00385}00385 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00398}00398 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00399}00399 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00400}00400 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00401}00401 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00402}00402 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F7xx\_HAL\_CORTEX\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00403}00403  }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__cortex_8h_source_l00404}00404 }

\end{DoxyCode}
