<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Reg_Ltc</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Reg_Ltc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4690f9b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Reg_Ltc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4690f9b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28525e04</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>296ddaf4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sdo_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>conv_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>conv_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sck_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gen_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_input_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>isb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>g_tia</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>msb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>latch</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lsb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RS485_Rx_En_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RS485_Tx_En</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CHANNEL_NUM</spirit:name>
        <spirit:displayName>Channel Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CHANNEL_NUM">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Reg_Ltc_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Reg_Ltc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_62b2e960</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Reg_Ltc_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Reg_Ltc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/data/Reg_Ltc.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/data/Reg_Ltc.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/src/Reg_Ltc.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/src/Reg_Ltc.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Reg_Ltc_v1_0/src/Reg_Ltc_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Reg_Ltc_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_296ddaf4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Registers and LTC2351 controller core</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Reg_Ltc_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CHANNEL_NUM</spirit:name>
      <spirit:displayName>CHANNEL_NUM</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CHANNEL_NUM">6</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Reg_Ltc_v1.0</xilinx:displayName>
      <xilinx:coreRevision>41</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-01-22T12:04:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4298b4e5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ca5adf_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fb759a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9ead6a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d305cc2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db3bc62_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779ac35c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36df344a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a27ab_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6730e53_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4dc805_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ab69ef_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3071a6c5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c58038d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d6bb0d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cb7495_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe3fe11_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f2707d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722ad38c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b72aa83_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caf9f1f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7865a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7f251a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507f2338_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc41b40_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2700d03_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbb31d7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b443c4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ded6438_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cd2c29_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6554c98f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a901e4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adb2cd1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760f894d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722f7a1a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739443ca_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7aaa24_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178d2fcf_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a97d8d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ced4a81_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78af997_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c55802a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aedf96_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e56385e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6c7bc1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f75cda4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4260af20_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2620568a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76990bd1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779cb025_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170d78b1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f120b5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed01117_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d7385d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d27291_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56211524_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afbeb44_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d431c29_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6744bd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ae9a4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f35582_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0f69e1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5837df07_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240bc01c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d28b6f6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bd7f79_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cd9ea5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2738d0ce_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdd64e3_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cd500e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3eabc2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f71fbae_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5212b2d1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58177724_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167c65f4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14069d6f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae96ef1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a4de42_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59eda013_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c60f4c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6e3bae_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a12d687_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4530540a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434a5336_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538e3712_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b601bd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639bc352_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfbef86_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a25bbe_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779b8962_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a37b356_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7767d539_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0d7d96_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9b1d21_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31220963_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a67e84f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203230ad_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a274cc6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7997abab_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ce4f0c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430cba2a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f30544_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5225616_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d529bc6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db3ba65_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6a73de_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f63cd96_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e44d81c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3916ea_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145b127e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55345d99_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a10573_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a6a71e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758bbfc8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a8fb1b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bb5c14_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24386bb6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35402047_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5035ac9b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ada4147_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be4e475_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3ed024_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a2ed5f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7c7e2a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503b17ba_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f366e5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216cdd42_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a0e2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0dc46a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7232531d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5362636b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab22db8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf53d74_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7aac57_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c3c2ca_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d96a822_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55264fbc_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4c303b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287c9b72_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593efd84_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4887e03c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b63f082_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ff8790_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a38e90f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576c1d62_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e190066_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c680e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e03960_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f0e4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a356dc4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202baabb_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7931b3aa_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d355a7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9726add_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362b2f77_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103c6672_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9cf5f8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18116968_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d2ba05_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f24c8c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762ec5de_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63547f52_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea3d854_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e861235_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761173a9_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fc115e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb88d56_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebbec43_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0f2e7d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106cce0f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9c4ae0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bddcb6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bb05bd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62493831_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4ed1b2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0c20b4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36507cca_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec72dbc_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a62e115_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e71a50_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edc1824_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc97a62_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6413ec43_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158fda8e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345e2a82_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e86db9c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100fbcc4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee69363_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3920e44b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e2fc3_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2503c808_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab254d3_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3074dad9_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebaf3ab_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a33d66_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6e19e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ceb28e6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1865c72c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3d9690_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fe19c0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba2cd88_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfb7542_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4537ed_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf13611_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9bd089_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebbe97d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfbdb4f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c238774_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae0afb5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2376290a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c1f81c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5af0e1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ccb50d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bad3b8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a054ded_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4552bb_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f97d358_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50480717_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45917ea8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b9fe12_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b069803_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f61d39a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b853b15_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b56761_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff89ed5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6b0a7e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe918f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bea9687_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b3ed7c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfaca3_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766f5491_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244141fe_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db877ce_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595dc244_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bb2b35_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fdd320_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c0b773_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6c4e5d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a13bc5f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1d7fa_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5507873e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbe0e11_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457de4b8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12db048f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c53c168_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29db959e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e3ef97_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19168381_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb50a02_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9f6ccd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c49196_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8ad2b5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11aa05df_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636955ac_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d069e2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4b991b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af44816_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e446094_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c72e8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d1a564_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d63d860_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd2b661_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151ed514_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314927c6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2760e4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3f3d74_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0e0b30_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6f0b12_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ad1ce1_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ee1958_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2df3e2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f73535_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abab46e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b7cfa4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e054086_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca7c987_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1a77d0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f98eee4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2356e6d7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2903f0fa_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c01de02_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac9bea5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9a46dd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5717cc93_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b339618_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef4eec4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220c8386_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c99780_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b83cc8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41435e8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c02a59e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ef8587_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e6b926_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5278eff5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67755f19_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b765ecd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c02ae_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f157276_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cacc07c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650c9c4f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a95eb6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203d3d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6abe4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b085e55_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342df94e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8b60be_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254a203c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f3e718_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2b930d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20061013_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fc1273_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78890cf4_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f36effb_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c022a7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d9d198_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b84141_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64502f69_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3827ba4e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556a3c0c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33dd5015_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460c51_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6b52c2_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242f92e6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f19d9bd_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785e94f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72012052_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360a3004_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d762e9d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22798b1c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2802d9a0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe03d5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a31775_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bd13c6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8554156_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6e88c7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707f1067_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e272ed_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d985d47_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4517718f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf02b2b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3caa34_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49003e6c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be31a22_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e73189f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c4d8c7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7b818d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f533a02_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2523d920_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3177a0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49171a3a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b97a0c_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59083351_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddca6b6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dece675_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6381d68f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49feafcb_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c982a8_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20060539_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edf8b33_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716c9d56_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8f170d_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d7087b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a16c5c0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c8503f_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8d5a08_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c2f2ae_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b29e1ce_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b03be02_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655b4af3_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282d0fdf_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200b41a6_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417b80d9_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31720bc5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309e9ef7_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65771115_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab7995e_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2384b71a_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40afc6d5_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1d2c1b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb093d0_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48389d6b_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9522ff_ARCHIVE_LOCATION">d:/GitHub/Four_Quadrant_Detector/temp_ip/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46017e95_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f3536d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6c98f2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed294b7_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4fdb0f_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736d9f7a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6916e8d7_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b56d32_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd64cd0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c1325_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dee2d29_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7a6ef9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4e1e0e_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604e7281_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab9bb66_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5cb584_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b0f405_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa91f52_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3eff0e_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4507c5d8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2312d1de_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dbb1cd_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea54aa0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c6938b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fab323_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de95285_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7d970c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a2777d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1777ecb_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686f4bd1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747bbe48_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f0f6a4_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea30e8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ddf3d6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f07da41_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283efed_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36067b04_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4575c168_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7e13a2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376f1d1c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d684bc3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4879b8e2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb99410_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7d8dae_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fe81e3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fdedcf_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40387f2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49293362_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111085cc_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f16c49f_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3131f3d1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1df594_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732f50c8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f555d3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9bd8b1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3714f960_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb28005_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af8c655_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6544c3dd_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a743b52_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248abb3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d8d712_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587782ca_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7ba329_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc3544d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209e1168_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264b9134_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b748ed1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4a7fa0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d00cae7_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a84184_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5409b042_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ce0ec6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3b6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af6e95a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d913bf_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6887e7b1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7397ba6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f44f2a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0e8a12_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecd0729_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aae6116_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cabcca8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331e566d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b31d1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a44021_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c928751_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661d545f_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3683b8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5373a9c5_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac6a1f6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6361f1d1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4827fa0b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702483ea_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e6d318_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd76ed1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cc128c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49449a0a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426bff_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4a413e_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637e5d68_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180e0202_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1985ac38_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccfadcf_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394ef0a9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba2a47_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34835886_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c1707_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684f0fc0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fcc4f3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd02b1b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fae75df_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354953ef_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acdec5a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d2d98c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4072394a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119204d8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1028cbaa_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f207c5_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e585473_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f0d4a9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce48446_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e951716_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a1ff3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c29970_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388552e8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e527edd_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bb9644_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8b77a4_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24296fd6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89ab79c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dfe86d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9aa79d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3dcf7_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428b7b6_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cb21b9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c64260_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79550ac0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5093338e_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc9662a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1643bc_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777578c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b00f181_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d49984_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dec6adc_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51824db_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b93270_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b99112d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3258ac12_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71afc755_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6f0697_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa6e236_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edf8b77_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b6d884_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b83bfb_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb991b8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d15973_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99e95b5_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5d81f3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ebc707_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff51194_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7dc008_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64288e9f_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d48396_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53082318_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5322e002_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681c1990_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43763634_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fcfaee_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6fe6d7_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f294749_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188656c1_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53838b47_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3c8fd4_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a6fb66_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c045ff_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354b87e3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7439d0d0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b79c0be_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197903ec_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636e267c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d82b8e9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420191f9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73256798_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5619b162_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcc4e3b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb396ac_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a60dae_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353c72fe_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59af24f2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1a7c8c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2185d247_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59816a77_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9b27af_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4d2c26_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fa4e7b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7207eb02_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cf0395_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4863cd38_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6360662c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9ef29d_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68099516_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb9a086_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21314c36_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fba78de_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131700c8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318a6ac0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5701f887_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c9d22b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5f71c0_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70576c68_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741d7a4b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e878ba_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e34cc84_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee7d513_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9c000_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2528cd52_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41aa4ea9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62597bf2_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648b4e1c_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771d3b66_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613029db_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4a9e3a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dafc4af_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd21e68_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374b93b8_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9b4f1a_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f9b7a9_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190d125b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab0deac_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324ec5be_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ade57ff_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45cb6b5b_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3096b411_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123f2468_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4274dfaf_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26baf1fa_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6481ee63_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba82e35_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c008a55_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798688e3_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a913fb_ARCHIVE_LOCATION">d:/GitHub/VivaIP/ip_repo/Reg_Ltc_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="810f23b0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ee53eeb2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="20ee6549"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="319b1297"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
