#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 23 17:50:31 2023
# Process ID: 20032
# Current directory: C:/Users/Chris Nutsukpui/rx_2
# Command line: vivado.exe
# Log file: C:/Users/Chris Nutsukpui/rx_2/vivado.log
# Journal file: C:/Users/Chris Nutsukpui/rx_2\vivado.jou
# Running On: sweet12prof, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 8403 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Chris Nutsukpui/rx_2/rx_2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Chris Nutsukpui/rx_2/rx_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.285 ; gain = 151.250
set_property top TxD [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TxD
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.879 ; gain = 396.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
WARNING: [Synth 8-3848] Net txSerial in module/entity TxD does not have driver. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:26]
WARNING: [Synth 8-3330] design TxD has an empty top module
WARNING: [Synth 8-7129] Port txSerial in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txValid in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[7] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[6] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[5] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[4] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[3] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[2] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[1] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[0] in module TxD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.340 ; gain = 485.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.340 ; gain = 485.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.340 ; gain = 485.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1992.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'SS_out[6]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[5]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[4]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[3]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[2]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[1]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[0]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[6]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[5]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[4]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[3]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[2]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[1]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SS_out[0]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[7]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[6]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[5]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[4]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[3]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[2]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[1]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[0]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[7]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[6]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[5]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[4]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[3]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[2]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[1]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anOut[0]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxSerial'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxSerial'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports rst]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'rxSerial'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports rxSerial]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'SS_out[*]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:41]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports {SS_out[*]}]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:41]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'anOut[*]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:42]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports {anOut[*]}]'. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc:42]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1992.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.578 ; gain = 515.379
6 Infos, 54 Warnings, 38 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2022.578 ; gain = 852.098
set_property is_enabled false [get_files  {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc}}]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/utils_1/imports/synth_1/synthTop.dcp with file C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/synth_1/synthTop.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/synth_1

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TxD
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
WARNING: [Synth 8-3848] Net txSerial in module/entity TxD does not have driver. [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:26]
WARNING: [Synth 8-3330] design TxD has an empty top module
WARNING: [Synth 8-7129] Port txSerial in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txValid in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[7] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[6] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[5] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[4] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[3] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[2] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[1] in module TxD is either unconnected or has no load
WARNING: [Synth 8-7129] Port txData[0] in module TxD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.449 ; gain = 1.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.328 ; gain = 24.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.328 ; gain = 24.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2084.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.645 ; gain = 50.898
5 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.645 ; gain = 50.898
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.637 ; gain = 19.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2219.000 ; gain = 108.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2242.723 ; gain = 132.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2242.723 ; gain = 132.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2255.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2255.090 ; gain = 144.445
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv}}
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv}}
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
ERROR: [Synth 8-9913] port 'aif2' is not connected on function call 'new' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:5]
INFO: [Synth 8-10285] module 'test' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:50]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv' ignored due to errors
Failed to read verilog 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv'
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.320 ; gain = 18.273
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
ERROR: [Synth 8-9913] port 'aif2' is not connected on function call 'new' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:26]
INFO: [Synth 8-10285] module 'txTEST' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:33]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv' ignored due to errors
Failed to read verilog 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.941 ; gain = 1.621
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
ERROR: [Synth 8-9913] port 'aif2' is not connected on function call 'new' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:26]
INFO: [Synth 8-10285] module 'txTEST' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:33]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv' ignored due to errors
Failed to read verilog 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv'
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.594 ; gain = 0.652
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
set_property top top [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
ERROR: [Synth 8-9913] port 'aif2' is not connected on function call 'new' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:26]
INFO: [Synth 8-10285] module 'txTEST' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv:33]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv' ignored due to errors
Failed to read verilog 'C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv'
3 Infos, 3 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv}}
file delete -force {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txTEST.sv}
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
ERROR: [Synth 8-355] interface mismatch for formal interface port 'myif2': ifa vs. ifa2 [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
ERROR: [Synth 8-355] interface mismatch for formal interface port 'myif2': ifa vs. ifa2 [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
ERROR: [Synth 8-355] interface mismatch for formal interface port 'myif2': ifa vs. ifa2 [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synthTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2939] 'midstate_t' is an unknown type [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:28]
ERROR: [VRFC 10-3180] cannot find port 'txDifaWrap' on this module [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synthTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'txDifaWrap' on this module [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synthTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3355] formal port 'myif2' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [VRFC 10-8530] module 'rxD(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
ERROR: [VRFC 10-8530] module 'txDifaWrap(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:23]
ERROR: [VRFC 10-3355] formal port 'myif' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synthTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3355] formal port 'myif2' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [VRFC 10-8530] module 'rxD(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
ERROR: [VRFC 10-8530] module 'txDifaWrap(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:23]
ERROR: [VRFC 10-3355] formal port 'myif' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3355] formal port 'myif2' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv:3]
ERROR: [VRFC 10-8530] module 'rxD(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
ERROR: [VRFC 10-8530] module 'txDifaWrap(myif=ifa_designToTest)' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:23]
ERROR: [VRFC 10-3355] formal port 'myif' of type 'ifa2' does not match with actual type 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.371 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/BENCH}} 
WARNING: Simulation object /top/BENCH/vcTest was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/DUT2}} 
INFO: [Wavedata 42-43] There are no traceable objects to add.
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/DUT2}} 
INFO: [Wavedata 42-43] There are no traceable objects to add.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2314.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:80]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:87]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:87]
ERROR: [VRFC 10-8530] module 'TxD' is ignored due to previous errors [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/top/BENCH}} 
WARNING: Simulation object /top/BENCH/vcTest was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'txData' is not declared under prefix 'vif' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top/BENCH}} 
WARNING: Simulation object /top/BENCH/vcTest was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/top/DUT2/TXD_WRP}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anodeDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/txDifaWrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module txDifaWrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.cb1
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.cb2
Compiling module xil_defaultlib.ifa2
Compiling module xil_defaultlib.test(myif=ifa_testToDesign,myif2...
Compiling module xil_defaultlib.rxD(myif=ifa_designToTest)
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.txDifaWrap(myif=ifa2_designToTes...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
run all
close [ open {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv} w ]
add_files {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv}}
set_property top loopBackVrify [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: loopBackVrify
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'loopBackVrify' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ifa' with no modport [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:36]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:61]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'rxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
ERROR: [Synth 8-439] module 'txD' not found [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:39]
ERROR: [Synth 8-6156] failed synthesizing module 'loopBackVrify' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: loopBackVrify
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'loopBackVrify' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ifa' with no modport [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:36]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:61]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'rxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'loopBackVrify' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
WARNING: [Synth 8-87] always_comb on 'mCount_next_reg' did not result in combinational logic [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.371 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2314.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2352.871 ; gain = 38.500
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2352.871 ; gain = 38.500
set_property top loopBackVrify [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'loopBackVrify'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'loopBackVrify' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj loopBackVrify_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopBackVrify
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.ifa
Compiling module xil_defaultlib.rxD
Compiling module xil_defaultlib.TxD
Compiling module xil_defaultlib.loopBackVrify
Compiling module xil_defaultlib.glbl
Built simulation snapshot loopBackVrify_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "loopBackVrify_behav -key {Behavioral:sim_1:Functional:loopBackVrify} -tclbatch {loopBackVrify.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source loopBackVrify.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'loopBackVrify_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2352.871 ; gain = 0.000
add_force {/loopBackVrify/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/loopBackVrify/txValid} -radix hex {1 0ns}
add_force {/loopBackVrify/txData} -radix hex {48 0ns}
run all
ERROR: Assertion failed. 
Time: 70495 ns Started: 1035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 113895 ns Started: 44435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 139935 ns Started: 70475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 157305 ns Started: 87845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 200705 ns Started: 131245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 226745 ns Started: 157285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 244115 ns Started: 174655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 287515 ns Started: 218055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 313555 ns Started: 244095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 330925 ns Started: 261465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 374325 ns Started: 304865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 400365 ns Started: 330905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 417735 ns Started: 348275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 461135 ns Started: 391675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 487175 ns Started: 417715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 504545 ns Started: 435085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 547945 ns Started: 478485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 573985 ns Started: 504525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 591355 ns Started: 521895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 634755 ns Started: 565295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 660795 ns Started: 591335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 678165 ns Started: 608705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 721565 ns Started: 652105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 747605 ns Started: 678145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 764975 ns Started: 695515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 808375 ns Started: 738915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 834415 ns Started: 764955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 851785 ns Started: 782325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 895185 ns Started: 825725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 921225 ns Started: 851765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 938595 ns Started: 869135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 981995 ns Started: 912535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1008035 ns Started: 938575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1025405 ns Started: 955945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1068805 ns Started: 999345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1094845 ns Started: 1025385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1112215 ns Started: 1042755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1155615 ns Started: 1086155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1181655 ns Started: 1112195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1199025 ns Started: 1129565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1242425 ns Started: 1172965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1268465 ns Started: 1199005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1285835 ns Started: 1216375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1329235 ns Started: 1259775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1355275 ns Started: 1285815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1372645 ns Started: 1303185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1416045 ns Started: 1346585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1442085 ns Started: 1372625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1459455 ns Started: 1389995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1502855 ns Started: 1433395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1528895 ns Started: 1459435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1546265 ns Started: 1476805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1589665 ns Started: 1520205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1615705 ns Started: 1546245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1633075 ns Started: 1563615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1676475 ns Started: 1607015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1702515 ns Started: 1633055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1719885 ns Started: 1650425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1763285 ns Started: 1693825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1789325 ns Started: 1719865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1806695 ns Started: 1737235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1850095 ns Started: 1780635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1876135 ns Started: 1806675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1893505 ns Started: 1824045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1936905 ns Started: 1867445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1962945 ns Started: 1893485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1980315 ns Started: 1910855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2023715 ns Started: 1954255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2049755 ns Started: 1980295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2067125 ns Started: 1997665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2110525 ns Started: 2041065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2136565 ns Started: 2067105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2153935 ns Started: 2084475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2197335 ns Started: 2127875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2223375 ns Started: 2153915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2240745 ns Started: 2171285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2284145 ns Started: 2214685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2310185 ns Started: 2240725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2327555 ns Started: 2258095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2370955 ns Started: 2301495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2396995 ns Started: 2327535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2414365 ns Started: 2344905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2457765 ns Started: 2388305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2483805 ns Started: 2414345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2501175 ns Started: 2431715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2544575 ns Started: 2475115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2570615 ns Started: 2501155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2587985 ns Started: 2518525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2631385 ns Started: 2561925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2657425 ns Started: 2587965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2674795 ns Started: 2605335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2718195 ns Started: 2648735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2744235 ns Started: 2674775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2761605 ns Started: 2692145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2805005 ns Started: 2735545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2831045 ns Started: 2761585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2848415 ns Started: 2778955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2891815 ns Started: 2822355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2917855 ns Started: 2848395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2935225 ns Started: 2865765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2978625 ns Started: 2909165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3004665 ns Started: 2935205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3022035 ns Started: 2952575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3065435 ns Started: 2995975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3091475 ns Started: 3022015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3108845 ns Started: 3039385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3152245 ns Started: 3082785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3178285 ns Started: 3108825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3195655 ns Started: 3126195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3239055 ns Started: 3169595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3265095 ns Started: 3195635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3282465 ns Started: 3213005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3325865 ns Started: 3256405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3351905 ns Started: 3282445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3369275 ns Started: 3299815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3412675 ns Started: 3343215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3438715 ns Started: 3369255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3456085 ns Started: 3386625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3499485 ns Started: 3430025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3525525 ns Started: 3456065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3542895 ns Started: 3473435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3586295 ns Started: 3516835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3612335 ns Started: 3542875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3629705 ns Started: 3560245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3673105 ns Started: 3603645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3699145 ns Started: 3629685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3716515 ns Started: 3647055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3759915 ns Started: 3690455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3785955 ns Started: 3716495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3803325 ns Started: 3733865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3846725 ns Started: 3777265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3872765 ns Started: 3803305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3890135 ns Started: 3820675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3933535 ns Started: 3864075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3959575 ns Started: 3890115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3976945 ns Started: 3907485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4020345 ns Started: 3950885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4046385 ns Started: 3976925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4063755 ns Started: 3994295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4107155 ns Started: 4037695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4133195 ns Started: 4063735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4150565 ns Started: 4081105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4193965 ns Started: 4124505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4220005 ns Started: 4150545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4237375 ns Started: 4167915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4280775 ns Started: 4211315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4306815 ns Started: 4237355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4324185 ns Started: 4254725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4367585 ns Started: 4298125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4393625 ns Started: 4324165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4410995 ns Started: 4341535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4454395 ns Started: 4384935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4480435 ns Started: 4410975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4497805 ns Started: 4428345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4541205 ns Started: 4471745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4567245 ns Started: 4497785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4584615 ns Started: 4515155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4628015 ns Started: 4558555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4654055 ns Started: 4584595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4671425 ns Started: 4601965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4714825 ns Started: 4645365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4740865 ns Started: 4671405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4758235 ns Started: 4688775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4801635 ns Started: 4732175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4827675 ns Started: 4758215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4845045 ns Started: 4775585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4888445 ns Started: 4818985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4914485 ns Started: 4845025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4931855 ns Started: 4862395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4975255 ns Started: 4905795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5001295 ns Started: 4931835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5018665 ns Started: 4949205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5062065 ns Started: 4992605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5088105 ns Started: 5018645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5105475 ns Started: 5036015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5148875 ns Started: 5079415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5174915 ns Started: 5105455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5192285 ns Started: 5122825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5235685 ns Started: 5166225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5261725 ns Started: 5192265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5279095 ns Started: 5209635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5322495 ns Started: 5253035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5348535 ns Started: 5279075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5365905 ns Started: 5296445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5409305 ns Started: 5339845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5435345 ns Started: 5365885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5452715 ns Started: 5383255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5496115 ns Started: 5426655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5522155 ns Started: 5452695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5539525 ns Started: 5470065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5582925 ns Started: 5513465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5608965 ns Started: 5539505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5626335 ns Started: 5556875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5669735 ns Started: 5600275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5695775 ns Started: 5626315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5713145 ns Started: 5643685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5756545 ns Started: 5687085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5782585 ns Started: 5713125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5799955 ns Started: 5730495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5843355 ns Started: 5773895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5869395 ns Started: 5799935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5886765 ns Started: 5817305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5930165 ns Started: 5860705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5956205 ns Started: 5886745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5973575 ns Started: 5904115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6016975 ns Started: 5947515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6043015 ns Started: 5973555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6060385 ns Started: 5990925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6103785 ns Started: 6034325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6129825 ns Started: 6060365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6147195 ns Started: 6077735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6190595 ns Started: 6121135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6216635 ns Started: 6147175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6234005 ns Started: 6164545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6277405 ns Started: 6207945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6303445 ns Started: 6233985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6320815 ns Started: 6251355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6364215 ns Started: 6294755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6390255 ns Started: 6320795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6407625 ns Started: 6338165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6451025 ns Started: 6381565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6477065 ns Started: 6407605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6494435 ns Started: 6424975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6537835 ns Started: 6468375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6563875 ns Started: 6494415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6581245 ns Started: 6511785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6624645 ns Started: 6555185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6650685 ns Started: 6581225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6668055 ns Started: 6598595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6711455 ns Started: 6641995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6737495 ns Started: 6668035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6754865 ns Started: 6685405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6798265 ns Started: 6728805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6824305 ns Started: 6754845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6841675 ns Started: 6772215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6885075 ns Started: 6815615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6911115 ns Started: 6841655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6928485 ns Started: 6859025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6971885 ns Started: 6902425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6997925 ns Started: 6928465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7015295 ns Started: 6945835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7058695 ns Started: 6989235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7084735 ns Started: 7015275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7102105 ns Started: 7032645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7145505 ns Started: 7076045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7171545 ns Started: 7102085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7188915 ns Started: 7119455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7232315 ns Started: 7162855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7258355 ns Started: 7188895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7275725 ns Started: 7206265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7319125 ns Started: 7249665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7345165 ns Started: 7275705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7362535 ns Started: 7293075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7405935 ns Started: 7336475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7431975 ns Started: 7362515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7449345 ns Started: 7379885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7492745 ns Started: 7423285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7518785 ns Started: 7449325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7536155 ns Started: 7466695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7579555 ns Started: 7510095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7605595 ns Started: 7536135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7622965 ns Started: 7553505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7666365 ns Started: 7596905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7692405 ns Started: 7622945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7709775 ns Started: 7640315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7753175 ns Started: 7683715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7779215 ns Started: 7709755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7796585 ns Started: 7727125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7839985 ns Started: 7770525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7866025 ns Started: 7796565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7883395 ns Started: 7813935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7926795 ns Started: 7857335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7952835 ns Started: 7883375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7970205 ns Started: 7900745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8013605 ns Started: 7944145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8039645 ns Started: 7970185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8057015 ns Started: 7987555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8100415 ns Started: 8030955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8126455 ns Started: 8056995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8143825 ns Started: 8074365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8187225 ns Started: 8117765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8213265 ns Started: 8143805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8230635 ns Started: 8161175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8274035 ns Started: 8204575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8300075 ns Started: 8230615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8317445 ns Started: 8247985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8360845 ns Started: 8291385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8386885 ns Started: 8317425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8404255 ns Started: 8334795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8447655 ns Started: 8378195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8473695 ns Started: 8404235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8491065 ns Started: 8421605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8534465 ns Started: 8465005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8560505 ns Started: 8491045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8577875 ns Started: 8508415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8621275 ns Started: 8551815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8647315 ns Started: 8577855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8664685 ns Started: 8595225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8708085 ns Started: 8638625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8734125 ns Started: 8664665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8751495 ns Started: 8682035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8794895 ns Started: 8725435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8820935 ns Started: 8751475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8838305 ns Started: 8768845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8881705 ns Started: 8812245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8907745 ns Started: 8838285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8925115 ns Started: 8855655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8968515 ns Started: 8899055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 8994555 ns Started: 8925095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9011925 ns Started: 8942465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9055325 ns Started: 8985865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9081365 ns Started: 9011905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9098735 ns Started: 9029275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9142135 ns Started: 9072675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9168175 ns Started: 9098715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9185545 ns Started: 9116085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9228945 ns Started: 9159485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9254985 ns Started: 9185525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9272355 ns Started: 9202895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9315755 ns Started: 9246295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9341795 ns Started: 9272335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9359165 ns Started: 9289705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9402565 ns Started: 9333105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9428605 ns Started: 9359145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9445975 ns Started: 9376515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9489375 ns Started: 9419915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9515415 ns Started: 9445955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9532785 ns Started: 9463325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9576185 ns Started: 9506725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9602225 ns Started: 9532765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9619595 ns Started: 9550135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9662995 ns Started: 9593535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9689035 ns Started: 9619575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9706405 ns Started: 9636945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9749805 ns Started: 9680345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9775845 ns Started: 9706385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9793215 ns Started: 9723755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9836615 ns Started: 9767155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9862655 ns Started: 9793195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9880025 ns Started: 9810565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9923425 ns Started: 9853965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9949465 ns Started: 9880005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 9966835 ns Started: 9897375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10010235 ns Started: 9940775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10036275 ns Started: 9966815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10053645 ns Started: 9984185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10097045 ns Started: 10027585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10123085 ns Started: 10053625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10140455 ns Started: 10070995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10183855 ns Started: 10114395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10209895 ns Started: 10140435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10227265 ns Started: 10157805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10270665 ns Started: 10201205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10296705 ns Started: 10227245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10314075 ns Started: 10244615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10357475 ns Started: 10288015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10383515 ns Started: 10314055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10400885 ns Started: 10331425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10444285 ns Started: 10374825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10470325 ns Started: 10400865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10487695 ns Started: 10418235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10531095 ns Started: 10461635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10557135 ns Started: 10487675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10574505 ns Started: 10505045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10617905 ns Started: 10548445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10643945 ns Started: 10574485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10661315 ns Started: 10591855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10704715 ns Started: 10635255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10730755 ns Started: 10661295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10748125 ns Started: 10678665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10791525 ns Started: 10722065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10817565 ns Started: 10748105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10834935 ns Started: 10765475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10878335 ns Started: 10808875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10904375 ns Started: 10834915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10921745 ns Started: 10852285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10965145 ns Started: 10895685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 10991185 ns Started: 10921725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11008555 ns Started: 10939095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11051955 ns Started: 10982495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11077995 ns Started: 11008535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11095365 ns Started: 11025905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11138765 ns Started: 11069305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11164805 ns Started: 11095345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11182175 ns Started: 11112715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11225575 ns Started: 11156115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11251615 ns Started: 11182155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11268985 ns Started: 11199525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11312385 ns Started: 11242925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11338425 ns Started: 11268965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11355795 ns Started: 11286335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11399195 ns Started: 11329735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11425235 ns Started: 11355775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11442605 ns Started: 11373145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11486005 ns Started: 11416545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11512045 ns Started: 11442585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11529415 ns Started: 11459955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11572815 ns Started: 11503355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11598855 ns Started: 11529395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11616225 ns Started: 11546765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11659625 ns Started: 11590165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11685665 ns Started: 11616205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11703035 ns Started: 11633575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11746435 ns Started: 11676975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11772475 ns Started: 11703015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11789845 ns Started: 11720385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11833245 ns Started: 11763785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11859285 ns Started: 11789825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11876655 ns Started: 11807195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11920055 ns Started: 11850595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11946095 ns Started: 11876635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 11963465 ns Started: 11894005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12006865 ns Started: 11937405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12032905 ns Started: 11963445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12050275 ns Started: 11980815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12093675 ns Started: 12024215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12119715 ns Started: 12050255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12137085 ns Started: 12067625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12180485 ns Started: 12111025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12206525 ns Started: 12137065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12223895 ns Started: 12154435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12267295 ns Started: 12197835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12293335 ns Started: 12223875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12310705 ns Started: 12241245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12354105 ns Started: 12284645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12380145 ns Started: 12310685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12397515 ns Started: 12328055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12440915 ns Started: 12371455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12466955 ns Started: 12397495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12484325 ns Started: 12414865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12527725 ns Started: 12458265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12553765 ns Started: 12484305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12571135 ns Started: 12501675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12614535 ns Started: 12545075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12640575 ns Started: 12571115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12657945 ns Started: 12588485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12701345 ns Started: 12631885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12727385 ns Started: 12657925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12744755 ns Started: 12675295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12788155 ns Started: 12718695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12814195 ns Started: 12744735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12831565 ns Started: 12762105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12874965 ns Started: 12805505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12901005 ns Started: 12831545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12918375 ns Started: 12848915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12961775 ns Started: 12892315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 12987815 ns Started: 12918355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13005185 ns Started: 12935725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13048585 ns Started: 12979125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13074625 ns Started: 13005165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13091995 ns Started: 13022535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13135395 ns Started: 13065935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13161435 ns Started: 13091975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13178805 ns Started: 13109345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13222205 ns Started: 13152745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13248245 ns Started: 13178785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13265615 ns Started: 13196155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13309015 ns Started: 13239555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13335055 ns Started: 13265595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13352425 ns Started: 13282965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13395825 ns Started: 13326365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13421865 ns Started: 13352405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13439235 ns Started: 13369775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13482635 ns Started: 13413175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13508675 ns Started: 13439215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13526045 ns Started: 13456585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13569445 ns Started: 13499985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13595485 ns Started: 13526025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13612855 ns Started: 13543395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13656255 ns Started: 13586795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13682295 ns Started: 13612835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13699665 ns Started: 13630205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13743065 ns Started: 13673605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13769105 ns Started: 13699645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13786475 ns Started: 13717015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13829875 ns Started: 13760415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13855915 ns Started: 13786455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13873285 ns Started: 13803825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13916685 ns Started: 13847225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13942725 ns Started: 13873265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 13960095 ns Started: 13890635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14003495 ns Started: 13934035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14029535 ns Started: 13960075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14046905 ns Started: 13977445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14090305 ns Started: 14020845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14116345 ns Started: 14046885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14133715 ns Started: 14064255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14177115 ns Started: 14107655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14203155 ns Started: 14133695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14220525 ns Started: 14151065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14263925 ns Started: 14194465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14289965 ns Started: 14220505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14307335 ns Started: 14237875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14350735 ns Started: 14281275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14376775 ns Started: 14307315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14394145 ns Started: 14324685 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14437545 ns Started: 14368085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14463585 ns Started: 14394125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14480955 ns Started: 14411495 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14524355 ns Started: 14454895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14550395 ns Started: 14480935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14567765 ns Started: 14498305 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14611165 ns Started: 14541705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14637205 ns Started: 14567745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14654575 ns Started: 14585115 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14697975 ns Started: 14628515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14724015 ns Started: 14654555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14741385 ns Started: 14671925 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14784785 ns Started: 14715325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14810825 ns Started: 14741365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14828195 ns Started: 14758735 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14871595 ns Started: 14802135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14897635 ns Started: 14828175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14915005 ns Started: 14845545 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14958405 ns Started: 14888945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 14984445 ns Started: 14914985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15001815 ns Started: 14932355 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15045215 ns Started: 14975755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15071255 ns Started: 15001795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15088625 ns Started: 15019165 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15132025 ns Started: 15062565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15158065 ns Started: 15088605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15175435 ns Started: 15105975 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15218835 ns Started: 15149375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15244875 ns Started: 15175415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15262245 ns Started: 15192785 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15305645 ns Started: 15236185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15331685 ns Started: 15262225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15349055 ns Started: 15279595 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15392455 ns Started: 15322995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15418495 ns Started: 15349035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15435865 ns Started: 15366405 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15479265 ns Started: 15409805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15505305 ns Started: 15435845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15522675 ns Started: 15453215 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15566075 ns Started: 15496615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15592115 ns Started: 15522655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15609485 ns Started: 15540025 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15652885 ns Started: 15583425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15678925 ns Started: 15609465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15696295 ns Started: 15626835 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15739695 ns Started: 15670235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15765735 ns Started: 15696275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15783105 ns Started: 15713645 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15826505 ns Started: 15757045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15852545 ns Started: 15783085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15869915 ns Started: 15800455 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15913315 ns Started: 15843855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15939355 ns Started: 15869895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 15956725 ns Started: 15887265 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16000125 ns Started: 15930665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16026165 ns Started: 15956705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16043535 ns Started: 15974075 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16086935 ns Started: 16017475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16112975 ns Started: 16043515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16130345 ns Started: 16060885 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16173745 ns Started: 16104285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16199785 ns Started: 16130325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16217155 ns Started: 16147695 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16260555 ns Started: 16191095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16286595 ns Started: 16217135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16303965 ns Started: 16234505 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16347365 ns Started: 16277905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16373405 ns Started: 16303945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16390775 ns Started: 16321315 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16434175 ns Started: 16364715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16460215 ns Started: 16390755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16477585 ns Started: 16408125 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16520985 ns Started: 16451525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16547025 ns Started: 16477565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16564395 ns Started: 16494935 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16607795 ns Started: 16538335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16633835 ns Started: 16564375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16651205 ns Started: 16581745 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16694605 ns Started: 16625145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16720645 ns Started: 16651185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16738015 ns Started: 16668555 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16781415 ns Started: 16711955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16807455 ns Started: 16737995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16824825 ns Started: 16755365 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16868225 ns Started: 16798765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16894265 ns Started: 16824805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16911635 ns Started: 16842175 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16955035 ns Started: 16885575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16981075 ns Started: 16911615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 16998445 ns Started: 16928985 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17041845 ns Started: 16972385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17067885 ns Started: 16998425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17085255 ns Started: 17015795 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17128655 ns Started: 17059195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17154695 ns Started: 17085235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17172065 ns Started: 17102605 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17215465 ns Started: 17146005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17241505 ns Started: 17172045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17258875 ns Started: 17189415 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17302275 ns Started: 17232815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17328315 ns Started: 17258855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17345685 ns Started: 17276225 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17389085 ns Started: 17319625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17415125 ns Started: 17345665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17432495 ns Started: 17363035 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17475895 ns Started: 17406435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17501935 ns Started: 17432475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17519305 ns Started: 17449845 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17562705 ns Started: 17493245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17588745 ns Started: 17519285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17606115 ns Started: 17536655 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17649515 ns Started: 17580055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17675555 ns Started: 17606095 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17692925 ns Started: 17623465 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17736325 ns Started: 17666865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17762365 ns Started: 17692905 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17779735 ns Started: 17710275 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17823135 ns Started: 17753675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17849175 ns Started: 17779715 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17866545 ns Started: 17797085 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17909945 ns Started: 17840485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17935985 ns Started: 17866525 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17953355 ns Started: 17883895 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 17996755 ns Started: 17927295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18022795 ns Started: 17953335 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18040165 ns Started: 17970705 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18083565 ns Started: 18014105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18109605 ns Started: 18040145 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18126975 ns Started: 18057515 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18170375 ns Started: 18100915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18196415 ns Started: 18126955 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18213785 ns Started: 18144325 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18257185 ns Started: 18187725 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18283225 ns Started: 18213765 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18300595 ns Started: 18231135 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18343995 ns Started: 18274535 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18370035 ns Started: 18300575 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18387405 ns Started: 18317945 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18430805 ns Started: 18361345 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18456845 ns Started: 18387385 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18474215 ns Started: 18404755 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18517615 ns Started: 18448155 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18543655 ns Started: 18474195 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18561025 ns Started: 18491565 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18604425 ns Started: 18534965 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18630465 ns Started: 18561005 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18647835 ns Started: 18578375 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18691235 ns Started: 18621775 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18717275 ns Started: 18647815 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18734645 ns Started: 18665185 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18778045 ns Started: 18708585 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18804085 ns Started: 18734625 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18821455 ns Started: 18751995 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18864855 ns Started: 18795395 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18890895 ns Started: 18821435 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18908265 ns Started: 18838805 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18951665 ns Started: 18882205 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18977705 ns Started: 18908245 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 18995075 ns Started: 18925615 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19038475 ns Started: 18969015 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19064515 ns Started: 18995055 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19081885 ns Started: 19012425 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19125285 ns Started: 19055825 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19151325 ns Started: 19081865 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19168695 ns Started: 19099235 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19212095 ns Started: 19142635 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19238135 ns Started: 19168675 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19255505 ns Started: 19186045 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19298905 ns Started: 19229445 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19324945 ns Started: 19255485 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19342315 ns Started: 19272855 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19385715 ns Started: 19316255 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19411755 ns Started: 19342295 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19429125 ns Started: 19359665 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19472525 ns Started: 19403065 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19498565 ns Started: 19429105 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19515935 ns Started: 19446475 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19559335 ns Started: 19489875 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19585375 ns Started: 19515915 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 19602745 ns Started: 19533285 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'loopBackVrify'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj loopBackVrify_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'loopBackVrify'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/loopBackVrify/receiver}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/loopBackVrify/transmitter}} 
run all
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'loopBackVrify'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj loopBackVrify_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'loopBackVrify'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Chris Nutsukpui/rx_2/rx_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot loopBackVrify_behav xil_defaultlib.loopBackVrify xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
add_force {/loopBackVrify/clk} -radix hex {0 0ns} {1 10000ps} -repeat_every 20000ps
add_force {/loopBackVrify/txValid} -radix hex {1 0ns}
add_force {/loopBackVrify/txData} -radix hex {32 0ns}
run all
ERROR: Assertion failed. 
Time: 139990 ns Started: 1070 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 192070 ns Started: 53150 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 313610 ns Started: 174690 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 365690 ns Started: 226770 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 487230 ns Started: 348310 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 539310 ns Started: 400390 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 660850 ns Started: 521930 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 712930 ns Started: 574010 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 834470 ns Started: 695550 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 886550 ns Started: 747630 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1008090 ns Started: 869170 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1060170 ns Started: 921250 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1181710 ns Started: 1042790 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1233790 ns Started: 1094870 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1355330 ns Started: 1216410 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1407410 ns Started: 1268490 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1528950 ns Started: 1390030 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1581030 ns Started: 1442110 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1702570 ns Started: 1563650 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1754650 ns Started: 1615730 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1876190 ns Started: 1737270 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 1928270 ns Started: 1789350 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2049810 ns Started: 1910890 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2101890 ns Started: 1962970 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2223430 ns Started: 2084510 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2275510 ns Started: 2136590 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2397050 ns Started: 2258130 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2449130 ns Started: 2310210 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2570670 ns Started: 2431750 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2622750 ns Started: 2483830 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2744290 ns Started: 2605370 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2796370 ns Started: 2657450 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2917910 ns Started: 2778990 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 2969990 ns Started: 2831070 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3091530 ns Started: 2952610 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3143610 ns Started: 3004690 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3265150 ns Started: 3126230 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3317230 ns Started: 3178310 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3438770 ns Started: 3299850 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3490850 ns Started: 3351930 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3612390 ns Started: 3473470 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3664470 ns Started: 3525550 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3786010 ns Started: 3647090 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3838090 ns Started: 3699170 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 3959630 ns Started: 3820710 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4011710 ns Started: 3872790 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4133250 ns Started: 3994330 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4185330 ns Started: 4046410 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4306870 ns Started: 4167950 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4358950 ns Started: 4220030 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4480490 ns Started: 4341570 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4532570 ns Started: 4393650 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4654110 ns Started: 4515190 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4706190 ns Started: 4567270 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4827730 ns Started: 4688810 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 4879810 ns Started: 4740890 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5001350 ns Started: 4862430 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5053430 ns Started: 4914510 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5174970 ns Started: 5036050 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5227050 ns Started: 5088130 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5348590 ns Started: 5209670 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5400670 ns Started: 5261750 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5522210 ns Started: 5383290 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5574290 ns Started: 5435370 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5695830 ns Started: 5556910 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5747910 ns Started: 5608990 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5869450 ns Started: 5730530 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 5921530 ns Started: 5782610 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6043070 ns Started: 5904150 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6095150 ns Started: 5956230 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6216690 ns Started: 6077770 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6268770 ns Started: 6129850 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6390310 ns Started: 6251390 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6442390 ns Started: 6303470 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6563930 ns Started: 6425010 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6616010 ns Started: 6477090 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6737550 ns Started: 6598630 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6789630 ns Started: 6650710 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6911170 ns Started: 6772250 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 6963250 ns Started: 6824330 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7084790 ns Started: 6945870 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7136870 ns Started: 6997950 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7258410 ns Started: 7119490 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7310490 ns Started: 7171570 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
ERROR: Assertion failed. 
Time: 7432030 ns Started: 7293110 ns Scope: /loopBackVrify/receiver File: C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv Line:242
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv}}]
close_design
set_property top synthTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: loopBackVrify
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'loopBackVrify' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ifa' with no modport [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:36]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:61]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'rxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'loopBackVrify' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/loopBackVrify.sv:23]
WARNING: [Synth 8-87] always_comb on 'mCount_next_reg' did not result in combinational logic [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2363.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2363.824 ; gain = 0.000
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2363.824 ; gain = 0.000
set_property top synthTop [current_fileset]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synthTop' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ifa' with no modport [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:37]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:61]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'rxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SegDecoder' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'SegDecoder' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'anodeDecoder' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'anodeDecoder' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ctr_2bit' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ctr_2bit' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'synthTop' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:23]
WARNING: [Synth 8-87] always_comb on 'mCount_next_reg' did not result in combinational logic [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2415.566 ; gain = 51.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2439.465 ; gain = 75.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2439.465 ; gain = 75.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2453.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2453.926 ; gain = 90.102
set_property is_enabled true [get_files  {{C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc}}]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

set_property package_pin "" [get_ports [list  txValid]]
place_ports txValid L16
set_property IOSTANDARD LVCMOS33 [get_ports [list txValid]]
set_property package_pin "" [get_ports [list  txSerial]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {txData[7]} {txData[6]} {txData[5]} {txData[4]} {txData[3]} {txData[2]} {txData[1]} {txData[0]}]]
place_ports {txData[7]} V10
place_ports {txData[6]} U11
place_ports {txData[5]} U12
place_ports {txData[4]} H6
place_ports {txData[3]} T13
place_ports {txData[2]} R16
set_property package_pin "" [get_ports [list  {txData[1]}]]
place_ports {txData[1]} U8
place_ports {txData[0]} T8
place_ports txSerial D4
set_property IOSTANDARD LVCMOS33 [get_ports [list txSerial]]
set_property target_constrs_file {C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc} [current_fileset -constrset]
save_constraints -force
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: synthTop
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'CPB' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:5]
WARNING: [Synth 8-11067] parameter 'CPB_HALF' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:6]
WARNING: [Synth 8-11067] parameter 'CPB_EIGHT' declared inside package 'typedefs' shall be treated as localparam [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/typedefs.sv:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2453.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synthTop' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ifa' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ifa' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/ifa.sv:22]
INFO: [Synth 8-6157] synthesizing module 'rxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ifa' with no modport [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:52]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:61]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'rxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv:23]
INFO: [Synth 8-6157] synthesizing module 'SegDecoder' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'SegDecoder' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SegDecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'anodeDecoder' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'anodeDecoder' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/anodeDecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ctr_2bit' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ctr_2bit' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ctr_2bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/ClockDiv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/SevenSegment.sv:23]
INFO: [Synth 8-6157] synthesizing module 'TxD' [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'TxD' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/TxD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'synthTop' (0#1) [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/new/synthTop.sv:23]
WARNING: [Synth 8-87] always_comb on 'mCount_next_reg' did not result in combinational logic [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/sources_1/imports/new/rxD.sv:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2453.926 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2453.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Chris Nutsukpui/rx_2/rx_2.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.223 ; gain = 8.297
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.223 ; gain = 8.297
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Sep 23 21:37:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/synth_1/runme.log
[Sat Sep 23 21:37:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-23:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06965A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4435.230 ; gain = 1973.008
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06965A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06965A
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Chris Nutsukpui/rx_2/rx_2.runs/impl_1/synthTop.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B06965A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 21:50:06 2023...
