// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

/* This file is part of the dynarmic project.
 * Copyright (c) 2016 MerryMage
 * SPDX-License-Identifier: 0BSD
 */

#pragma once

#include <array>
#include <functional>
#include <memory>
#include <optional>
#include <string>
#include <type_traits>
#include <vector>

#include "common/container/unordered_map.h"
#include "common/container/unordered_set.h"
#include <boost/container/stable_vector.hpp>
#include <boost/container/small_vector.hpp>

#include "dynarmic/backend/x64/xbyak.h"
#include "dynarmic/mcl/bit.hpp"
#include "dynarmic/backend/exception_handler.h"
#include "dynarmic/backend/x64/reg_alloc.h"
#include "dynarmic/common/fp/fpcr.h"
#include "dynarmic/ir/location_descriptor.h"
#include "dynarmic/ir/terminal.h"

namespace Dynarmic::IR {
class Block;
class Inst;
}  // namespace Dynarmic::IR

namespace Dynarmic {
enum class OptimizationFlag : u32;
}  // namespace Dynarmic

namespace Dynarmic::Backend::X64 {

class A64EmitX64;
class BlockOfCode;

using A64FullVectorWidth = std::integral_constant<size_t, 128>;

// Array alias that always sizes itself according to the given type T
// relative to the size of a vector register. e.g. T = u32 would result
// in a std::array<u32, 4>.
template<typename T>
using VectorArray = std::array<T, A64FullVectorWidth::value / mcl::bitsizeof<T>>;

template<typename T>
using HalfVectorArray = std::array<T, A64FullVectorWidth::value / mcl::bitsizeof<T> / 2>;

using SharedLabel = Xbyak::Label*;
/// Whether the x64 code of the instruction that produces value always leaves the result
/// zero-extended from its type's width to 64 bits in a GPR: the 32-bit and narrower operations
/// below write a 32-bit register (movzx, mov r32, 32-bit arithmetic, cmov r32), and the register
/// allocator moves such a value with 32-bit moves, which keep that. (A value aliased onto a 64-bit
/// register, as LeastSignificantWord, does not qualify.)
[[nodiscard]] inline bool IsZeroExtendedResult(const IR::Value& value) noexcept {
    if (value.IsImmediate()) {
        return false;
    }
    switch (value.GetInst()->GetOpcode()) {
    case IR::Opcode::A64ReadMemory8:
    case IR::Opcode::A64ReadMemory16:
    case IR::Opcode::A64ReadMemory32:
    case IR::Opcode::A64GetW:
    case IR::Opcode::ZeroExtendByteToWord:
    case IR::Opcode::ZeroExtendHalfToWord:
    case IR::Opcode::Add32:
    case IR::Opcode::Sub32:
    case IR::Opcode::And32:
    case IR::Opcode::Or32:
    case IR::Opcode::Eor32:
    case IR::Opcode::ConditionalSelect32:
        return true;
    default:
        return false;
    }
}

bool FPCompareSwapsOperands(IR::Cond cond);

struct EmitContext {
    EmitContext(RegAlloc& reg_alloc, IR::Block& block, boost::container::stable_vector<Xbyak::Label>& shared_labels);
    virtual ~EmitContext();
    virtual FP::FPCR FPCR(bool fpcr_controlled = true) const = 0;
    virtual bool HasOptimization(OptimizationFlag flag) const = 0;

    [[nodiscard]] inline Xbyak::Label* GenSharedLabel() noexcept {
        return &shared_labels.emplace_back();
    }

    /// The offset of an Add64(base, imm) whose every use is the address of a memory access: it
    /// emits no code and shares base's location, and the accesses add the offset themselves.
    [[nodiscard]] inline std::optional<s32> FoldedAddressOffset(const IR::Value& address) const noexcept {
        if (folded_addresses.empty() || address.IsImmediate()) {
            return std::nullopt;
        }
        const IR::Inst* const inst = address.GetInst();
        for (const auto& [folded, offset] : folded_addresses) {
            if (folded == inst) {
                return offset;
            }
        }
        return std::nullopt;
    }

    std::vector<std::function<void()>> deferred_emits;
    boost::container::small_vector<std::pair<const IR::Inst*, s32>, 8> folded_addresses;
    RegAlloc& reg_alloc;
    IR::Block& block;
    boost::container::stable_vector<Xbyak::Label>& shared_labels;
};

class EmitX64 {
public:
    struct BlockDescriptor {
        CodePtr entrypoint;  // Entrypoint of emitted code
        size_t size;         // Length in bytes of emitted code
    };
    static_assert(sizeof(BlockDescriptor) == 16);

    explicit EmitX64(BlockOfCode& code);
    virtual ~EmitX64();

    /// Looks up an emitted host block in the cache.
    std::optional<BlockDescriptor> GetBasicBlock(IR::LocationDescriptor descriptor) const;

    /// Empties the entire cache.
    virtual void ClearCache();

    /// Invalidates a selection of basic blocks.
    void InvalidateBasicBlocks(const ::Common::unordered_set<IR::LocationDescriptor>& locations);

//protected:
    // Microinstruction emitters
#define OPCODE(name, type, ...) void Emit##name(EmitContext& ctx, IR::Inst* inst);
#define A32OPC(...)
#define A64OPC(...)
#include "dynarmic/ir/opcodes.inc"
#undef OPCODE
#undef A32OPC
#undef A64OPC
    void EmitInvalid(EmitContext& ctx, IR::Inst* inst);

    // Helpers
    virtual std::string LocationDescriptorToFriendlyName(const IR::LocationDescriptor&) const = 0;
    void EmitAddCycles(size_t cycles);
    Xbyak::Label EmitCond(IR::Cond cond);
    // Set just before a terminal when the host flags still hold the guest NZCV that was last
    // stored (an add or subtract materialized them and only register writes followed): EmitCond
    // then tests them directly instead of reloading cpsr_nzcv. EmitCond clears it.
    bool nzcv_in_host_flags = false;
    // With nzcv_in_host_flags: CF is the borrow of the subtraction that set the flags (the
    // inverse of the guest's C) instead of the guest's C. EmitCond clears it.
    bool host_carry_is_borrow = false;
    // Element 0 of a vector and the zero-extension of a scalar held in an XMM register stay in
    // XMM registers (their other lanes cleared), so that float operations do not take them through
    // general registers. Set by the A64 emitter for its blocks.
    bool scalars_stay_in_xmm = false;
    // A64: the FPCompare whose result the block's If terminal tests, with that condition.
    // EmitFPCompare compares again after storing the NZCV (or only compares when nothing uses
    // it), with the operands in the order the condition needs (FPCompareSwapsOperands), and
    // EmitCond tests those host flags when fp_compare_in_host_flags is set before the terminal.
    const IR::Inst* fp_compare_for_terminal = nullptr;
    IR::Cond fp_compare_cond = IR::Cond::AL;
    bool fp_compare_in_host_flags = false;
    BlockDescriptor RegisterBlock(const IR::LocationDescriptor& location_descriptor, CodePtr entrypoint, size_t size);
    void PushRSBHelper(Xbyak::Reg64 loc_desc_reg, Xbyak::Reg64 index_reg, IR::LocationDescriptor target);

#ifndef NDEBUG
    void EmitVerboseDebuggingOutput(RegAlloc& reg_alloc);
#endif
    virtual bool EmitLeafTerminal(IR::Term::LeafTerminal const& terminal, IR::LocationDescriptor initial_location, bool is_single_step) noexcept = 0;
    virtual bool EmitTerminal(IR::Term::Terminal const& terminal, IR::LocationDescriptor initial_location, bool is_single_step) noexcept = 0;

    // Patching
    enum class PatchKind : u32 { Jg, Jz, Jmp, MovRcx };
    /// Places in emitted code that jump to a block (or load its entrypoint), patched when it is
    /// compiled or invalidated: each the place's offset in the code space times four plus its
    /// PatchKind, 0 when unused. Most blocks are linked from one or two places.
    struct PatchInformation {
        std::array<u32, 2> first{};
        std::unique_ptr<std::vector<u32>> rest;
    };
    /// Records that the code about to be emitted at the current position is a patch of `kind`.
    void AddPatchLocation(const IR::LocationDescriptor& target_desc, PatchKind kind);
    void Patch(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr);
    virtual void Unpatch(const IR::LocationDescriptor& target_desc);
    virtual void EmitPatchJg(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr = nullptr) = 0;
    virtual void EmitPatchJz(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr = nullptr) = 0;
    virtual void EmitPatchJmp(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr = nullptr) = 0;
    virtual void EmitPatchMovRcx(CodePtr target_code_ptr = nullptr) = 0;

    // State
    BlockOfCode& code;
    ExceptionHandler exception_handler;
    ::Common::unordered_map<IR::LocationDescriptor, BlockDescriptor> block_descriptors;
    ::Common::unordered_map<IR::LocationDescriptor, PatchInformation> patch_information;

    // We need materialized protected members
    friend class A64EmitX64;
};

}  // namespace Dynarmic::Backend::X64
