{
  "Top": "backward_lite",
  "RtlTop": "backward_lite",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "596",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "backward_lite",
    "Version": "1.0",
    "DisplayName": "Backward_lite",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/backward_lite_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/backward_lite_batcud.vhd",
      "impl\/vhdl\/backward_lite_fpeg8j.vhd",
      "impl\/vhdl\/backward_lite_nn_dEe.vhd",
      "impl\/vhdl\/backward_lite_sdihbi.vhd",
      "impl\/vhdl\/backward_lite_smobkb.vhd",
      "impl\/vhdl\/backward_lite_uitfYi.vhd",
      "impl\/vhdl\/backward_lite.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/backward_lite_AXILiteS_s_axi.v",
      "impl\/verilog\/backward_lite_batcud.v",
      "impl\/verilog\/backward_lite_fpeg8j.v",
      "impl\/verilog\/backward_lite_nn_dEe.v",
      "impl\/verilog\/backward_lite_sdihbi.v",
      "impl\/verilog\/backward_lite_smobkb.v",
      "impl\/verilog\/backward_lite_uitfYi.v",
      "impl\/verilog\/backward_lite.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/backward_lite_v1_0\/data\/backward_lite.mdd",
      "impl\/misc\/drivers\/backward_lite_v1_0\/data\/backward_lite.tcl",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/xbackward_lite.c",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/xbackward_lite.h",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/xbackward_lite_hw.h",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/xbackward_lite_linux.c",
      "impl\/misc\/drivers\/backward_lite_v1_0\/src\/xbackward_lite_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/backward_lite_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/backward_lite_ap_uitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "backward_lite_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backward_lite_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "backward_lite_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name backward_lite_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS in_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "bias",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of bias",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of bias"
            }]
        },
        {
          "offset": "0x14",
          "name": "bias_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of bias",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "bias_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal bias_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "w1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of w1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w1",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of w1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "w1_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of w1",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "w1_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal w1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "w2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of w2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w2",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of w2"
            }]
        },
        {
          "offset": "0x24",
          "name": "w2_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of w2",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "w2_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal w2_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "w3",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of w3",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w3",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of w3"
            }]
        },
        {
          "offset": "0x2c",
          "name": "w3_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of w3",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "w3_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal w3_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "w4",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of w4",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w4",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of w4"
            }]
        },
        {
          "offset": "0x34",
          "name": "w4_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of w4",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "w4_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal w4_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "w5",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of w5",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "w5",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of w5"
            }]
        },
        {
          "offset": "0x3c",
          "name": "w5_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of w5",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "w5_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal w5_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "bias": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "16",
      "statusOffset": "20",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "17"
    },
    "w1": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "24",
      "statusOffset": "28",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "26"
    },
    "w2": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "32",
      "statusOffset": "36",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "26"
    },
    "w3": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "40",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "26"
    },
    "w4": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "48",
      "statusOffset": "52",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "26"
    },
    "w5": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "56",
      "statusOffset": "60",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "26"
    },
    "in_stream_data": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_last": {
      "interfaceRef": "in_stream",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "backward_lite"},
    "Metrics": {"backward_lite": {
        "Latency": {
          "LatencyBest": "596",
          "LatencyAvg": "596",
          "LatencyWorst": "596",
          "PipelineII": "597",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.564"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 2",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 3",
            "TripCount": "160",
            "Latency": "162",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 4",
            "TripCount": "32",
            "Latency": "84",
            "PipelineII": "1",
            "PipelineDepth": "54"
          },
          {
            "Name": "Loop 5",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 6",
            "TripCount": "32",
            "Latency": "192",
            "PipelineII": "",
            "PipelineDepth": "6"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "15",
          "FF": "9857",
          "LUT": "12378"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-31 22:05:57 +0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
