Good. Weâ€™ll do this **cleanly, chronologically, and without ambiguity**.
Day-36 builds **only** on what you already finished in Day-35.

---

# ğŸ“… **Day-36: End-of-Test Correctness, Objections & Clean Shutdown**

*(UVM Phasing Mastery â€“ Theory â†’ Hands-On)*

---

## ğŸ§­ Chronological Map (VERY IMPORTANT)

We will follow **this exact order**:

1ï¸âƒ£ Why simulations end incorrectly
2ï¸âƒ£ Objections â€“ correct mental model
3ï¸âƒ£ Where objections belong (and donâ€™t)
4ï¸âƒ£ End-of-test phases (extract/check/report)
5ï¸âƒ£ FIFO drain correctness
6ï¸âƒ£ Hands-on: fix your existing Day-35 test
7ï¸âƒ£ Verification checklist (how you know itâ€™s correct)

No skipping. No jumping ahead.

---

## 1ï¸âƒ£ Why Simulations End Incorrectly (Root Cause)

Typical beginner / intermediate UVM mistakes:

* Using `#100` or `#1000` delays
* Dropping objections too early
* Assuming scoreboard finished because traffic stopped
* Ending test from sequence instead of test
* Not accounting for FIFO backlog

**Key truth:**

> Data generation finishing â‰  verification finishing

Your Day-35 environment already **decouples** producer and checker.
Now we must **synchronize termination**.

---

## 2ï¸âƒ£ Objections â€“ Correct Mental Model (Theory)

### What objections really do

Objections control **phase progression**, not time.

* If objection count > 0 â†’ phase cannot end
* If objection count == 0 â†’ phase may advance

---

### Correct ownership hierarchy

| Component        | Raise objection? | Why                             |
| ---------------- | ---------------- | ------------------------------- |
| `uvm_test`       | âœ… YES            | Owns test lifetime              |
| Virtual sequence | âŒ NO             | Controls behavior, not lifetime |
| Agent sequences  | âŒ NO             | Traffic only                    |
| Monitor          | âŒ NEVER          | Passive                         |
| Scoreboard       | âŒ NEVER          | Reactive                        |
| Environment      | âŒ NO             | Structural                      |

**Golden rule:**

> Only the **test** owns simulation lifetime

---

## 3ï¸âƒ£ Where Objections Belong (and Donâ€™t)

### âŒ WRONG (very common)

```systemverilog
task body();
  phase.raise_objection(this);
  ...
  phase.drop_objection(this);
endtask
```

Why wrong?

* Sequence doesnâ€™t know when scoreboard is done
* Causes race with FIFOs
* Breaks reuse

---

### âœ… CORRECT

```systemverilog
task run_phase(uvm_phase phase);
  phase.raise_objection(this);

  vseq.start(env.vseqr);

  // wait for verification to finish (not time)
  wait_for_scoreboard_done();

  phase.drop_objection(this);
endtask
```

Objection lifecycle is **owned by test**, not sequences.

---

## 4ï¸âƒ£ End-of-Test Phases (Theory)

UVM phases exist **for a reason**:

| Phase           | Purpose                  |
| --------------- | ------------------------ |
| `run_phase`     | Drive & sample activity  |
| `extract_phase` | Gather final data        |
| `check_phase`   | Final correctness checks |
| `report_phase`  | Print PASS/FAIL          |

### Critical insight

> **Checking in run_phase is provisional**
> **Checking in check_phase is authoritative**

Day-35 already aligned sampling.
Day-36 aligns **final correctness**.

---

## 5ï¸âƒ£ FIFO Drain Correctness (Theory)

With `uvm_tlm_analysis_fifo`:

* Monitor writes immediately
* Scoreboard reads later
* FIFO may still contain items **after traffic stops**

So this is WRONG:

```systemverilog
#100;
phase.drop_objection(this);
```

Correct condition:

> FIFO is empty **AND** no more producers are active

---

## 6ï¸âƒ£ Hands-On: Fixing Your Existing Day-35 Test

We **do not redesign** anything.
We only add **termination correctness**.

---

### Step 6.1 â€“ Add completion signaling in scoreboard

```systemverilog
class my_scoreboard extends uvm_component;

  uvm_tlm_analysis_fifo #(my_txn) fifo;
  int expected_count;
  int received_count;
  event done_ev;

  function void build_phase(uvm_phase phase);
    fifo = new("fifo", this);
  endfunction

  task run_phase(uvm_phase phase);
    my_txn tx;
    forever begin
      fifo.get(tx);
      received_count++;
      check_tx(tx);

      if (received_count == expected_count)
        -> done_ev;
    end
  endtask

endclass
```

ğŸ“Œ This does **not** end the test.
It only **signals completion**.

---

### Step 6.2 â€“ Test waits for scoreboard completion

```systemverilog
task run_phase(uvm_phase phase);
  phase.raise_objection(this);

  vseq.start(env.vseqr);

  // wait for scoreboard to finish
  @env.scb.done_ev;

  phase.drop_objection(this);
endtask
```

âœ… No delays
âœ… No races
âœ… Deterministic

---

## 7ï¸âƒ£ Final Checking in `check_phase`

```systemverilog
function void check_phase(uvm_phase phase);
  if (received_count != expected_count)
    `uvm_error("CHECK", "Mismatch in expected vs received transactions");
endfunction
```

This guarantees:

* All FIFOs drained
* All data verified
* Errors reported at correct time

---

## 8ï¸âƒ£ Verification Checklist (VERY IMPORTANT)

You are **DONE with Day-36** if:

* [ ] No `#delay` used for shutdown
* [ ] Only test raises/drops objections
* [ ] FIFO drains before shutdown
* [ ] `check_phase` used for final validation
* [ ] Simulation ends deterministically every run

---

## ğŸ”’ Status After Day-36

| Area                    | Status |
| ----------------------- | ------ |
| Layered sequences       | âœ…      |
| Virtual sequences       | âœ…      |
| Config DB               | âœ…      |
| Factory overrides       | âœ…      |
| Analysis FIFOs          | âœ…      |
| Phase-aligned sampling  | âœ…      |
| End-of-test correctness | âœ…      |

You are now **industry-correct**, not tutorial-correct.

---

### Next (ONLY when you say so)

ğŸ‘‰ **Day-37: Debug, Trace & Interview Readiness**

* Objection tracing
* Factory debug
* Phase debug
* â€œExplain this in 5 minutesâ€ mastery

Say **â€œProceed Day-37â€** when ready.
