ramd.v,verilog,xil_defaultlib,../../../../CPU.gen/sources_1/ip/ramd/sim/ramd.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
