# Computer-Organization-and-Design

32bit Multicycle MIPS CPU Design

Skills: Verilog, Xilinx ISE, FPGA                                                    
-	Built multicycle datapath for common MIPS instructions
-	Simulated and synthesize multiple modules with Verilog in Xilinx ISE
-	Tested and implemented on Xilinx Spartan-3
