
---------- Begin Simulation Statistics ----------
final_tick                               523448062500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   8869                       # Simulator instruction rate (inst/s)
host_mem_usage                                7698784                       # Number of bytes of host memory used
host_op_rate                                     9028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8815.00                       # Real time elapsed on the host
host_tick_rate                                1530907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78180599                       # Number of instructions simulated
sim_ops                                      79582357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013495                       # Number of seconds simulated
sim_ticks                                 13494947000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.428943                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   77229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                79267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1430                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             89800                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                362                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             460                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               98                       # Number of indirect misses.
system.cpu.branchPred.lookups                   94709                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1177                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6478413                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   157842                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1402                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      68868                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1483                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           69722                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               296924                       # Number of instructions committed
system.cpu.commit.committedOps                 305818                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     24402848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.012532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.158548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24171252     99.05%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196092      0.80%     99.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16366      0.07%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10975      0.04%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3553      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1296      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1304      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          527      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1483      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24402848                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  808                       # Number of function calls committed.
system.cpu.commit.int_insts                    238854                       # Number of committed integer instructions.
system.cpu.commit.loads                         94088                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           184484     60.32%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             288      0.09%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           94088     30.77%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          26958      8.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            305818                       # Class of committed instruction
system.cpu.commit.refs                         121046                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      296924                       # Number of Instructions Simulated
system.cpu.committedOps                        305818                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              90.898324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        90.898324                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              23713709                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    28                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                70936                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 383002                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   642428                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     24122                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1402                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    75                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 30695                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       94709                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28494                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      23187595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   634                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         406509                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003509                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1223331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              78768                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.015062                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           24412356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.017168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.287045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24292249     99.51%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17220      0.07%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18756      0.08%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    55555      0.23%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3330      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2058      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4375      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2657      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16156      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24412356                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2577538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1408                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    72826                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.076549                       # Inst execution rate
system.cpu.iew.exec_refs                      1872272                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      28429                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22000061                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                114925                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                31168                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              375564                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1843843                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               187                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2066045                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2314                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                697039                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1402                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                708527                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1749755                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        20837                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4218                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          656                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    292325                       # num instructions consuming a value
system.cpu.iew.wb_count                        316290                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641245                       # average fanout of values written-back
system.cpu.iew.wb_producers                    187452                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.011719                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2066045                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2086932                       # number of integer regfile reads
system.cpu.int_regfile_writes                  151152                       # number of integer regfile writes
system.cpu.ipc                               0.011001                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011001                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                193551      9.37%      9.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  298      0.01%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1843895     89.24%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               28488      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2066232                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      391276                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189367                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     186      0.05%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 387618     99.07%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3472      0.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2457508                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28936151                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       316290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            445274                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     375546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2066232                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  18                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           69710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                55                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       258364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24412356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.084639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.539570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23679486     97.00%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              243354      1.00%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               62929      0.26%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               18795      0.08%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401378      1.64%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4204      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1514      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 549      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 147      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24412356                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.076556                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               114925                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               31168                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26436975                       # number of misc regfile reads
system.cpu.numCycles                         26989894                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                22958580                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                299614                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 497203                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   652314                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 542990                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               1635382                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 378219                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              375893                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     40089                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 117987                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1402                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                759971                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    76196                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           353629                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    229117                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24776905                       # The number of ROB reads
system.cpu.rob.rob_writes                      760624                       # The number of ROB writes
system.cpu.timesIdled                           35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             122061                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            122061                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             26405                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            26405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1823616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       260194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2083810                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 150068    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89031407                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106769500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          42741000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              606412                       # Transaction distribution
system.membus.trans_dist::ReadResp             606413                       # Transaction distribution
system.membus.trans_dist::WriteReq             302885                       # Transaction distribution
system.membus.trans_dist::WriteResp            302885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        57737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        94688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave       144506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       296931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1521664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1521664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1818595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      1825116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       186441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave        72253                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2083810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27773922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1074760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1074760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1074760                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1805257058                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           119149499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33688590                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy         2050413000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization             15.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          356358500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    194253449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    116552069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    310805519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    116552069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    194253449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    310805519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    621611037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    194253449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    116552069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    310805519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    116552069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    194253449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    310805519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total    621611037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       355517                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       355517                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       519552                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       519552                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        29542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         1958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        21490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         1910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        21520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       144506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1750138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        14771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          979                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10745                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          955                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        10760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72253                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25762365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.respLayer10.occupancy    622592000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          4.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer12.occupancy    311296000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer12.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer14.occupancy    229376000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer14.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer16.occupancy    229376000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer16.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer6.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer6.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer18.occupancy      1884500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer18.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer19.occupancy    352569248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer19.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer16.occupancy    487841664                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer16.utilization          3.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer17.occupancy     24012500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer17.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy     47665000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer15.occupancy      2516500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer15.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      4944501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy    975683328                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    132858000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer23.occupancy     17488500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer23.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer22.occupancy    352569248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer22.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer21.occupancy      1848500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer21.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer20.occupancy     17473000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer20.utilization          0.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       484352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       484352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       276480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       276480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]       342016                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[4]       249856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[4]       249856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1521664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[4]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[4]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1421409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1421409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1421409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2221161500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer5.occupancy    437248000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer5.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer7.occupancy    317440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer7.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer6.occupancy    317440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer6.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    864256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7340032                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     11534336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7340032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1835008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1048576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       229376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1277952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    543909657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    310805519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    854715176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    310805519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    543909657                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    854715176                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    854715176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    854715176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1709430352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    271954829                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    155402759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    427357588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    155402759                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    271954829                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    427357588                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    427357588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    427357588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    854715176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1823552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1500                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1825052                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1823552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1823552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        28493                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          375                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        28868                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    135128504                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       111153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      135239657                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    135128504                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    135128504                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    135128504                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       111153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     135239657                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        28494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       119972                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       148466                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1444229493                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   9902642500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  11346871993                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50685.389661                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 82541.280465                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 76427.410943                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        28494                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        93567                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       122061                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1444229493                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   9902642500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  11346871993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50685.389661                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 105834.776150                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 92960.667150                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        26405                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        26405                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         128775                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16381703                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        57666                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9494850                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       217088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       109568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        78848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        78848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              516939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          14757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             291237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    543909657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    271954829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    194253449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    194253449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9542461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1213913845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    310805519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    155402759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    116552069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    116552069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          4273155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703585572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    854715176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    427357588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    310805519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13815616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1917499417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    449652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    226874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    165547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    165553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000597655000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              821749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             297399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      516939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     291237                       # Number of write requests accepted
system.mem_ctrls.readBursts                    747628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   420261                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             91484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             92507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             89979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36895                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75421987000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3720870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             90305467000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    101349.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               121349.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    165224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   691600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  277176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                  4003                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 26553                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                162064                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 94208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                460800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  454                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                14303                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                73728                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                73728                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               258048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   21510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   6095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  48525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 125090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 147664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  35743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  35797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  35806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  35950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  37469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  24769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  10093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 145230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 127087                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.532118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   409.673972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   132.842340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2936      4.07%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         2039      2.83%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1573      2.18%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         1099      1.52%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          936      1.30%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          471      0.65%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          669      0.93%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         1187      1.64%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        61262     84.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4709.303797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1928.925947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5062.539448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           38     24.05%     24.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           10      6.33%     30.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           30     18.99%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            8      5.06%     54.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           12      7.59%     62.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           52     32.91%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            2      1.27%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            6      3.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1878.329114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1349.056548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    582.088327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63             14      8.86%      8.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111          144     91.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23813568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9496832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16381703                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9494850                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1764.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1213.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13494947000                       # Total gap between requests
system.mem_ctrls.avgGap                      16698.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7315520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3657728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2612168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2612200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       124089                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3408288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1704344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1278256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1278392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         6307                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 542093273.875028967857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 271044265.679591059685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 193566377.103963434696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 193568748.361886858940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9195219.514385644346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 252560310.166464537382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 126294975.445253685117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 94721083.380320057273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 94731161.226494625211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 467360.116345770017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       319488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       161792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       180224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        14757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  39599144500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  20291894000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  14751282500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  14797392500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    865753500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 149754396000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  58184396000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  48993582000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  41220057500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 107941590992                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma    123945.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma    125419.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma    126364.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma    126759.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26333.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830934.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    645689.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    724928.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    609908.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   7314602.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            128835945                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67900358.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           875170968                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277786080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         84049680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        515231364                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     61766997.600001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2010741392.999985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.999577                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1591454000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    451880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11453347500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        28494                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        28494                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1886827000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1886827000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66218.396855                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66218.396855                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        28494                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        28494                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1886827000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1886827000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66218.396855                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66218.396855                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       119972                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       119972                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data  11072302500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  11072302500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 92290.722002                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92290.722002                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        93567                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        93567                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data  11072302500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  11072302500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 118335.550996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 118335.550996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        26405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        26405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523448062500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               523448065500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   8869                       # Simulator instruction rate (inst/s)
host_mem_usage                                7698784                       # Number of bytes of host memory used
host_op_rate                                     9028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8815.10                       # Real time elapsed on the host
host_tick_rate                                1530889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78180601                       # Number of instructions simulated
sim_ops                                      79582359                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013495                       # Number of seconds simulated
sim_ticks                                 13494950000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.428943                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   77229                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                79267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1430                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             89800                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                362                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             460                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               98                       # Number of indirect misses.
system.cpu.branchPred.lookups                   94709                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1177                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6478416                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   157842                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1402                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      68868                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1483                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           69722                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               296926                       # Number of instructions committed
system.cpu.commit.committedOps                 305820                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     24402854                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.012532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.158548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24171257     99.05%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196092      0.80%     99.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16367      0.07%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10975      0.04%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3553      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1296      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1304      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          527      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1483      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     24402854                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  808                       # Number of function calls committed.
system.cpu.commit.int_insts                    238856                       # Number of committed integer instructions.
system.cpu.commit.loads                         94088                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           184486     60.33%     60.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             288      0.09%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           94088     30.77%     91.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          26958      8.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            305820                       # Class of committed instruction
system.cpu.commit.refs                         121046                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      296926                       # Number of Instructions Simulated
system.cpu.committedOps                        305820                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              90.897732                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        90.897732                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              23713715                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    28                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                70936                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 383002                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   642428                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     24122                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1402                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    75                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 30695                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       94709                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28494                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      23187595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   634                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         406509                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003509                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1223337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              78768                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.015062                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           24412362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.017168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.287045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24292255     99.51%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17220      0.07%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18756      0.08%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    55555      0.23%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3330      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2058      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4375      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2657      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16156      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             24412362                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2577538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1408                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    72826                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.076549                       # Inst execution rate
system.cpu.iew.exec_refs                      1872272                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      28429                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22000064                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                114925                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                31168                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              375566                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1843843                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               187                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2066046                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2315                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                697039                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1402                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                708528                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1749755                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        20837                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4218                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          656                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    292325                       # num instructions consuming a value
system.cpu.iew.wb_count                        316291                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641245                       # average fanout of values written-back
system.cpu.iew.wb_producers                    187452                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.011719                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2066046                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2086934                       # number of integer regfile reads
system.cpu.int_regfile_writes                  151152                       # number of integer regfile writes
system.cpu.ipc                               0.011001                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011001                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                193551      9.37%      9.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  298      0.01%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%      9.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1843895     89.24%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               28488      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2066233                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      391276                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189367                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     186      0.05%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 387618     99.07%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3472      0.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2457508                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28936159                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       316291                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            445276                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     375548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2066233                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  18                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           69710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                55                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       258364                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24412362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.084639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.539570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23679491     97.00%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              243355      1.00%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               62929      0.26%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               18795      0.08%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401378      1.64%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4204      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1514      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 549      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 147      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24412362                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.076556                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               114925                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               31168                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26436981                       # number of misc regfile reads
system.cpu.numCycles                         26989900                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                22958586                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                299615                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 497203                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   652314                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 542990                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               1635382                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 378219                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              375893                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     40089                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 117987                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1402                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                759971                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    76196                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           353629                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    229117                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24776913                       # The number of ROB reads
system.cpu.rob.rob_writes                      760628                       # The number of ROB writes
system.cpu.timesIdled                           35616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             122061                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            122061                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             26405                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            26405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1823616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       260194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2083810                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 150068    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89031407                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106769500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          42741000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              606413                       # Transaction distribution
system.membus.trans_dist::ReadResp             606413                       # Transaction distribution
system.membus.trans_dist::WriteReq             302885                       # Transaction distribution
system.membus.trans_dist::WriteResp            302885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        57738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        94688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave       144506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       296932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1521664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1521664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1818596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      1825116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       186441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave        72253                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2083810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27773922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1074761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1074761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1074761                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1805257058                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           119149499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33689590                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy         2050413000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization             15.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          356358500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    194253406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    116552044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    310805449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    116552044                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    194253406                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    310805449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    621610899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2621440                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       655360                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total       704512                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       393216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        81920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    194253406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    116552044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total    310805449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    116552044                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    194253406                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total    310805449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total    621610899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       355517                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       355517                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       519552                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       519552                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        29542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         1958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        21490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         1910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        21520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           86                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       144506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       262144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1750138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          187                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2555                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        29304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        14771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          979                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10745                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          955                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        10760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72253                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25762365                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.respLayer10.occupancy    622592000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          4.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer12.occupancy    311296000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer12.utilization          2.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer14.occupancy    229376000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer14.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer16.occupancy    229376000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer16.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.reqLayer6.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer6.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy       280500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer18.occupancy      1884500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer18.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer19.occupancy    352569248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer19.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer16.occupancy    487841664                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer16.utilization          3.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer17.occupancy     24012500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer17.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy     47665000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.reqLayer15.occupancy      2516500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer15.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      4944501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy    975683328                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    132858000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        64500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer23.occupancy     17488500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer23.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer22.occupancy    352569248                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer22.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer21.occupancy      1848500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer21.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer20.occupancy     17473000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer20.utilization          0.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       484352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       484352                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       276480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       276480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]       342016                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[4]       249856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[4]       249856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1521664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[4]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[4]      4194304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25690112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1421409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1421409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1421409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2221161500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer5.occupancy    437248000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer5.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer7.occupancy    317440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer7.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer6.occupancy    317440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer6.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    864256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          6.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7340032                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     11534336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4194304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7340032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     11534336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1835008                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1966080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1048576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       229376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1277952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    543909537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    310805449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    854714986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    310805449                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    543909537                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    854714986                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    854714986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    854714986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1709429972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    271954768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    155402725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    427357493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    155402725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    271954768                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    427357493                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    427357493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    427357493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    854714986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1823616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1500                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1825116                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1823616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1823616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        28494                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          375                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        28869                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    135133216                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       111153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      135244369                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    135133216                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    135133216                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    135133216                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       111153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     135244369                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        28494                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       119972                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       148466                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1444229493                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   9902642500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  11346871993                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50685.389661                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 82541.280465                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 76427.410943                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        28494                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        93567                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       122061                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1444229493                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   9902642500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  11346871993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50685.389661                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 105834.776150                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 92960.667150                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        26405                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        26405                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7340032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         128775                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16381703                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4194304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        57666                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9494850                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       217088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       109568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        78848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        78848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              516939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          14757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             291237                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    543909537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    271954768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    194253406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    194253406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9542458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1213913575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    310805449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    155402725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    116552044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    116552044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          4273154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703585415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    854714986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    427357493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    310805449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13815613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1917498990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    449652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    226874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    165547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    165553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000597655000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              821749                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             297399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      516939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     291237                       # Number of write requests accepted
system.mem_ctrls.readBursts                    747628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   420261                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3454                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             91484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             92507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             89979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36895                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75421987000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3720870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             90305467000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    101349.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               121349.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    165224                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   691600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  277176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                  4003                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 26553                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                162064                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 94208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                460800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  454                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                14303                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                73728                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                73728                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               258048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   28490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   21510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   6095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  48525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 125090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 147664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  88092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  35743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  35797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  35806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  35950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  37469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  24769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  10093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 145230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 127087                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.532118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   409.673972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   132.842340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2936      4.07%      4.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         2039      2.83%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1573      2.18%      9.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         1099      1.52%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          936      1.30%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          471      0.65%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          669      0.93%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         1187      1.64%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        61262     84.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4709.303797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1928.925947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5062.539448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           38     24.05%     24.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           10      6.33%     30.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           30     18.99%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            8      5.06%     54.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           12      7.59%     62.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           52     32.91%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            2      1.27%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            6      3.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1878.329114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1349.056548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    582.088327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63             14      8.86%      8.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111          144     91.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23813568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  110528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9496832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16381703                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9494850                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1764.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1213.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13494947000                       # Total gap between requests
system.mem_ctrls.avgGap                      16698.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7315520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3657728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2612168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2612200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       124089                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3408288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1704344                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1278256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1278392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         6307                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 542093153.364777207375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 271044205.424992322922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 193566334.073116242886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 193568705.330512523651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9195217.470238866284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 252560254.020948559046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 126294947.369201064110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 94721062.323313534260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 94731140.167247742414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 467360.012449101312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       319488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       161792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       116736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       180224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        90112                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        67584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        14757                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  39599144500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  20291894000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  14751282500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  14797392500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    865753500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 149754396000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  58184396000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  48993582000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  41220057500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 107941590992                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma    123945.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma    125419.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma    126364.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma    126759.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26333.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830934.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    645689.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    724928.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    609908.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   7314602.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            128835945                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67900358.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           875170968                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277786080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         84049680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     515231530.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     61766997.600001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2010741559.499985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.999556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1591454000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    451880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11453350500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        28494                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        28494                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1886827000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1886827000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66218.396855                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66218.396855                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        28494                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        28494                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1886827000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1886827000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66218.396855                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66218.396855                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       119972                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       119972                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data  11072302500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  11072302500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 92290.722002                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92290.722002                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        93567                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        93567                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data  11072302500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  11072302500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 118335.550996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 118335.550996                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        26405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        26405                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523448065500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
