
*** Running vivado
    with args -log Time_Clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Time_Clock.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Time_Clock.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.922 ; gain = 501.539
Command: synth_design -top Time_Clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 648
WARNING: [Synth 8-992] w_fndDP is already implicitly declared earlier [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Time_Clock.v:97]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Time_Clock' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Time_Clock.v:4]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockCounter_FND' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/ClockCounter_FND.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ClockCounter_FND' (2#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/ClockCounter_FND.v:3]
INFO: [Synth 8-6157] synthesizing module 'FND_DigitDecoder' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/FND_DigitDecoder.v:3]
INFO: [Synth 8-226] default block is never used [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/FND_DigitDecoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'FND_DigitDecoder' (3#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/FND_DigitDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'TimeClock_Counter' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/TimeClock_Counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TimeClock_Counter' (4#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/TimeClock_Counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'Digit_Divider' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Digit_Divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Digit_Divider' (5#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Digit_Divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_4to1' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_4to1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4to1' (6#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_4to1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Comparator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (7#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Comparator.v:4]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_2to1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1' (8#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_2to1.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND_Decoder' [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/BCDtoFND_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND_Decoder' (9#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/BCDtoFND_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Time_Clock' (10#1) [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Time_Clock.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1198.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/constrs_1/imports/Basys3_XDC/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Time_Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Time_Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 1198.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1203.188 ; gain = 4.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1231.883 ; gain = 32.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |    17|
|6     |LUT4   |    15|
|7     |LUT5   |    71|
|8     |LUT6   |    55|
|9     |FDCE   |    67|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1237.652 ; gain = 38.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1237.652 ; gain = 38.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1249.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1249.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1249.750 ; gain = 50.828
INFO: [Common 17-1381] The checkpoint 'D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.runs/synth_1/Time_Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Time_Clock_utilization_synth.rpt -pb Time_Clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 12 18:09:28 2022...
