<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>openMMC: LPC_USART_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">openMMC
   </div>
   <div id="projectbrief">IPMControllerforAFCBoards</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_USART_T Struct Reference<div class="ingroups"><a class="el" href="group__UART__17XX__40XX.html">CHIP: LPC17xx/40xx UART driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>USART register block structure.  
 <a href="structLPC__USART__T.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3ee22c4a9706e4fbaa69d0743fa3c269"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d7b8bfb7f246977a0041ab415c7d61f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#ac2e91646e820b1527747154d82778e48">DLL</a></td></tr>
<tr class="separator:a9d7b8bfb7f246977a0041ab415c7d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495847ba9c8204f0389340abc034a6f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#ae93392fb8e6c40f5b340ec0cf145ee1b">THR</a></td></tr>
<tr class="separator:a495847ba9c8204f0389340abc034a6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d42194b51f598950e598c410d0809f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a39191d418ae7de55f62202f25fd29083">RBR</a></td></tr>
<tr class="separator:a65d42194b51f598950e598c410d0809f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee22c4a9706e4fbaa69d0743fa3c269"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3ee22c4a9706e4fbaa69d0743fa3c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1491a5ac3758bc997d3adb7d4f37d9f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aff310228bb37ee836402330e55365ad0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a832413236bebfb6e6495c1055b9a85ae">IER</a></td></tr>
<tr class="separator:aff310228bb37ee836402330e55365ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5216b53a60745fe8ed58f5240521604"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a3e9b4b467fbbf43e57e261fd826e5e97">DLM</a></td></tr>
<tr class="separator:ae5216b53a60745fe8ed58f5240521604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1491a5ac3758bc997d3adb7d4f37d9f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab1491a5ac3758bc997d3adb7d4f37d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561feb6fc71da88f1f5bbfac07237cad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac2b2e62841ed54ddaf61eabab9d7641b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a01d439a681b9a7a486ad75c91a2f91c8">FCR</a></td></tr>
<tr class="separator:ac2b2e62841ed54ddaf61eabab9d7641b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431c5edbff45692b7907d3abba57337b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a470cdb18abc446a9768f404314c4a556">IIR</a></td></tr>
<tr class="separator:a431c5edbff45692b7907d3abba57337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561feb6fc71da88f1f5bbfac07237cad"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a561feb6fc71da88f1f5bbfac07237cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4d95152fdd5222436368295e4307c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#aee4d95152fdd5222436368295e4307c2">LCR</a></td></tr>
<tr class="separator:aee4d95152fdd5222436368295e4307c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fca7faf2cc9ec38e5a8566538cadf48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a3fca7faf2cc9ec38e5a8566538cadf48">MCR</a></td></tr>
<tr class="separator:a3fca7faf2cc9ec38e5a8566538cadf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f711aab2dc24f42d183abd449ce829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a71f711aab2dc24f42d183abd449ce829">LSR</a></td></tr>
<tr class="separator:a71f711aab2dc24f42d183abd449ce829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4372e0a659dc1f4b5503a8825ed1971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#ac4372e0a659dc1f4b5503a8825ed1971">MSR</a></td></tr>
<tr class="separator:ac4372e0a659dc1f4b5503a8825ed1971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28417e4b3d19fcbb6c6ef116376ed58b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a28417e4b3d19fcbb6c6ef116376ed58b">SCR</a></td></tr>
<tr class="separator:a28417e4b3d19fcbb6c6ef116376ed58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443bb067899c7f269dc903a26522f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a443bb067899c7f269dc903a26522f44b">ACR</a></td></tr>
<tr class="separator:a443bb067899c7f269dc903a26522f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c78774fcee5d86f82a4bd497db2b00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a85c78774fcee5d86f82a4bd497db2b00">ICR</a></td></tr>
<tr class="separator:a85c78774fcee5d86f82a4bd497db2b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35ac03aeeafd5a54f2c2c675b6dca4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#ae35ac03aeeafd5a54f2c2c675b6dca4f">FDR</a></td></tr>
<tr class="separator:ae35ac03aeeafd5a54f2c2c675b6dca4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd99c522dd0ccec4b7c7b1c08cc3c1fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#abd99c522dd0ccec4b7c7b1c08cc3c1fb">OSR</a></td></tr>
<tr class="separator:abd99c522dd0ccec4b7c7b1c08cc3c1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3989925f4b5c3edd74531748ccccb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#afa3989925f4b5c3edd74531748ccccb2">TER1</a></td></tr>
<tr class="separator:afa3989925f4b5c3edd74531748ccccb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3789f39fe00cc53f3055507eb9eb52c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#af3789f39fe00cc53f3055507eb9eb52c">RESERVED0</a> [3]</td></tr>
<tr class="separator:af3789f39fe00cc53f3055507eb9eb52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc3d854bf59c2f0999a8ae22e3e7bb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#aedc3d854bf59c2f0999a8ae22e3e7bb4">HDEN</a></td></tr>
<tr class="separator:aedc3d854bf59c2f0999a8ae22e3e7bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56453758b5fec0a80c808f746e3db741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a56453758b5fec0a80c808f746e3db741">RESERVED1</a> [1]</td></tr>
<tr class="separator:a56453758b5fec0a80c808f746e3db741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ad1461441995d0b618ff7f5b0e42be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#aa8ad1461441995d0b618ff7f5b0e42be">SCICTRL</a></td></tr>
<tr class="separator:aa8ad1461441995d0b618ff7f5b0e42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7e49f50f49efbe8e11befcf6e7d6b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a6a7e49f50f49efbe8e11befcf6e7d6b4">RS485CTRL</a></td></tr>
<tr class="separator:a6a7e49f50f49efbe8e11befcf6e7d6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc2810503e8eb5f4d9bc4622500295e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#adfc2810503e8eb5f4d9bc4622500295e">RS485ADRMATCH</a></td></tr>
<tr class="separator:adfc2810503e8eb5f4d9bc4622500295e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9fc8109a269820386a36c81dc943ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#a6e9fc8109a269820386a36c81dc943ab">RS485DLY</a></td></tr>
<tr class="separator:a6e9fc8109a269820386a36c81dc943ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7be08518eac0076ed84428a59038e5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad98eaac22c497e964a008b5a2784608c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a799433e27ab7a1b61ba215ff1766a3e0">SYNCCTRL</a></td></tr>
<tr class="separator:ad98eaac22c497e964a008b5a2784608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a07962912ea7ebd248c4ea528acd20a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="structLPC__USART__T.html#a1e5a80261f84a375eda3b575bea8074a">FIFOLVL</a></td></tr>
<tr class="separator:a0a07962912ea7ebd248c4ea528acd20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7be08518eac0076ed84428a59038e5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d7be08518eac0076ed84428a59038e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc422e0333356dc62b23d404bfdbd1de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLPC__USART__T.html#afc422e0333356dc62b23d404bfdbd1de">TER2</a></td></tr>
<tr class="separator:afc422e0333356dc62b23d404bfdbd1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USART register block structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3ee22c4a9706e4fbaa69d0743fa3c269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; USARTn Structure </p>

</div>
</div>
<a class="anchor" id="ab1491a5ac3758bc997d3adb7d4f37d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a561feb6fc71da88f1f5bbfac07237cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d7be08518eac0076ed84428a59038e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a443bb067899c7f269dc903a26522f44b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto-baud Control Register. Contains controls for the auto-baud feature. </p>

</div>
</div>
<a class="anchor" id="ac2e91646e820b1527747154d82778e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). </p>

</div>
</div>
<a class="anchor" id="a3e9b4b467fbbf43e57e261fd826e5e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB = 1). </p>

</div>
</div>
<a class="anchor" id="a01d439a681b9a7a486ad75c91a2f91c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_USART_T::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Control Register. Controls UART FIFO usage and modes. </p>

</div>
</div>
<a class="anchor" id="ae35ac03aeeafd5a54f2c2c675b6dca4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fractional Divider Register. Generates a clock input for the baud rate divider. </p>

</div>
</div>
<a class="anchor" id="a1e5a80261f84a375eda3b575bea8074a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::FIFOLVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO Level register. Provides the current fill levels of the transmit and receive FIFOs. </p>

</div>
</div>
<a class="anchor" id="aedc3d854bf59c2f0999a8ae22e3e7bb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::HDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Half-duplex enable Register- only on some UARTs </p>

</div>
</div>
<a class="anchor" id="a85c78774fcee5d86f82a4bd497db2b00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IrDA control register (not all UARTS) </p>

</div>
</div>
<a class="anchor" id="a832413236bebfb6e6495c1055b9a85ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB = 0). </p>

</div>
</div>
<a class="anchor" id="a470cdb18abc446a9768f404314c4a556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt ID Register. Identifies which interrupt(s) are pending. </p>

</div>
</div>
<a class="anchor" id="aee4d95152fdd5222436368295e4307c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Control Register. Contains controls for frame formatting and break generation. </p>

</div>
</div>
<a class="anchor" id="a71f711aab2dc24f42d183abd449ce829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Line Status Register. Contains flags for transmit and receive status, including line errors. </p>

</div>
</div>
<a class="anchor" id="a3fca7faf2cc9ec38e5a8566538cadf48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Control Register. Only present on USART ports with full modem support. </p>

</div>
</div>
<a class="anchor" id="ac4372e0a659dc1f4b5503a8825ed1971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Status Register. Only present on USART ports with full modem support. </p>

</div>
</div>
<a class="anchor" id="abd99c522dd0ccec4b7c7b1c08cc3c1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::OSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Oversampling Register. Controls the degree of oversampling during each bit time. Only on some UARTS. </p>

</div>
</div>
<a class="anchor" id="a39191d418ae7de55f62202f25fd29083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Buffer Register. Contains the next received character to be read (DLAB = 0). </p>

</div>
</div>
<a class="anchor" id="af3789f39fe00cc53f3055507eb9eb52c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_USART_T::RESERVED0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56453758b5fec0a80c808f746e3db741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_USART_T::RESERVED1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc2810503e8eb5f4d9bc4622500295e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::RS485ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode. </p>

</div>
</div>
<a class="anchor" id="a6a7e49f50f49efbe8e11befcf6e7d6b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes. </p>

</div>
</div>
<a class="anchor" id="a6e9fc8109a269820386a36c81dc943ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 direction control delay. </p>

</div>
</div>
<a class="anchor" id="aa8ad1461441995d0b618ff7f5b0e42be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::SCICTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart card interface control register- only on some UARTs </p>

</div>
</div>
<a class="anchor" id="a28417e4b3d19fcbb6c6ef116376ed58b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Scratch Pad Register. Eight-bit temporary storage for software. </p>

</div>
</div>
<a class="anchor" id="a799433e27ab7a1b61ba215ff1766a3e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::SYNCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Synchronous mode control register. Only on USARTs. </p>

</div>
</div>
<a class="anchor" id="afa3989925f4b5c3edd74531748ccccb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::TER1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Enable Register. Turns off USART transmitter for use with software flow control. </p>

</div>
</div>
<a class="anchor" id="afc422e0333356dc62b23d404bfdbd1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_USART_T::TER2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Enable Register. Only on LPC177X_8X UART4 and LPC18XX/43XX USART0/2/3. </p>

</div>
</div>
<a class="anchor" id="ae93392fb8e6c40f5b340ec0cf145ee1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_USART_T::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Holding Register. The next character to be transmitted is written here (DLAB = 0). </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/henrique/rep/openMMC/port/ucontroller/nxp/lpc17xx/lpcopen/inc/<a class="el" href="uart__17xx__40xx_8h_source.html">uart_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 24 2016 16:17:37 for openMMC by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
