[2025-09-17 10:19:18] START suite=qualcomm_srv trace=srv107_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv107_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2641607 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5045458 heartbeat IPC: 4.16 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5045458 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5045458 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13650421 heartbeat IPC: 1.162 cumulative IPC: 1.162 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22113845 heartbeat IPC: 1.182 cumulative IPC: 1.172 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30694293 heartbeat IPC: 1.165 cumulative IPC: 1.17 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39272798 heartbeat IPC: 1.166 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 47718182 heartbeat IPC: 1.184 cumulative IPC: 1.172 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 56340705 heartbeat IPC: 1.16 cumulative IPC: 1.17 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 64740041 heartbeat IPC: 1.191 cumulative IPC: 1.173 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73141955 heartbeat IPC: 1.19 cumulative IPC: 1.175 (Simulation time: 00 hr 10 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv107_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 81501431 heartbeat IPC: 1.196 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 39 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85101746 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85101746 cumulative IPC: 1.175 (Simulation time: 00 hr 12 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv107_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.175 instructions: 100000001 cycles: 85101746
CPU 0 Branch Prediction Accuracy: 91.52% MPKI: 14.97 Average ROB Occupancy at Mispredict: 27.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2838
BRANCH_INDIRECT: 0.4199
BRANCH_CONDITIONAL: 12.57
BRANCH_DIRECT_CALL: 0.7158
BRANCH_INDIRECT_CALL: 0.5187
BRANCH_RETURN: 0.4631


====Backend Stall Breakdown====
ROB_STALL: 174483
LQ_STALL: 0
SQ_STALL: 544108


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.73044
REPLAY_LOAD: 75.76057
NON_REPLAY_LOAD: 15.688974

== Total ==
ADDR_TRANS: 12044
REPLAY_LOAD: 10758
NON_REPLAY_LOAD: 151681

== Counts ==
ADDR_TRANS: 115
REPLAY_LOAD: 142
NON_REPLAY_LOAD: 9668

cpu0->cpu0_STLB TOTAL        ACCESS:    1771675 HIT:    1766250 MISS:       5425 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1771675 HIT:    1766250 MISS:       5425 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 187.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7727653 HIT:    6769442 MISS:     958211 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6260069 HIT:    5461294 MISS:     798775 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     540327 HIT:     402331 MISS:     137996 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     917443 HIT:     904424 MISS:      13019 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9814 HIT:       1393 MISS:       8421 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14430645 HIT:    8038598 MISS:    6392047 MSHR_MERGE:    1540875
cpu0->cpu0_L1I LOAD         ACCESS:   14430645 HIT:    8038598 MISS:    6392047 MSHR_MERGE:    1540875
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29937080 HIT:   26591959 MISS:    3345121 MSHR_MERGE:    1386047
cpu0->cpu0_L1D LOAD         ACCESS:   16904516 HIT:   15158139 MISS:    1746377 MSHR_MERGE:     337445
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13021315 HIT:   11432399 MISS:    1588916 MSHR_MERGE:    1048588
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11249 HIT:       1421 MISS:       9828 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12069074 HIT:   10330460 MISS:    1738614 MSHR_MERGE:     876942
cpu0->cpu0_ITLB LOAD         ACCESS:   12069074 HIT:   10330460 MISS:    1738614 MSHR_MERGE:     876942
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.119 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28331773 HIT:   27121711 MISS:    1210062 MSHR_MERGE:     300059
cpu0->cpu0_DTLB LOAD         ACCESS:   28331773 HIT:   27121711 MISS:    1210062 MSHR_MERGE:     300059
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.013 cycles
cpu0->LLC TOTAL        ACCESS:    1152678 HIT:    1084501 MISS:      68177 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     798775 HIT:     772189 MISS:      26586 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     137994 HIT:     100841 MISS:      37153 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     207488 HIT:     207183 MISS:        305 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8421 HIT:       4288 MISS:       4133 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3748
  ROW_BUFFER_MISS:      64118
  AVG DBUS CONGESTED CYCLE: 3.628
Channel 0 WQ ROW_BUFFER_HIT:       1499
  ROW_BUFFER_MISS:      32154
  FULL:          0
Channel 0 REFRESHES ISSUED:       7092

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538803       402900        82261         4931
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          458          337          235
  STLB miss resolved @ L2C                0          305          455          543          167
  STLB miss resolved @ LLC                0          310          617         2145          967
  STLB miss resolved @ MEM                0            3          298         1928         2287

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158449        52002      1150992       114934          607
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          288          117           44
  STLB miss resolved @ L2C                0          199          242           75            6
  STLB miss resolved @ LLC                0          123          320          446           65
  STLB miss resolved @ MEM                0            1           75          231          153
[2025-09-17 10:32:02] END   suite=qualcomm_srv trace=srv107_ap (rc=0)
