Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct  6 17:28:09 2025
| Host         : DESKTOP-TACRBSE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  64          
TIMING-18  Warning   Missing input or output delay                              64          
TIMING-20  Warning   Non-clocked latch                                          23          
LATCH-1    Advisory  Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CU/DX_reg[43]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CU/MB_reg[45]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CU/MB_reg[46]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CU/XM_reg[45]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CU/XM_reg[46]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.839        0.000                      0                 3688        0.121        0.000                      0                 3688        3.750        0.000                       0                   556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.839        0.000                      0                 3688        0.121        0.000                      0                 3688        3.750        0.000                       0                   556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 2.198ns (26.843%)  route 5.990ns (73.157%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 14.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.902    10.600    DM/mem_reg_256_511_4_4/A0
    SLICE_X2Y8           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.932 r  DM/mem_reg_256_511_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.932    DM/mem_reg_256_511_4_4/OD
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    11.173 r  DM/mem_reg_256_511_4_4/F7.B/O
                         net (fo=1, routed)           0.000    11.173    DM/mem_reg_256_511_4_4/O0
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I0_O)      0.098    11.271 r  DM/mem_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.618    11.889    CU/MB_reg[30]_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.319    12.208 r  CU/MB[30]_i_3/O
                         net (fo=1, routed)           0.721    12.929    CU/MB[30]_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    13.053 r  CU/MB[30]_i_1/O
                         net (fo=1, routed)           0.000    13.053    CU/MB[30]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  CU/MB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.515    14.563    CU/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  CU/MB_reg[30]/C
                         clock pessimism              0.335    14.899    
                         clock uncertainty           -0.035    14.863    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.029    14.892    CU/MB_reg[30]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 2.198ns (27.773%)  route 5.716ns (72.227%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.716    10.414    DM/mem_reg_256_511_6_6/A0
    SLICE_X14Y11         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.746 r  DM/mem_reg_256_511_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.746    DM/mem_reg_256_511_6_6/OD
    SLICE_X14Y11         MUXF7 (Prop_muxf7_I0_O)      0.241    10.987 r  DM/mem_reg_256_511_6_6/F7.B/O
                         net (fo=1, routed)           0.000    10.987    DM/mem_reg_256_511_6_6/O0
    SLICE_X14Y11         MUXF8 (Prop_muxf8_I0_O)      0.098    11.085 r  DM/mem_reg_256_511_6_6/F8/O
                         net (fo=1, routed)           0.649    11.734    CU/MB_reg[32]_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.319    12.053 r  CU/MB[32]_i_3/O
                         net (fo=1, routed)           0.602    12.655    CU/MB[32]_i_3_n_0
    SLICE_X11Y14         LUT5 (Prop_lut5_I2_O)        0.124    12.779 r  CU/MB[32]_i_1/O
                         net (fo=1, routed)           0.000    12.779    CU/MB[32]_i_1_n_0
    SLICE_X11Y14         FDRE                                         r  CU/MB_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.449    14.497    CU/CLK_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  CU/MB_reg[32]/C
                         clock pessimism              0.335    14.833    
                         clock uncertainty           -0.035    14.797    
    SLICE_X11Y14         FDRE (Setup_fdre_C_D)        0.029    14.826    CU/MB_reg[32]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 2.198ns (27.913%)  route 5.677ns (72.087%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 14.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.673    10.370    DM/mem_reg_256_511_5_5/A0
    SLICE_X2Y9           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.702 r  DM/mem_reg_256_511_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.702    DM/mem_reg_256_511_5_5/OD
    SLICE_X2Y9           MUXF7 (Prop_muxf7_I0_O)      0.241    10.943 r  DM/mem_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    10.943    DM/mem_reg_256_511_5_5/O0
    SLICE_X2Y9           MUXF8 (Prop_muxf8_I0_O)      0.098    11.041 r  DM/mem_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.571    11.612    CU/MB_reg[31]_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.319    11.931 r  CU/MB[31]_i_3/O
                         net (fo=1, routed)           0.685    12.615    CU/MB[31]_i_3_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I2_O)        0.124    12.739 r  CU/MB[31]_i_1/O
                         net (fo=1, routed)           0.000    12.739    CU/MB[31]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  CU/MB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.515    14.563    CU/CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  CU/MB_reg[31]/C
                         clock pessimism              0.335    14.899    
                         clock uncertainty           -0.035    14.863    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.031    14.894    CU/MB_reg[31]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 2.198ns (28.114%)  route 5.620ns (71.886%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 14.562 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.745    10.442    DM/mem_reg_768_1023_0_0/A0
    SLICE_X6Y7           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.774 r  DM/mem_reg_768_1023_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.774    DM/mem_reg_768_1023_0_0/OD
    SLICE_X6Y7           MUXF7 (Prop_muxf7_I0_O)      0.241    11.015 r  DM/mem_reg_768_1023_0_0/F7.B/O
                         net (fo=1, routed)           0.000    11.015    DM/mem_reg_768_1023_0_0/O0
    SLICE_X6Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    11.113 r  DM/mem_reg_768_1023_0_0/F8/O
                         net (fo=1, routed)           0.440    11.553    CU/MB_reg[26]_2
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.319    11.872 r  CU/MB[26]_i_2/O
                         net (fo=1, routed)           0.687    12.559    CU/MB[26]_i_2_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.683 r  CU/MB[26]_i_1/O
                         net (fo=1, routed)           0.000    12.683    CU/MB[26]_i_1_n_0
    SLICE_X7Y15          FDRE                                         r  CU/MB_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.514    14.562    CU/CLK_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  CU/MB_reg[26]/C
                         clock pessimism              0.335    14.898    
                         clock uncertainty           -0.035    14.862    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)        0.029    14.891    CU/MB_reg[26]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 2.198ns (28.310%)  route 5.566ns (71.690%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.801    10.498    DM/mem_reg_768_1023_7_7/A0
    SLICE_X8Y10          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.830 r  DM/mem_reg_768_1023_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.830    DM/mem_reg_768_1023_7_7/OD
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I0_O)      0.241    11.071 r  DM/mem_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    11.071    DM/mem_reg_768_1023_7_7/O0
    SLICE_X8Y10          MUXF8 (Prop_muxf8_I0_O)      0.098    11.169 r  DM/mem_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           0.441    11.610    CU/MB_reg[33]_2
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.319    11.929 r  CU/MB[33]_i_2/O
                         net (fo=1, routed)           0.575    12.505    CU/MB[33]_i_2_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.629 r  CU/MB[33]_i_1/O
                         net (fo=1, routed)           0.000    12.629    CU/MB[33]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448    14.496    CU/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[33]/C
                         clock pessimism              0.349    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.031    14.841    CU/MB_reg[33]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 2.198ns (28.577%)  route 5.494ns (71.423%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.759    10.456    DM/mem_reg_512_767_1_1/A0
    SLICE_X8Y8           RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.788 r  DM/mem_reg_512_767_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.788    DM/mem_reg_512_767_1_1/OD
    SLICE_X8Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    11.029 r  DM/mem_reg_512_767_1_1/F7.B/O
                         net (fo=1, routed)           0.000    11.029    DM/mem_reg_512_767_1_1/O0
    SLICE_X8Y8           MUXF8 (Prop_muxf8_I0_O)      0.098    11.127 r  DM/mem_reg_512_767_1_1/F8/O
                         net (fo=1, routed)           0.441    11.569    CU/MB_reg[27]_3
    SLICE_X9Y9           LUT5 (Prop_lut5_I4_O)        0.319    11.888 r  CU/MB[27]_i_2/O
                         net (fo=1, routed)           0.545    12.432    CU/MB[27]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  CU/MB[27]_i_1/O
                         net (fo=1, routed)           0.000    12.556    CU/MB[27]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  CU/MB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448    14.496    CU/CLK_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  CU/MB_reg[27]/C
                         clock pessimism              0.349    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)        0.029    14.839    CU/MB_reg[27]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 2.198ns (28.626%)  route 5.480ns (71.374%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 14.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.700    10.398    DM/mem_reg_768_1023_3_3/A0
    SLICE_X2Y13          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.730 r  DM/mem_reg_768_1023_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.730    DM/mem_reg_768_1023_3_3/OD
    SLICE_X2Y13          MUXF7 (Prop_muxf7_I0_O)      0.241    10.971 r  DM/mem_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.971    DM/mem_reg_768_1023_3_3/O0
    SLICE_X2Y13          MUXF8 (Prop_muxf8_I0_O)      0.098    11.069 r  DM/mem_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           0.614    11.683    CU/MB_reg[29]_2
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.319    12.002 r  CU/MB[29]_i_2/O
                         net (fo=1, routed)           0.417    12.419    CU/MB[29]_i_2_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.543 r  CU/MB[29]_i_1/O
                         net (fo=1, routed)           0.000    12.543    CU/MB[29]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  CU/MB_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.515    14.563    CU/CLK_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  CU/MB_reg[29]/C
                         clock pessimism              0.335    14.899    
                         clock uncertainty           -0.035    14.863    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.029    14.892    CU/MB_reg[29]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 2.198ns (28.869%)  route 5.416ns (71.131%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.621    10.318    DM/mem_reg_512_767_2_2/A0
    SLICE_X12Y9          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.650 r  DM/mem_reg_512_767_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.650    DM/mem_reg_512_767_2_2/OD
    SLICE_X12Y9          MUXF7 (Prop_muxf7_I0_O)      0.241    10.891 r  DM/mem_reg_512_767_2_2/F7.B/O
                         net (fo=1, routed)           0.000    10.891    DM/mem_reg_512_767_2_2/O0
    SLICE_X12Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    10.989 r  DM/mem_reg_512_767_2_2/F8/O
                         net (fo=1, routed)           0.451    11.440    CU/MB_reg[28]_3
    SLICE_X11Y9          LUT5 (Prop_lut5_I4_O)        0.319    11.759 r  CU/MB[28]_i_2/O
                         net (fo=1, routed)           0.595    12.354    CU/MB[28]_i_2_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.478 r  CU/MB[28]_i_1/O
                         net (fo=1, routed)           0.000    12.478    CU/MB[28]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448    14.496    CU/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[28]/C
                         clock pessimism              0.349    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.029    14.839    CU/MB_reg[28]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 2.198ns (28.914%)  route 5.404ns (71.086%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 14.496 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.644    10.342    DM/mem_reg_768_1023_9_9/A0
    SLICE_X14Y13         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.674 r  DM/mem_reg_768_1023_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.674    DM/mem_reg_768_1023_9_9/OD
    SLICE_X14Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    10.915 r  DM/mem_reg_768_1023_9_9/F7.B/O
                         net (fo=1, routed)           0.000    10.915    DM/mem_reg_768_1023_9_9/O0
    SLICE_X14Y13         MUXF8 (Prop_muxf8_I0_O)      0.098    11.013 r  DM/mem_reg_768_1023_9_9/F8/O
                         net (fo=1, routed)           0.308    11.321    CU/MB_reg[35]_2
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.319    11.640 r  CU/MB[35]_i_2/O
                         net (fo=1, routed)           0.703    12.343    CU/MB[35]_i_2_n_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.467 r  CU/MB[35]_i_1/O
                         net (fo=1, routed)           0.000    12.467    CU/MB[35]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.448    14.496    CU/CLK_IBUF_BUFG
    SLICE_X9Y14          FDRE                                         r  CU/MB_reg[35]/C
                         clock pessimism              0.349    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)        0.031    14.841    CU/MB_reg[35]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 CU/MB_reg_rep_bsel[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/MB_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 2.198ns (29.245%)  route 5.318ns (70.755%))
  Logic Levels:           8  (LUT3=1 LUT5=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.563ns = ( 14.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.560     4.865    CU/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  CU/MB_reg_rep_bsel[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.321 r  CU/MB_reg_rep_bsel[12]/Q
                         net (fo=18, routed)          1.101     6.422    RF/file_reg_r5_0_15_0_5/ADDRA0
    SLICE_X6Y17          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.572 r  RF/file_reg_r5_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.560     7.132    CU/EOut[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I2_O)        0.328     7.460 r  CU/file_reg_r1_0_15_0_5_i_3/O
                         net (fo=10, routed)          1.087     8.548    CU/DIn[0]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.698 r  CU/mem_reg_0_255_0_0_i_10/O
                         net (fo=176, routed)         1.725    10.423    DM/mem_reg_768_1023_10_10/A0
    SLICE_X6Y11          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    10.755 r  DM/mem_reg_768_1023_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.755    DM/mem_reg_768_1023_10_10/OD
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.241    10.996 r  DM/mem_reg_768_1023_10_10/F7.B/O
                         net (fo=1, routed)           0.000    10.996    DM/mem_reg_768_1023_10_10/O0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    11.094 r  DM/mem_reg_768_1023_10_10/F8/O
                         net (fo=1, routed)           0.441    11.535    CU/MB_reg[36]_2
    SLICE_X7Y12          LUT5 (Prop_lut5_I0_O)        0.319    11.854 r  CU/MB[36]_i_2/O
                         net (fo=1, routed)           0.403    12.257    CU/MB[36]_i_2_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.381 r  CU/MB[36]_i_1/O
                         net (fo=1, routed)           0.000    12.381    CU/MB[36]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  CU/MB_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    C15                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.515    14.563    CU/CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  CU/MB_reg[36]/C
                         clock pessimism              0.335    14.899    
                         clock uncertainty           -0.035    14.863    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.029    14.892    CU/MB_reg[36]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  2.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMD32                                       r  RF/file_reg_r3_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMS32                                       r  RF/file_reg_r3_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMS32                                       r  RF/file_reg_r3_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r3_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.828%)  route 0.281ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.281     1.995    RF/file_reg_r3_0_15_0_5/ADDRD1
    SLICE_X8Y20          RAMS32                                       r  RF/file_reg_r3_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.827     2.073    RF/file_reg_r3_0_15_0_5/WCLK
    SLICE_X8Y20          RAMS32                                       r  RF/file_reg_r3_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.509     1.564    
    SLICE_X8Y20          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.873    RF/file_reg_r3_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r6_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.735%)  route 0.308ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.308     2.022    RF/file_reg_r6_0_15_6_11/ADDRD1
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.826     2.072    RF/file_reg_r6_0_15_6_11/WCLK
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.489     1.583    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RF/file_reg_r6_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CU/MB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RF/file_reg_r6_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.735%)  route 0.308ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.558     1.549    CU/CLK_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  CU/MB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.713 r  CU/MB_reg[9]/Q
                         net (fo=139, routed)         0.308     2.022    RF/file_reg_r6_0_15_6_11/ADDRD1
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.826     2.072    RF/file_reg_r6_0_15_6_11/WCLK
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.489     1.583    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RF/file_reg_r6_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y23     CU/DX_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y22     CU/DX_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y23     CU/DX_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y25     CU/DX_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y25     CU/DX_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y21     CU/DX_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y21     CU/DX_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y22     CU/DX_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y22     CU/DX_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14     DM/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14     DM/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y9      DM/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14     DM/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14     DM/mem_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TBRS[2]
                            (input port)
  Destination:            TBROut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.053ns  (logic 3.880ns (32.187%)  route 8.173ns (67.813%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  TBRS[2] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[2]
    B17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  TBRS_IBUF[2]_inst/O
                         net (fo=18, routed)          4.736     5.673    RF/file_reg_r6_0_15_0_5/ADDRA2
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     5.821 r  RF/file_reg_r6_0_15_0_5/RAMA/O
                         net (fo=1, routed)           3.437     9.258    TBROut_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.795    12.053 r  TBROut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.053    TBROut[0]
    V7                                                                r  TBROut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.035ns  (logic 3.666ns (30.465%)  route 8.368ns (69.535%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          4.575     5.516    RF/file_reg_r6_0_15_12_15/ADDRB1
    SLICE_X10Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.640 r  RF/file_reg_r6_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           3.793     9.434    TBROut_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         2.601    12.035 r  TBROut_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.035    TBROut[15]
    V3                                                                r  TBROut[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.988ns  (logic 3.936ns (32.829%)  route 8.052ns (67.171%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          4.575     5.516    RF/file_reg_r6_0_15_12_15/ADDRB1
    SLICE_X10Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     5.668 r  RF/file_reg_r6_0_15_12_15/RAMB/O
                         net (fo=1, routed)           3.477     9.146    TBROut_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         2.842    11.988 r  TBROut_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.988    TBROut[14]
    W3                                                                r  TBROut[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[0]
                            (input port)
  Destination:            TBROut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.964ns  (logic 3.937ns (32.903%)  route 8.028ns (67.097%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TBRS[0] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  TBRS_IBUF[0]_inst/O
                         net (fo=18, routed)          4.702     5.650    RF/file_reg_r6_0_15_0_5/ADDRC0
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.803 r  RF/file_reg_r6_0_15_0_5/RAMC/O
                         net (fo=1, routed)           3.326     9.129    TBROut_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         2.836    11.964 r  TBROut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.964    TBROut[4]
    V8                                                                r  TBROut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.934ns  (logic 3.887ns (32.573%)  route 8.046ns (67.427%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          4.583     5.524    RF/file_reg_r6_0_15_12_15/ADDRA1
    SLICE_X10Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     5.670 r  RF/file_reg_r6_0_15_12_15/RAMA/O
                         net (fo=1, routed)           3.463     9.134    TBROut_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         2.800    11.934 r  TBROut_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.934    TBROut[12]
    U2                                                                r  TBROut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[0]
                            (input port)
  Destination:            TBROut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.858ns  (logic 3.700ns (31.204%)  route 8.158ns (68.796%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TBRS[0] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  TBRS_IBUF[0]_inst/O
                         net (fo=18, routed)          4.702     5.650    RF/file_reg_r6_0_15_0_5/ADDRC0
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.774 r  RF/file_reg_r6_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           3.456     9.230    TBROut_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         2.628    11.858 r  TBROut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.858    TBROut[5]
    U8                                                                r  TBROut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[2]
                            (input port)
  Destination:            TBROut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.816ns  (logic 3.913ns (33.116%)  route 7.903ns (66.884%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  TBRS[2] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[2]
    B17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  TBRS_IBUF[2]_inst/O
                         net (fo=18, routed)          4.632     5.569    RF/file_reg_r6_0_15_6_11/ADDRC2
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.722 r  RF/file_reg_r6_0_15_6_11/RAMC/O
                         net (fo=1, routed)           3.271     8.993    TBROut_OBUF[10]
    V4                   OBUF (Prop_obuf_I_O)         2.823    11.816 r  TBROut_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.816    TBROut[10]
    V4                                                                r  TBROut[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[3]
                            (input port)
  Destination:            TBROut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 3.910ns (33.314%)  route 7.826ns (66.686%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TBRS[3] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[3]
    C17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  TBRS_IBUF[3]_inst/O
                         net (fo=18, routed)          4.522     5.456    RF/file_reg_r6_0_15_6_11/ADDRA3
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     5.606 r  RF/file_reg_r6_0_15_6_11/RAMA/O
                         net (fo=1, routed)           3.303     8.909    TBROut_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         2.826    11.735 r  TBROut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.735    TBROut[6]
    W6                                                                r  TBROut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[2]
                            (input port)
  Destination:            TBROut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 3.653ns (31.155%)  route 8.072ns (68.845%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  TBRS[2] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[2]
    B17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  TBRS_IBUF[2]_inst/O
                         net (fo=18, routed)          4.632     5.569    RF/file_reg_r6_0_15_6_11/ADDRC2
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.693 r  RF/file_reg_r6_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           3.440     9.133    TBROut_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         2.592    11.725 r  TBROut_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.725    TBROut[11]
    U4                                                                r  TBROut[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.723ns  (logic 3.662ns (31.237%)  route 8.061ns (68.763%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          4.583     5.524    RF/file_reg_r6_0_15_12_15/ADDRA1
    SLICE_X10Y22         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.648 r  RF/file_reg_r6_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           3.478     9.126    TBROut_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         2.597    11.723 r  TBROut_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.723    TBROut[13]
    U3                                                                r  TBROut[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/EXOverlayD_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            ALU/N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.318ns (56.881%)  route 0.241ns (43.119%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          LDCE                         0.000     0.000 r  CU/EXOverlayD_reg[14]/G
    SLICE_X5Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/EXOverlayD_reg[14]/Q
                         net (fo=8, routed)           0.241     0.399    CU/EXOverlayD[14]
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.444 r  CU/N0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.444    ALU/N_reg_1[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.559 r  ALU/N0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.559    ALU/N0_carry__0_n_0
    SLICE_X4Y18          LDCE                                         r  ALU/N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/EXOverlayD_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            ALU/O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.373ns (60.842%)  route 0.240ns (39.158%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          LDCE                         0.000     0.000 r  CU/EXOverlayD_reg[14]/G
    SLICE_X5Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/EXOverlayD_reg[14]/Q
                         net (fo=8, routed)           0.240     0.398    CU/EXOverlayD[14]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.045     0.443 r  CU/O_reg_i_5/O
                         net (fo=1, routed)           0.000     0.443    CU/O_reg_i_5_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.537 r  CU/O_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.537    CU/O_reg_i_3_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.613 r  CU/O_reg_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.613    ALU/CO[0]
    SLICE_X5Y19          LDCE                                         r  ALU/O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/EXOverlayD_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            ALU/Z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.338ns (45.951%)  route 0.398ns (54.049%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          LDCE                         0.000     0.000 r  CU/EXOverlayD_reg[15]/G
    SLICE_X5Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CU/EXOverlayD_reg[15]/Q
                         net (fo=7, routed)           0.398     0.556    CU/EXOverlayD[15]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.601 r  CU/_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.601    ALU/Z_reg_0[1]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     0.736 r  ALU/_carry__0/CO[1]
                         net (fo=1, routed)           0.000     0.736    ALU/Z0
    SLICE_X0Y18          LDCE                                         r  ALU/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.129ns  (logic 1.402ns (33.954%)  route 2.727ns (66.046%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          1.702     1.872    RF/file_reg_r6_0_15_0_5/ADDRB1
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.044     1.916 r  RF/file_reg_r6_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.025     2.941    TBROut_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.188     4.129 r  TBROut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.129    TBROut[2]
    V5                                                                r  TBROut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.345ns (32.491%)  route 2.795ns (67.509%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          1.702     1.872    RF/file_reg_r6_0_15_0_5/ADDRB1
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.045     1.917 r  RF/file_reg_r6_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.093     3.010    TBROut_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.130     4.140 r  TBROut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.140    TBROut[3]
    U5                                                                r  TBROut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.206ns  (logic 1.357ns (32.257%)  route 2.849ns (67.743%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          1.704     1.874    RF/file_reg_r6_0_15_0_5/ADDRA1
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.045     1.919 r  RF/file_reg_r6_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.145     3.064    TBROut_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.141     4.206 r  TBROut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.206    TBROut[1]
    U7                                                                r  TBROut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[0]
                            (input port)
  Destination:            TBROut[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.232ns  (logic 1.415ns (33.445%)  route 2.817ns (66.555%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TBRS[0] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  TBRS_IBUF[0]_inst/O
                         net (fo=18, routed)          1.768     1.945    RF/file_reg_r6_0_15_6_11/ADDRB0
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     1.990 r  RF/file_reg_r6_0_15_6_11/RAMB/O
                         net (fo=1, routed)           1.048     3.039    TBROut_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.193     4.232 r  TBROut_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.232    TBROut[8]
    W4                                                                r  TBROut[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[0]
                            (input port)
  Destination:            TBROut[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.268ns  (logic 1.345ns (31.516%)  route 2.923ns (68.484%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TBRS[0] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  TBRS_IBUF[0]_inst/O
                         net (fo=18, routed)          1.768     1.945    RF/file_reg_r6_0_15_6_11/ADDRB0
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     1.990 r  RF/file_reg_r6_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.155     3.145    TBROut_OBUF[9]
    W5                   OBUF (Prop_obuf_I_O)         1.123     4.268 r  TBROut_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.268    TBROut[9]
    W5                                                                r  TBROut[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[1]
                            (input port)
  Destination:            TBROut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.303ns  (logic 1.388ns (32.260%)  route 2.915ns (67.740%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  TBRS[1] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  TBRS_IBUF[1]_inst/O
                         net (fo=18, routed)          1.704     1.874    RF/file_reg_r6_0_15_0_5/ADDRA1
    SLICE_X10Y20         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.044     1.918 r  RF/file_reg_r6_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.210     3.129    TBROut_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.174     4.303 r  TBROut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.303    TBROut[0]
    V7                                                                r  TBROut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TBRS[0]
                            (input port)
  Destination:            TBROut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.337ns  (logic 1.343ns (30.962%)  route 2.994ns (69.038%))
  Logic Levels:           3  (IBUF=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  TBRS[0] (IN)
                         net (fo=0)                   0.000     0.000    TBRS[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  TBRS_IBUF[0]_inst/O
                         net (fo=18, routed)          1.773     1.950    RF/file_reg_r6_0_15_6_11/ADDRA0
    SLICE_X10Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.045     1.995 r  RF/file_reg_r6_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           1.221     3.216    TBROut_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.121     4.337 r  TBROut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.337    TBROut[7]
    W7                                                                r  TBROut[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 3.918ns (50.811%)  route 3.793ns (49.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.554     4.859    RF/file_reg_r6_0_15_12_15/WCLK
    SLICE_X10Y22         RAMD32                                       r  RF/file_reg_r6_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.176 r  RF/file_reg_r6_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           3.793     9.969    TBROut_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         2.601    12.570 r  TBROut_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.570    TBROut[15]
    V3                                                                r  TBROut[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 4.185ns (54.622%)  route 3.477ns (45.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.554     4.859    RF/file_reg_r6_0_15_12_15/WCLK
    SLICE_X10Y22         RAMD32                                       r  RF/file_reg_r6_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.202 r  RF/file_reg_r6_0_15_12_15/RAMB/O
                         net (fo=1, routed)           3.477     9.679    TBROut_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         2.842    12.521 r  TBROut_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.521    TBROut[14]
    W3                                                                r  TBROut[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.144ns (54.474%)  route 3.463ns (45.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.554     4.859    RF/file_reg_r6_0_15_12_15/WCLK
    SLICE_X10Y22         RAMD32                                       r  RF/file_reg_r6_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.203 r  RF/file_reg_r6_0_15_12_15/RAMA/O
                         net (fo=1, routed)           3.463     9.666    TBROut_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         2.800    12.466 r  TBROut_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.466    TBROut[12]
    U2                                                                r  TBROut[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.139ns (54.627%)  route 3.437ns (45.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.558     4.863    RF/file_reg_r6_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  RF/file_reg_r6_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.207 r  RF/file_reg_r6_0_15_0_5/RAMA/O
                         net (fo=1, routed)           3.437     9.644    TBROut_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.795    12.439 r  TBROut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.439    TBROut[0]
    V7                                                                r  TBROut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 4.172ns (55.639%)  route 3.326ns (44.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.558     4.863    RF/file_reg_r6_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  RF/file_reg_r6_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.199 r  RF/file_reg_r6_0_15_0_5/RAMC/O
                         net (fo=1, routed)           3.326     9.525    TBROut_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         2.836    12.360 r  TBROut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.360    TBROut[4]
    V8                                                                r  TBROut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 4.170ns (55.799%)  route 3.303ns (44.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.557     4.862    RF/file_reg_r6_0_15_6_11/WCLK
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.206 r  RF/file_reg_r6_0_15_6_11/RAMA/O
                         net (fo=1, routed)           3.303     9.509    TBROut_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         2.826    12.335 r  TBROut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.335    TBROut[6]
    W6                                                                r  TBROut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.159ns (55.979%)  route 3.271ns (44.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.557     4.862    RF/file_reg_r6_0_15_6_11/WCLK
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.198 r  RF/file_reg_r6_0_15_6_11/RAMC/O
                         net (fo=1, routed)           3.271     9.468    TBROut_OBUF[10]
    V4                   OBUF (Prop_obuf_I_O)         2.823    12.291 r  TBROut_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.291    TBROut[10]
    V4                                                                r  TBROut[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 3.942ns (53.286%)  route 3.456ns (46.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.558     4.863    RF/file_reg_r6_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  RF/file_reg_r6_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     6.177 r  RF/file_reg_r6_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           3.456     9.633    TBROut_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         2.628    12.261 r  TBROut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.261    TBROut[5]
    U8                                                                r  TBROut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.384ns  (logic 3.906ns (52.896%)  route 3.478ns (47.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.554     4.859    RF/file_reg_r6_0_15_12_15/WCLK
    SLICE_X10Y22         RAMD32                                       r  RF/file_reg_r6_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     6.168 r  RF/file_reg_r6_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           3.478     9.646    TBROut_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         2.597    12.242 r  TBROut_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.242    TBROut[13]
    U3                                                                r  TBROut[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/file_reg_r6_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TBROut[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 3.906ns (53.172%)  route 3.440ns (46.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.557     4.862    RF/file_reg_r6_0_15_6_11/WCLK
    SLICE_X10Y21         RAMD32                                       r  RF/file_reg_r6_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     6.176 r  RF/file_reg_r6_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           3.440     9.616    TBROut_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         2.592    12.208 r  TBROut_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.208    TBROut[11]
    U4                                                                r  TBROut[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/XM_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.891%)  route 0.179ns (49.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.586     1.577    CU/CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  CU/XM_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.718 r  CU/XM_reg[39]/Q
                         net (fo=3, routed)           0.063     1.782    CU/XM_reg_n_0_[39]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  CU/EXOverlayD_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     1.943    CU/EXOverlayD_reg[13]_i_1_n_0
    SLICE_X5Y20          LDCE                                         r  CU/EXOverlayD_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.125%)  route 0.245ns (56.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.585     1.576    CU/CLK_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  CU/XM_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  CU/XM_reg[45]/Q
                         net (fo=23, routed)          0.132     1.850    CU/p_0_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  CU/EXOverlayS_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     2.008    CU/EXOverlayS_reg[0]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  CU/EXOverlayS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.211%)  route 0.265ns (58.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.587     1.578    CU/CLK_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  CU/XM_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.719 r  CU/XM_reg[40]/Q
                         net (fo=3, routed)           0.112     1.831    CU/XM_reg_n_0_[40]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  CU/EXOverlayD_reg[14]_i_1/O
                         net (fo=1, routed)           0.154     2.030    CU/EXOverlayD_reg[14]_i_1_n_0
    SLICE_X5Y20          LDCE                                         r  CU/EXOverlayD_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.713%)  route 0.307ns (62.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.585     1.576    CU/CLK_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  CU/XM_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  CU/XM_reg[45]/Q
                         net (fo=23, routed)          0.135     1.853    CU/p_0_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  CU/EXOverlayS_reg[2]_i_1/O
                         net (fo=1, routed)           0.172     2.070    CU/EXOverlayS_reg[2]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  CU/EXOverlayS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.329%)  route 0.312ns (62.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.586     1.577    CU/CLK_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  CU/XM_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.718 r  CU/XM_reg[38]/Q
                         net (fo=3, routed)           0.141     1.859    CU/XM_reg_n_0_[38]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.904 r  CU/EXOverlayD_reg[12]_i_1/O
                         net (fo=1, routed)           0.172     2.076    CU/EXOverlayD_reg[12]_i_1_n_0
    SLICE_X5Y20          LDCE                                         r  CU/EXOverlayD_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.847%)  route 0.333ns (64.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.591     1.582    CU/CLK_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  CU/XM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.723 r  CU/XM_reg[28]/Q
                         net (fo=3, routed)           0.136     1.859    CU/XM_reg_n_0_[28]
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.904 r  CU/EXOverlayD_reg[2]_i_1/O
                         net (fo=1, routed)           0.197     2.101    CU/EXOverlayD_reg[2]_i_1_n_0
    SLICE_X3Y15          LDCE                                         r  CU/EXOverlayD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.188%)  route 0.374ns (66.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.588     1.579    CU/CLK_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  CU/XM_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.720 r  CU/XM_reg[34]/Q
                         net (fo=3, routed)           0.213     1.933    CU/XM_reg_n_0_[34]
    SLICE_X7Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.978 r  CU/EXOverlayD_reg[8]_i_1/O
                         net (fo=1, routed)           0.161     2.140    CU/EXOverlayD_reg[8]_i_1_n_0
    SLICE_X5Y16          LDCE                                         r  CU/EXOverlayD_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayD_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.184ns (32.612%)  route 0.380ns (67.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.587     1.578    CU/CLK_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  CU/XM_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.719 r  CU/XM_reg[41]/Q
                         net (fo=3, routed)           0.215     1.934    CU/XM_reg_n_0_[41]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.043     1.977 r  CU/EXOverlayD_reg[15]_i_1/O
                         net (fo=1, routed)           0.165     2.143    CU/EXOverlayD_reg[15]_i_1_n_0
    SLICE_X5Y20          LDCE                                         r  CU/EXOverlayD_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.226ns (39.873%)  route 0.341ns (60.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.585     1.576    CU/CLK_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  CU/XM_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.128     1.704 r  CU/XM_reg[46]/Q
                         net (fo=23, routed)          0.164     1.869    CU/p_1_in
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.098     1.967 r  CU/EXOverlayS_reg[3]_i_1/O
                         net (fo=1, routed)           0.176     2.143    CU/EXOverlayS_reg[3]_i_1_n_0
    SLICE_X7Y21          LDCE                                         r  CU/EXOverlayS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/XM_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CU/EXOverlayS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.815%)  route 0.381ns (67.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.585     1.576    CU/CLK_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  CU/XM_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  CU/XM_reg[45]/Q
                         net (fo=23, routed)          0.137     1.855    CU/p_0_in
    SLICE_X6Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.900 r  CU/EXOverlayS_reg[1]_i_1/O
                         net (fo=1, routed)           0.244     2.143    CU/EXOverlayS_reg[1]_i_1_n_0
    SLICE_X6Y21          LDCE                                         r  CU/EXOverlayS_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 2.259ns (36.472%)  route 3.935ns (63.528%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.860 r  CU/PC/IAddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.860    CU/PC/IAddr_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.194 r  CU/PC/IAddr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.194    CU/PC/IAddr_reg[12]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.511     4.559    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[13]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 2.238ns (36.256%)  route 3.935ns (63.744%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.860 r  CU/PC/IAddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.860    CU/PC/IAddr_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.173 r  CU/PC/IAddr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.173    CU/PC/IAddr_reg[12]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.511     4.559    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[15]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.099ns  (logic 2.164ns (35.483%)  route 3.935ns (64.517%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.860 r  CU/PC/IAddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.860    CU/PC/IAddr_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.099 r  CU/PC/IAddr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.099    CU/PC/IAddr_reg[12]_i_1_n_5
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.511     4.559    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[14]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 2.148ns (35.313%)  route 3.935ns (64.687%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.860 r  CU/PC/IAddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.860    CU/PC/IAddr_reg[8]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.083 r  CU/PC/IAddr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.083    CU/PC/IAddr_reg[12]_i_1_n_7
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.511     4.559    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  CU/PC/IAddr_reg[12]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.080ns  (logic 2.145ns (35.281%)  route 3.935ns (64.719%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 r  CU/PC/IAddr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.080    CU/PC/IAddr_reg[8]_i_1_n_6
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.512     4.560    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[9]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 2.124ns (35.057%)  route 3.935ns (64.943%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.059 r  CU/PC/IAddr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.059    CU/PC/IAddr_reg[8]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.512     4.560    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[11]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.985ns  (logic 2.050ns (34.254%)  route 3.935ns (65.746%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.985 r  CU/PC/IAddr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.985    CU/PC/IAddr_reg[8]_i_1_n_5
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.512     4.560    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[10]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.969ns  (logic 2.034ns (34.077%)  route 3.935ns (65.923%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  CU/PC/IAddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.746    CU/PC/IAddr_reg[4]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.969 r  CU/PC/IAddr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.969    CU/PC/IAddr_reg[8]_i_1_n_7
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.512     4.560    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  CU/PC/IAddr_reg[8]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.966ns  (logic 2.031ns (34.044%)  route 3.935ns (65.956%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.966 r  CU/PC/IAddr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.966    CU/PC/IAddr_reg[4]_i_1_n_6
    SLICE_X1Y17          FDRE                                         r  CU/PC/IAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.514     4.562    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  CU/PC/IAddr_reg[5]/C

Slack:                    inf
  Source:                 CU/EXOverlayS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CU/PC/IAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 2.010ns (33.811%)  route 3.935ns (66.189%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          LDCE                         0.000     0.000 r  CU/EXOverlayS_reg[3]/G
    SLICE_X7Y21          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  CU/EXOverlayS_reg[3]/Q
                         net (fo=2, routed)           1.281     1.840    CU/EXOverlayS[3]
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  CU/Z2_carry_i_10/O
                         net (fo=73, routed)          1.843     3.807    CU/PC/_carry_i_4_0
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.150     3.957 r  CU/PC/_carry_i_24/O
                         net (fo=3, routed)           0.811     4.768    CU/PC/Operand[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.332     5.100 r  CU/PC/IAddr[0]_i_6/O
                         net (fo=1, routed)           0.000     5.100    CU/PC/IAddr[0]_i_6_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.632 r  CU/PC/IAddr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.632    CU/PC/IAddr_reg[0]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.945 r  CU/PC/IAddr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.945    CU/PC/IAddr_reg[4]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  CU/PC/IAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         1.514     4.562    CU/PC/CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  CU/PC/IAddr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMemDOut[8]
                            (input port)
  Destination:            CU/FD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.156ns (34.700%)  route 0.294ns (65.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  IMemDOut[8] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[8]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  IMemDOut_IBUF[8]_inst/O
                         net (fo=1, routed)           0.294     0.450    CU/D[7]
    SLICE_X1Y23          FDRE                                         r  CU/FD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.853     2.099    CU/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  CU/FD_reg[8]/C

Slack:                    inf
  Source:                 IMemDOut[11]
                            (input port)
  Destination:            CU/FD_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.190ns (39.271%)  route 0.294ns (60.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  IMemDOut[11] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[11]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  IMemDOut_IBUF[11]_inst/O
                         net (fo=1, routed)           0.294     0.484    CU/D[10]
    SLICE_X1Y26          FDRE                                         r  CU/FD_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.853     2.099    CU/CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  CU/FD_reg[11]/C

Slack:                    inf
  Source:                 IMemDOut[9]
                            (input port)
  Destination:            CU/FD_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.152ns (31.192%)  route 0.335ns (68.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  IMemDOut[9] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  IMemDOut_IBUF[9]_inst/O
                         net (fo=1, routed)           0.335     0.487    CU/D[8]
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.855     2.101    CU/CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[9]/C

Slack:                    inf
  Source:                 IMemDOut[6]
                            (input port)
  Destination:            CU/FD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.160ns (31.711%)  route 0.344ns (68.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  IMemDOut[6] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[6]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  IMemDOut_IBUF[6]_inst/O
                         net (fo=1, routed)           0.344     0.504    CU/D[5]
    SLICE_X1Y21          FDRE                                         r  CU/FD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.856     2.102    CU/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  CU/FD_reg[6]/C

Slack:                    inf
  Source:                 IMemDOut[7]
                            (input port)
  Destination:            CU/FD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.173ns (34.044%)  route 0.336ns (65.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  IMemDOut[7] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[7]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  IMemDOut_IBUF[7]_inst/O
                         net (fo=1, routed)           0.336     0.509    CU/D[6]
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.855     2.101    CU/CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[7]/C

Slack:                    inf
  Source:                 IMemDOut[12]
                            (input port)
  Destination:            CU/FD_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.178ns (34.455%)  route 0.339ns (65.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  IMemDOut[12] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[12]
    M19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  IMemDOut_IBUF[12]_inst/O
                         net (fo=1, routed)           0.339     0.517    CU/D[11]
    SLICE_X1Y26          FDRE                                         r  CU/FD_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.853     2.099    CU/CLK_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  CU/FD_reg[12]/C

Slack:                    inf
  Source:                 IMemDOut[3]
                            (input port)
  Destination:            CU/FD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.168ns (31.285%)  route 0.369ns (68.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  IMemDOut[3] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[3]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  IMemDOut_IBUF[3]_inst/O
                         net (fo=1, routed)           0.369     0.537    CU/D[2]
    SLICE_X1Y21          FDRE                                         r  CU/FD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.856     2.102    CU/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  CU/FD_reg[3]/C

Slack:                    inf
  Source:                 IMemDOut[5]
                            (input port)
  Destination:            CU/FD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.160ns (29.748%)  route 0.379ns (70.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  IMemDOut[5] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[5]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  IMemDOut_IBUF[5]_inst/O
                         net (fo=1, routed)           0.379     0.539    CU/D[4]
    SLICE_X2Y24          FDRE                                         r  CU/FD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.852     2.098    CU/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  CU/FD_reg[5]/C

Slack:                    inf
  Source:                 IMemDOut[16]
                            (input port)
  Destination:            CU/FD_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.162ns (29.819%)  route 0.381ns (70.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  IMemDOut[16] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[16]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  IMemDOut_IBUF[16]_inst/O
                         net (fo=1, routed)           0.381     0.543    CU/D[15]
    SLICE_X0Y26          FDRE                                         r  CU/FD_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.853     2.099    CU/CLK_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  CU/FD_reg[16]/C

Slack:                    inf
  Source:                 IMemDOut[4]
                            (input port)
  Destination:            CU/FD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.168ns (30.756%)  route 0.379ns (69.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  IMemDOut[4] (IN)
                         net (fo=0)                   0.000     0.000    IMemDOut[4]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  IMemDOut_IBUF[4]_inst/O
                         net (fo=1, routed)           0.379     0.547    CU/D[3]
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  CLK_IBUF_BUFG_inst/O
                         net (fo=555, routed)         0.855     2.101    CU/CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  CU/FD_reg[4]/C





