L 1 "..\..\MProkaron\Benchmark\test.c"
N/******************************************************************************
NFilename    : test.c
NAuthor      : pry 
NDate        : 22/07/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The performance testbench for RMP. Do not modify this file; what
N              you need to modify is the test chip header and the platform chip
N              header.
N******************************************************************************/
N
N/* Includes ******************************************************************/
N#include "test.h"
L 1 "..\..\MProkaron\Benchmark\test.h" 1
N/******************************************************************************
NFilename   : test.h
NAuthor     : pry
NDate       : 24/06/2017
NLicence    : LGPL v3+; see COPYING for details.
NDescription: The configuration file for testing program.
N******************************************************************************/
N
N/* Config Includes ***********************************************************/
N#include "Platform/test_STM32F103RE.h"
L 1 "..\..\MProkaron\Benchmark\Platform/test_STM32F103RE.h" 1
N/******************************************************************************
NFilename    : test_STM32F103RE.h
NAuthor      : pry 
NDate        : 22/07/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The testbench for STM32F103RE.
N******************************************************************************/
N
N/* Includes ******************************************************************/
N#include "RMP.h"
L 1 "..\..\MProkaron\Include\RMP.h" 1
N/******************************************************************************
NFilename    : RMP.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header of the RMP RTOS. This header defines the error codes,
N              operation flags and system call numbers in a generic way.
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifndef __RMP_H__
N#define __RMP_H__
N
N#define __HDR_DEFS__
N#include "Platform/RMP_platform.h"
L 1 "..\..\MProkaron\Include\Platform/RMP_platform.h" 1
N/******************************************************************************
NFilename    : RMP_platform.h
NAuthor      : pry 
NDate        : 22/07/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The platform specific types for RMP.
N******************************************************************************/
N
N/* Platform Includes *********************************************************/
N#include "Platform/CortexM/platform_cmx.h"
L 1 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx.h" 1
N/******************************************************************************
NFilename    : platform_cmx.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header of "platform_cmx.h".
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
N#ifndef __PLATFORM_CMX_H_DEFS__
N#define __PLATFORM_CMX_H_DEFS__
N/*****************************************************************************/
N/* Basic Types ***************************************************************/
N#if(DEFINE_BASIC_TYPES==TRUE)
N
N#ifndef __S32__
N#define __S32__
Ntypedef signed int  s32;
N#endif
N
N#ifndef __S16__
N#define __S16__
Ntypedef signed short s16;
N#endif
N
N#ifndef __S8__
N#define __S8__
Ntypedef signed char  s8;
N#endif
N
N#ifndef __U32__
N#define __U32__
Ntypedef unsigned int  u32;
N#endif
N
N#ifndef __U16__
N#define __U16__
Ntypedef unsigned short u16;
N#endif
N
N#ifndef __U8__
N#define __U8__
Ntypedef unsigned char  u8;
N#endif
N
N#endif
N/* End Basic Types ***********************************************************/
N
N/* Begin Extended Types ******************************************************/
N#ifndef __TID_T__
N#define __TID_T__
N/* The typedef for the Thread ID */
Ntypedef s32 tid_t;
N#endif
N
N#ifndef __PTR_T__
N#define __PTR_T__
N/* The typedef for the pointers - This is the raw style. Pointers must be unsigned */
Ntypedef u32 ptr_t;
N#endif
N
N#ifndef __CNT_T__
N#define __CNT_T__
N/* The typedef for the count variables */
Ntypedef s32 cnt_t;
N#endif
N
N#ifndef __CID_T__
N#define __CID_T__
N/* The typedef for capability ID */
Ntypedef s32 cid_t;
N#endif
N
N#ifndef __RET_T__
N#define __RET_T__
N/* The type for process return value */
Ntypedef s32 ret_t;
N#endif
N/* End Extended Types ********************************************************/
N
N/* System macros *************************************************************/
N/* Compiler "extern" keyword setting */
N#define EXTERN                   extern
N/* The order of bits in one CPU machine word */
N#define RMP_WORD_ORDER           5
N/* The maximum length of char printing - no need to change this in most cases */
N#define RMP_KERNEL_DEBUG_MAX_STR 255
N/* The offset of the stack when initializing */
N#define RMP_INIT_STACK           RMP_INIT_STACK_TAIL(17)
N
N/* The CPU and application specific macros are here */
N#include "platform_cmx_conf.h"
L 1 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx_conf.h" 1
N/******************************************************************************
NFilename   : platform_cmx_conf.h
NAuthor     : pry
NDate       : 24/06/2017
NLicence    : LGPL v3+; see COPYING for details.
NDescription: The configuration file for Cortex-M HAL.
N******************************************************************************/
N
N/* Config Includes ***********************************************************/
N#include "Platform/CortexM/Chips/STM32F103RE/platform_STM32F103RE.h"
L 1 "..\..\MProkaron\Include\Platform/CortexM/Chips/STM32F103RE/platform_STM32F103RE.h" 1
N/******************************************************************************
NFilename   : platform_STM32F103RE.h
NAuthor     : pry
NDate       : 24/06/2017
NLicence    : LGPL v3+; see COPYING for details.
NDescription: The configuration file for STM32F103RE.
N******************************************************************************/
N
N/* Defines *******************************************************************/
N/* The HAL library */
N#include "stm32f1xx_hal.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   This file contains all the functions prototypes for the HAL 
N  *          module driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_H
N#define __STM32F1xx_HAL_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_conf.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_conf.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   HAL configuration template file.
N  *          This file should be copied to the application folder and renamed
N  *          to stm32f1xx_hal_conf.h.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CONF_H
N#define __STM32F1xx_HAL_CONF_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/* ########################## Module Selection ############################## */
N/**
N  * @brief This is the list of modules to be used in the HAL driver 
N  */
N#define HAL_MODULE_ENABLED
N/* #define HAL_ADC_MODULE_ENABLED */
N/* #define HAL_CAN_MODULE_ENABLED */
N/* #define HAL_CEC_MODULE_ENABLED */
N#define HAL_CORTEX_MODULE_ENABLED
N/* #define HAL_CRC_MODULE_ENABLED */
N/* #define HAL_DAC_MODULE_ENABLED */
N#define HAL_DMA_MODULE_ENABLED
N/* #define HAL_ETH_MODULE_ENABLED */
N#define HAL_FLASH_MODULE_ENABLED
N#define HAL_GPIO_MODULE_ENABLED
N/* #define HAL_HCD_MODULE_ENABLED */
N/* #define HAL_I2C_MODULE_ENABLED */
N/* #define HAL_I2S_MODULE_ENABLED */
N/* #define HAL_IRDA_MODULE_ENABLED */
N/* #define HAL_IWDG_MODULE_ENABLED */
N/* #define HAL_NAND_MODULE_ENABLED */
N/* #define HAL_NOR_MODULE_ENABLED */
N/* #define HAL_PCCARD_MODULE_ENABLED */
N/* #define HAL_PCD_MODULE_ENABLED */
N/* #define HAL_PWR_MODULE_ENABLED */
N#define HAL_RCC_MODULE_ENABLED
N/* #define HAL_RTC_MODULE_ENABLED */
N/* #define HAL_SD_MODULE_ENABLED */
N/* #define HAL_SMARTCARD_MODULE_ENABLED */
N/* #define HAL_SPI_MODULE_ENABLED */
N/* #define HAL_SRAM_MODULE_ENABLED */
N#define HAL_TIM_MODULE_ENABLED
N#define HAL_UART_MODULE_ENABLED
N/* #define HAL_USART_MODULE_ENABLED */
N/* #define HAL_WWDG_MODULE_ENABLED */
N/* #define HAL_MMC_MODULE_ENABLED */
N
N/* ########################## Oscillator Values adaptation ####################*/
N/**
N  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSE is used as system clock source, directly or through the PLL).  
N  */
N#if !defined  (HSE_VALUE) 
X#if !0L 
N#if defined(USE_STM3210C_EVAL)
X#if 0L
S  #define HSE_VALUE    25000000U /*!< Value of the External oscillator in Hz */
N#else
N  #define HSE_VALUE    8000000U /*!< Value of the External oscillator in Hz */
N#endif
N#endif /* HSE_VALUE */
N
N#if !defined  (HSE_STARTUP_TIMEOUT)
X#if !0L
N  #define HSE_STARTUP_TIMEOUT    100U      /*!< Time out for HSE start up, in ms */
N#endif /* HSE_STARTUP_TIMEOUT */
N
N/**
N  * @brief Internal High Speed oscillator (HSI) value.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSI is used as system clock source, directly or through the PLL). 
N  */
N#if !defined  (HSI_VALUE)
X#if !0L
N  #define HSI_VALUE              8000000U  /*!< Value of the Internal oscillator in Hz */
N#endif /* HSI_VALUE */
N
N/**
N  * @brief Internal Low Speed oscillator (LSI) value.
N  */
N#if !defined  (LSI_VALUE) 
X#if !0L 
N #define LSI_VALUE               40000U    /*!< LSI Typical Value in Hz */
N#endif /* LSI_VALUE */                     /*!< Value of the Internal Low Speed oscillator in Hz
N                                                The real value may vary depending on the variations
N                                                in voltage and temperature. */
N/**
N  * @brief External Low Speed oscillator (LSE) value.
N  *        This value is used by the UART, RTC HAL module to compute the system frequency
N  */
N#if !defined  (LSE_VALUE)
X#if !0L
N #define LSE_VALUE               32768U    /*!< Value of the External Low Speed oscillator in Hz */
N#endif /* LSE_VALUE */
N
N#if !defined  (LSE_STARTUP_TIMEOUT)
X#if !0L
N  #define LSE_STARTUP_TIMEOUT    5000U     /*!< Time out for LSE start up, in ms */
N#endif /* LSE_STARTUP_TIMEOUT */
N
N/* Tip: To avoid modifying this file each time you need to use different HSE,
N   ===  you can define the HSE value in your toolchain compiler preprocessor. */
N
N/* ########################### System Configuration ######################### */
N/**
N  * @brief This is the HAL system configuration section
N  */     
N#define  VDD_VALUE                    3300U /*!< Value of VDD in mv */
N#define  TICK_INT_PRIORITY            0x0FU /*!< tick interrupt priority */
N#define  USE_RTOS                     0U
N#define  PREFETCH_ENABLE              1U
N
N/* ########################## Assert Selection ############################## */
N/**
N  * @brief Uncomment the line below to expanse the "assert_param" macro in the 
N  *        HAL drivers code
N  */
N/* #define USE_FULL_ASSERT    1U */
N
N/* ################## Ethernet peripheral configuration ##################### */
N
N/* Section 1 : Ethernet peripheral configuration */
N
N/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
N#define MAC_ADDR0   2U
N#define MAC_ADDR1   0U
N#define MAC_ADDR2   0U
N#define MAC_ADDR3   0U
N#define MAC_ADDR4   0U
N#define MAC_ADDR5   0U
N
N/* Definition of the Ethernet driver buffers size and count */   
N#define ETH_RX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for receive               */
N#define ETH_TX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for transmit              */
N#define ETH_RXBUFNB                    8U                  /* 8 Rx buffers of size ETH_RX_BUF_SIZE  */
N#define ETH_TXBUFNB                    4U                  /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */
N
N/* Section 2: PHY configuration section */
N
N/* DP83848 PHY Address*/ 
N#define DP83848_PHY_ADDRESS             0x01U
N/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/ 
N#define PHY_RESET_DELAY                 0x000000FFU
N/* PHY Configuration delay */
N#define PHY_CONFIG_DELAY                0x00000FFFU
N
N#define PHY_READ_TO                     0x0000FFFFU
N#define PHY_WRITE_TO                    0x0000FFFFU
N
N/* Section 3: Common PHY Registers */
N
N#define PHY_BCR                         ((uint16_t)0x0000)  /*!< Transceiver Basic Control Register   */
N#define PHY_BSR                         ((uint16_t)0x0001)  /*!< Transceiver Basic Status Register    */
N 
N
N#define PHY_RESET                       ((uint16_t)0x8000)  /*!< PHY Reset */
N#define PHY_LOOPBACK                    ((uint16_t)0x4000)  /*!< Select loop-back mode */
N#define PHY_FULLDUPLEX_100M             ((uint16_t)0x2100)  /*!< Set the full-duplex mode at 100 Mb/s */
N#define PHY_HALFDUPLEX_100M             ((uint16_t)0x2000)  /*!< Set the half-duplex mode at 100 Mb/s */
N#define PHY_FULLDUPLEX_10M              ((uint16_t)0x0100)  /*!< Set the full-duplex mode at 10 Mb/s  */
N#define PHY_HALFDUPLEX_10M              ((uint16_t)0x0000)  /*!< Set the half-duplex mode at 10 Mb/s  */
N#define PHY_AUTONEGOTIATION             ((uint16_t)0x1000)  /*!< Enable auto-negotiation function     */
N#define PHY_RESTART_AUTONEGOTIATION     ((uint16_t)0x0200)  /*!< Restart auto-negotiation function    */
N#define PHY_POWERDOWN                   ((uint16_t)0x0800)  /*!< Select the power down mode           */
N#define PHY_ISOLATE                     ((uint16_t)0x0400)  /*!< Isolate PHY from MII                 */
N
N#define PHY_AUTONEGO_COMPLETE           ((uint16_t)0x0020)  /*!< Auto-Negotiation process completed   */
N#define PHY_LINKED_STATUS               ((uint16_t)0x0004)  /*!< Valid link established               */
N#define PHY_JABBER_DETECTION            ((uint16_t)0x0002)  /*!< Jabber condition detected            */
N  
N/* Section 4: Extended PHY Registers */
N
N#define PHY_SR                          ((uint16_t)0x0010)  /*!< PHY status register Offset                      */
N#define PHY_MICR                        ((uint16_t)0x0011)  /*!< MII Interrupt Control Register                  */
N#define PHY_MISR                        ((uint16_t)0x0012)  /*!< MII Interrupt Status and Misc. Control Register */
N 
N#define PHY_LINK_STATUS                 ((uint16_t)0x0001)  /*!< PHY Link mask                                   */
N#define PHY_SPEED_STATUS                ((uint16_t)0x0002)  /*!< PHY Speed mask                                  */
N#define PHY_DUPLEX_STATUS               ((uint16_t)0x0004)  /*!< PHY Duplex mask                                 */
N
N#define PHY_MICR_INT_EN                 ((uint16_t)0x0002)  /*!< PHY Enable interrupts                           */
N#define PHY_MICR_INT_OE                 ((uint16_t)0x0001)  /*!< PHY Enable output interrupt events              */
N
N#define PHY_MISR_LINK_INT_EN            ((uint16_t)0x0020)  /*!< Enable Interrupt on change of link status       */
N#define PHY_LINK_INTERRUPT              ((uint16_t)0x2000)  /*!< PHY link status interrupt mask                  */
N
N/* ################## SPI peripheral configuration ########################## */
N
N/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
N* Activated: CRC code is present inside driver
N* Deactivated: CRC code cleaned from driver
N*/
N
N#define USE_SPI_CRC                     1U
N
N/* Includes ------------------------------------------------------------------*/
N/**
N  * @brief Include module's header file 
N  */
N
N#ifdef HAL_RCC_MODULE_ENABLED
N #include "stm32f1xx_hal_rcc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rcc.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of RCC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RCC_H
N#define __STM32F1xx_HAL_RCC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_def.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   This file contains HAL common defines, enumeration, macros and 
N  *          structures definitions. 
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DEF
N#define __STM32F1xx_HAL_DEF
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx.h
N  * @author  MCD Application Team
N  * @version V4.2.0
N  * @date    31-March-2017
N  * @brief   CMSIS STM32F1xx Device Peripheral Access Layer Header File. 
N  *
N  *          The file is the unique include file that the application programmer
N  *          is using in the C source code, usually in main.c. This file contains:
N  *            - Configuration section that allows to select:
N  *              - The STM32F1xx device used in the target application
N  *              - To use or not the peripheral’s drivers in application code(i.e. 
N  *                code will be based on direct access to peripheral’s registers 
N  *                rather than drivers API), this option is controlled by 
N  *                "#define USE_HAL_DRIVER"
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f1xx
N  * @{
N  */
N    
N#ifndef __STM32F1XX_H
N#define __STM32F1XX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif /* __cplusplus */
N  
N/** @addtogroup Library_configuration_section
N  * @{
N  */
N
N/**
N  * @brief STM32 Family
N  */
N#if !defined (STM32F1)
X#if !0L
N#define STM32F1
N#endif /* STM32F1 */
N
N/* Uncomment the line below according to the target STM32L device used in your 
N   application 
N  */
N
N#if !defined (STM32F100xB) && !defined (STM32F100xE) && !defined (STM32F101x6) && \
N    !defined (STM32F101xB) && !defined (STM32F101xE) && !defined (STM32F101xG) && !defined (STM32F102x6) && !defined (STM32F102xB) && !defined (STM32F103x6) && \
N    !defined (STM32F103xB) && !defined (STM32F103xE) && !defined (STM32F103xG) && !defined (STM32F105xC) && !defined (STM32F107xC)
X#if !0L && !0L && !0L &&     !0L && !0L && !0L && !0L && !0L && !0L &&     !0L && !1L && !0L && !0L && !0L
S  /* #define STM32F100xB  */   /*!< STM32F100C4, STM32F100R4, STM32F100C6, STM32F100R6, STM32F100C8, STM32F100R8, STM32F100V8, STM32F100CB, STM32F100RB and STM32F100VB */
S  /* #define STM32F100xE */    /*!< STM32F100RC, STM32F100VC, STM32F100ZC, STM32F100RD, STM32F100VD, STM32F100ZD, STM32F100RE, STM32F100VE and STM32F100ZE */
S  /* #define STM32F101x6  */   /*!< STM32F101C4, STM32F101R4, STM32F101T4, STM32F101C6, STM32F101R6 and STM32F101T6 Devices */
S  /* #define STM32F101xB  */   /*!< STM32F101C8, STM32F101R8, STM32F101T8, STM32F101V8, STM32F101CB, STM32F101RB, STM32F101TB and STM32F101VB */
S  /* #define STM32F101xE */    /*!< STM32F101RC, STM32F101VC, STM32F101ZC, STM32F101RD, STM32F101VD, STM32F101ZD, STM32F101RE, STM32F101VE and STM32F101ZE */ 
S  /* #define STM32F101xG  */   /*!< STM32F101RF, STM32F101VF, STM32F101ZF, STM32F101RG, STM32F101VG and STM32F101ZG */
S  /* #define STM32F102x6 */    /*!< STM32F102C4, STM32F102R4, STM32F102C6 and STM32F102R6 */
S  /* #define STM32F102xB  */   /*!< STM32F102C8, STM32F102R8, STM32F102CB and STM32F102RB */
S  /* #define STM32F103x6  */   /*!< STM32F103C4, STM32F103R4, STM32F103T4, STM32F103C6, STM32F103R6 and STM32F103T6 */
S  /* #define STM32F103xB  */   /*!< STM32F103C8, STM32F103R8, STM32F103T8, STM32F103V8, STM32F103CB, STM32F103RB, STM32F103TB and STM32F103VB */
S  /* #define STM32F103xE */    /*!< STM32F103RC, STM32F103VC, STM32F103ZC, STM32F103RD, STM32F103VD, STM32F103ZD, STM32F103RE, STM32F103VE and STM32F103ZE */
S  /* #define STM32F103xG  */   /*!< STM32F103RF, STM32F103VF, STM32F103ZF, STM32F103RG, STM32F103VG and STM32F103ZG */
S  /* #define STM32F105xC */    /*!< STM32F105R8, STM32F105V8, STM32F105RB, STM32F105VB, STM32F105RC and STM32F105VC */
S  /* #define STM32F107xC  */   /*!< STM32F107RB, STM32F107VB, STM32F107RC and STM32F107VC */  
N#endif
N
N/*  Tip: To avoid modifying this file each time you need to switch between these
N        devices, you can define the device in your toolchain compiler preprocessor.
N  */
N  
N#if !defined  (USE_HAL_DRIVER)
X#if !1L
S/**
S * @brief Comment the line below if you will not use the peripherals drivers.
S   In this case, these drivers will not be included and the application code will 
S   be based on direct access to peripherals registers 
S   */
S  /*#define USE_HAL_DRIVER */
N#endif /* USE_HAL_DRIVER */
N
N/**
N  * @brief CMSIS Device version number V4.2.0
N  */
N#define __STM32F1_CMSIS_VERSION_MAIN   (0x04) /*!< [31:24] main version */
N#define __STM32F1_CMSIS_VERSION_SUB1   (0x02) /*!< [23:16] sub1 version */
N#define __STM32F1_CMSIS_VERSION_SUB2   (0x00) /*!< [15:8]  sub2 version */
N#define __STM32F1_CMSIS_VERSION_RC     (0x00) /*!< [7:0]  release candidate */ 
N#define __STM32F1_CMSIS_VERSION        ((__STM32F1_CMSIS_VERSION_MAIN << 24)\
N                                       |(__STM32F1_CMSIS_VERSION_SUB1 << 16)\
N                                       |(__STM32F1_CMSIS_VERSION_SUB2 << 8 )\
N                                       |(__STM32F1_CMSIS_VERSION_RC))
X#define __STM32F1_CMSIS_VERSION        ((__STM32F1_CMSIS_VERSION_MAIN << 24)                                       |(__STM32F1_CMSIS_VERSION_SUB1 << 16)                                       |(__STM32F1_CMSIS_VERSION_SUB2 << 8 )                                       |(__STM32F1_CMSIS_VERSION_RC))
N
N/**
N  * @}
N  */
N
N/** @addtogroup Device_Included
N  * @{
N  */
N
N#if defined(STM32F100xB)
X#if 0L
S  #include "stm32f100xb.h"
S#elif defined(STM32F100xE)
X#elif 0L
S  #include "stm32f100xe.h"
S#elif defined(STM32F101x6)
X#elif 0L
S  #include "stm32f101x6.h"
S#elif defined(STM32F101xB)
X#elif 0L
S  #include "stm32f101xb.h"
S#elif defined(STM32F101xE)
X#elif 0L
S  #include "stm32f101xe.h"
S#elif defined(STM32F101xG)
X#elif 0L
S  #include "stm32f101xg.h"
S#elif defined(STM32F102x6)
X#elif 0L
S  #include "stm32f102x6.h"
S#elif defined(STM32F102xB)
X#elif 0L
S  #include "stm32f102xb.h"
S#elif defined(STM32F103x6)
X#elif 0L
S  #include "stm32f103x6.h"
S#elif defined(STM32F103xB)
X#elif 0L
S  #include "stm32f103xb.h"
N#elif defined(STM32F103xE)
X#elif 1L
N  #include "stm32f103xe.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f103xe.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f103xe.h
N  * @author  MCD Application Team
N  * @version V4.2.0
N  * @date    31-March-2017
N  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer Header File. 
N  *          This file contains all the peripheral register's definitions, bits 
N  *          definitions and memory mapping for STM32F1xx devices.            
N  *            
N  *          This file contains:
N  *           - Data structures and the address mapping for all peripherals
N  *           - Peripheral's registers declarations and bits definition
N  *           - Macros to access peripheral’s registers hardware
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f103xe
N  * @{
N  */
N    
N#ifndef __STM32F103xE_H
N#define __STM32F103xE_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif 
N
N/** @addtogroup Configuration_section_for_CMSIS
N  * @{
N  */
N/**
N  * @brief Configuration of the Cortex-M3 Processor and Core Peripherals 
N */
N#define __CM3_REV                  0x0200U  /*!< Core Revision r2p0                           */
N #define __MPU_PRESENT             0U       /*!< Other STM32 devices does not provide an MPU  */
N#define __NVIC_PRIO_BITS           4U       /*!< STM32 uses 4 Bits for the Priority Levels    */
N#define __Vendor_SysTickConfig     0U       /*!< Set to 1 if different SysTick Config is used */
N
N/**
N  * @}
N  */
N
N/** @addtogroup Peripheral_interrupt_number_definition
N  * @{
N  */
N
N/**
N * @brief STM32F10x Interrupt Number Definition, according to the selected device 
N *        in @ref Library_configuration_section 
N */
N
N /*!< Interrupt Number Definition */
Ntypedef enum
N{
N/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/
N  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                             */
N  HardFault_IRQn              = -13,    /*!< 3 Cortex-M3 Hard Fault Interrupt                     */
N  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M3 Memory Management Interrupt              */
N  BusFault_IRQn               = -11,    /*!< 5 Cortex-M3 Bus Fault Interrupt                      */
N  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M3 Usage Fault Interrupt                    */
N  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M3 SV Call Interrupt                       */
N  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M3 Debug Monitor Interrupt                 */
N  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M3 Pend SV Interrupt                       */
N  SysTick_IRQn                = -1,     /*!< 15 Cortex-M3 System Tick Interrupt                   */
N
N/******  STM32 specific Interrupt Numbers *********************************************************/
N  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                            */
N  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt            */
N  TAMPER_IRQn                 = 2,      /*!< Tamper Interrupt                                     */
N  RTC_IRQn                    = 3,      /*!< RTC global Interrupt                                 */
N  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                               */
N  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                 */
N  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                 */
N  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                 */
N  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                 */
N  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                 */
N  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                 */
N  DMA1_Channel1_IRQn          = 11,     /*!< DMA1 Channel 1 global Interrupt                      */
N  DMA1_Channel2_IRQn          = 12,     /*!< DMA1 Channel 2 global Interrupt                      */
N  DMA1_Channel3_IRQn          = 13,     /*!< DMA1 Channel 3 global Interrupt                      */
N  DMA1_Channel4_IRQn          = 14,     /*!< DMA1 Channel 4 global Interrupt                      */
N  DMA1_Channel5_IRQn          = 15,     /*!< DMA1 Channel 5 global Interrupt                      */
N  DMA1_Channel6_IRQn          = 16,     /*!< DMA1 Channel 6 global Interrupt                      */
N  DMA1_Channel7_IRQn          = 17,     /*!< DMA1 Channel 7 global Interrupt                      */
N  ADC1_2_IRQn                 = 18,     /*!< ADC1 and ADC2 global Interrupt                       */
N  USB_HP_CAN1_TX_IRQn         = 19,     /*!< USB Device High Priority or CAN1 TX Interrupts       */
N  USB_LP_CAN1_RX0_IRQn        = 20,     /*!< USB Device Low Priority or CAN1 RX0 Interrupts       */
N  CAN1_RX1_IRQn               = 21,     /*!< CAN1 RX1 Interrupt                                   */
N  CAN1_SCE_IRQn               = 22,     /*!< CAN1 SCE Interrupt                                   */
N  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                        */
N  TIM1_BRK_IRQn               = 24,     /*!< TIM1 Break Interrupt                                 */
N  TIM1_UP_IRQn                = 25,     /*!< TIM1 Update Interrupt                                */
N  TIM1_TRG_COM_IRQn           = 26,     /*!< TIM1 Trigger and Commutation Interrupt               */
N  TIM1_CC_IRQn                = 27,     /*!< TIM1 Capture Compare Interrupt                       */
N  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                */
N  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                */
N  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                */
N  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                 */
N  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                 */
N  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                 */
N  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                 */
N  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                */
N  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                */
N  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                              */
N  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                              */
N  USART3_IRQn                 = 39,     /*!< USART3 global Interrupt                              */
N  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                      */
N  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm through EXTI Line Interrupt                */
N  USBWakeUp_IRQn              = 42,     /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
N  TIM8_BRK_IRQn               = 43,     /*!< TIM8 Break Interrupt                                 */
N  TIM8_UP_IRQn                = 44,     /*!< TIM8 Update Interrupt                                */
N  TIM8_TRG_COM_IRQn           = 45,     /*!< TIM8 Trigger and Commutation Interrupt               */
N  TIM8_CC_IRQn                = 46,     /*!< TIM8 Capture Compare Interrupt                       */
N  ADC3_IRQn                   = 47,     /*!< ADC3 global Interrupt                                */
N  FSMC_IRQn                   = 48,     /*!< FSMC global Interrupt                                */
N  SDIO_IRQn                   = 49,     /*!< SDIO global Interrupt                                */
N  TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                */
N  SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                */
N  UART4_IRQn                  = 52,     /*!< UART4 global Interrupt                               */
N  UART5_IRQn                  = 53,     /*!< UART5 global Interrupt                               */
N  TIM6_IRQn                   = 54,     /*!< TIM6 global Interrupt                                */
N  TIM7_IRQn                   = 55,     /*!< TIM7 global Interrupt                                */
N  DMA2_Channel1_IRQn          = 56,     /*!< DMA2 Channel 1 global Interrupt                      */
N  DMA2_Channel2_IRQn          = 57,     /*!< DMA2 Channel 2 global Interrupt                      */
N  DMA2_Channel3_IRQn          = 58,     /*!< DMA2 Channel 3 global Interrupt                      */
N  DMA2_Channel4_5_IRQn        = 59,     /*!< DMA2 Channel 4 and Channel 5 global Interrupt        */
N} IRQn_Type;
N
N/**
N  * @}
N  */
N
N#include "core_cm3.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cm3.h" 1
N/**************************************************************************//**
N * @file     core_cm3.h
N * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM3_H_GENERIC
N#define __CORE_CM3_H_GENERIC
N
N#include <stdint.h>
L 1 "D:\Program_Files_x86\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060009
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX UINT64_MAX
N#else
N#define UINTPTR_MAX UINT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 45 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cm3.h" 2
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/**
N  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
N  CMSIS violates the following MISRA-C:2004 rules:
N
N   \li Required Rule 8.5, object/function definition in header file.<br>
N     Function definitions in header files are used to allow 'inlining'.
N
N   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
N     Unions are used for effective representation of core registers.
N
N   \li Advisory Rule 19.7, Function-like macro defined.<br>
N     Function-like macros are used to allow more efficient code.
N */
N
N
N/*******************************************************************************
N *                 CMSIS definitions
N ******************************************************************************/
N/**
N  \ingroup Cortex_M3
N  @{
N */
N
N/*  CMSIS CM3 definitions */
N#define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
N#define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
N#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
N                                    __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
X#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) |                                     __CM3_CMSIS_VERSION_SUB           )         
N
N#define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core */
N
N
N#if   defined ( __CC_ARM )
X#if   1L
N  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
N  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
N  #define __STATIC_INLINE  static __inline
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined ( __GNUC__ )
S  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __ICCARM__ )
S  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TMS470__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TASKING__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __CSMC__ )
S  #define __packed
S  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
S  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
S  #define __STATIC_INLINE  static inline
S
S#else
S  #error Unknown compiler
N#endif
N
N/** __FPU_USED indicates whether an FPU is used or not.
N    This core does not support an FPU at all
N*/
N#define __FPU_USED       0U
N
N#if defined ( __CC_ARM )
X#if 1L
N  #if defined __TARGET_FPU_VFP
X  #if 0L
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
N  #endif
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TMS470__ )
S  #if defined __TI_VFP_SUPPORT__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
N#endif
N
N#include "core_cmInstr.h"                /* Core Instruction Access */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cmInstr.h" 1
N/**************************************************************************//**
N * @file     core_cmInstr.h
N * @brief    CMSIS Cortex-M Core Instruction Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMINSTR_H
N#define __CORE_CMINSTR_H
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\cmsis_armcc.h" 1
N/**************************************************************************//**
N * @file     cmsis_armcc.h
N * @brief    CMSIS Cortex-M Core Function/Instruction Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#ifndef __CMSIS_ARMCC_H
N#define __CMSIS_ARMCC_H
N
N
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
X#if 1L && (5060183 < 400677)
S  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
N#endif
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N */
N
N/* intrinsic void __enable_irq();     */
N/* intrinsic void __disable_irq();    */
N
N/**
N  \brief   Get Control Register
N  \details Returns the content of the Control Register.
N  \return               Control Register value
N */
N__STATIC_INLINE uint32_t __get_CONTROL(void)
Xstatic __inline uint32_t __get_CONTROL(void)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  return(__regControl);
N}
N
N
N/**
N  \brief   Set Control Register
N  \details Writes the given value to the Control Register.
N  \param [in]    control  Control Register value to set
N */
N__STATIC_INLINE void __set_CONTROL(uint32_t control)
Xstatic __inline void __set_CONTROL(uint32_t control)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  __regControl = control;
N}
N
N
N/**
N  \brief   Get IPSR Register
N  \details Returns the content of the IPSR Register.
N  \return               IPSR Register value
N */
N__STATIC_INLINE uint32_t __get_IPSR(void)
Xstatic __inline uint32_t __get_IPSR(void)
N{
N  register uint32_t __regIPSR          __ASM("ipsr");
X  register uint32_t __regIPSR          __asm("ipsr");
N  return(__regIPSR);
N}
N
N
N/**
N  \brief   Get APSR Register
N  \details Returns the content of the APSR Register.
N  \return               APSR Register value
N */
N__STATIC_INLINE uint32_t __get_APSR(void)
Xstatic __inline uint32_t __get_APSR(void)
N{
N  register uint32_t __regAPSR          __ASM("apsr");
X  register uint32_t __regAPSR          __asm("apsr");
N  return(__regAPSR);
N}
N
N
N/**
N  \brief   Get xPSR Register
N  \details Returns the content of the xPSR Register.
N  \return               xPSR Register value
N */
N__STATIC_INLINE uint32_t __get_xPSR(void)
Xstatic __inline uint32_t __get_xPSR(void)
N{
N  register uint32_t __regXPSR          __ASM("xpsr");
X  register uint32_t __regXPSR          __asm("xpsr");
N  return(__regXPSR);
N}
N
N
N/**
N  \brief   Get Process Stack Pointer
N  \details Returns the current value of the Process Stack Pointer (PSP).
N  \return               PSP Register value
N */
N__STATIC_INLINE uint32_t __get_PSP(void)
Xstatic __inline uint32_t __get_PSP(void)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  return(__regProcessStackPointer);
N}
N
N
N/**
N  \brief   Set Process Stack Pointer
N  \details Assigns the given value to the Process Stack Pointer (PSP).
N  \param [in]    topOfProcStack  Process Stack Pointer value to set
N */
N__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
Xstatic __inline void __set_PSP(uint32_t topOfProcStack)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  __regProcessStackPointer = topOfProcStack;
N}
N
N
N/**
N  \brief   Get Main Stack Pointer
N  \details Returns the current value of the Main Stack Pointer (MSP).
N  \return               MSP Register value
N */
N__STATIC_INLINE uint32_t __get_MSP(void)
Xstatic __inline uint32_t __get_MSP(void)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  return(__regMainStackPointer);
N}
N
N
N/**
N  \brief   Set Main Stack Pointer
N  \details Assigns the given value to the Main Stack Pointer (MSP).
N  \param [in]    topOfMainStack  Main Stack Pointer value to set
N */
N__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
Xstatic __inline void __set_MSP(uint32_t topOfMainStack)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  __regMainStackPointer = topOfMainStack;
N}
N
N
N/**
N  \brief   Get Priority Mask
N  \details Returns the current state of the priority mask bit from the Priority Mask Register.
N  \return               Priority Mask value
N */
N__STATIC_INLINE uint32_t __get_PRIMASK(void)
Xstatic __inline uint32_t __get_PRIMASK(void)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  return(__regPriMask);
N}
N
N
N/**
N  \brief   Set Priority Mask
N  \details Assigns the given value to the Priority Mask Register.
N  \param [in]    priMask  Priority Mask
N */
N__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
Xstatic __inline void __set_PRIMASK(uint32_t priMask)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  __regPriMask = (priMask);
N}
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   Enable FIQ
N  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __enable_fault_irq                __enable_fiq
N
N
N/**
N  \brief   Disable FIQ
N  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __disable_fault_irq               __disable_fiq
N
N
N/**
N  \brief   Get Base Priority
N  \details Returns the current value of the Base Priority register.
N  \return               Base Priority register value
N */
N__STATIC_INLINE uint32_t  __get_BASEPRI(void)
Xstatic __inline uint32_t  __get_BASEPRI(void)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  return(__regBasePri);
N}
N
N
N/**
N  \brief   Set Base Priority
N  \details Assigns the given value to the Base Priority register.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
Xstatic __inline void __set_BASEPRI(uint32_t basePri)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  __regBasePri = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Set Base Priority with condition
N  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
N           or the new value increases the BASEPRI priority level.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Xstatic __inline void __set_BASEPRI_MAX(uint32_t basePri)
N{
N  register uint32_t __regBasePriMax      __ASM("basepri_max");
X  register uint32_t __regBasePriMax      __asm("basepri_max");
N  __regBasePriMax = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Get Fault Mask
N  \details Returns the current value of the Fault Mask register.
N  \return               Fault Mask register value
N */
N__STATIC_INLINE uint32_t __get_FAULTMASK(void)
Xstatic __inline uint32_t __get_FAULTMASK(void)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  return(__regFaultMask);
N}
N
N
N/**
N  \brief   Set Fault Mask
N  \details Assigns the given value to the Fault Mask register.
N  \param [in]    faultMask  Fault Mask value to set
N */
N__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
Xstatic __inline void __set_FAULTMASK(uint32_t faultMask)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  __regFaultMask = (faultMask & (uint32_t)1);
N}
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N
N#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
X#if       ((0x03U) == 0x04U) || ((0x03U) == 0x07U)
S
S/**
S  \brief   Get FPSCR
S  \details Returns the current value of the Floating Point Status/Control register.
S  \return               Floating Point Status/Control register value
S */
S__STATIC_INLINE uint32_t __get_FPSCR(void)
S{
S#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
S  register uint32_t __regfpscr         __ASM("fpscr");
S  return(__regfpscr);
S#else
S   return(0U);
S#endif
S}
S
S
S/**
S  \brief   Set FPSCR
S  \details Assigns the given value to the Floating Point Status/Control register.
S  \param [in]    fpscr  Floating Point Status/Control value to set
S */
S__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
S{
S#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
S  register uint32_t __regfpscr         __ASM("fpscr");
S  __regfpscr = (fpscr);
S#endif
S}
S
N#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
N
N
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/**
N  \brief   No Operation
N  \details No Operation does nothing. This instruction can be used for code alignment purposes.
N */
N#define __NOP                             __nop
N
N
N/**
N  \brief   Wait For Interrupt
N  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
N */
N#define __WFI                             __wfi
N
N
N/**
N  \brief   Wait For Event
N  \details Wait For Event is a hint instruction that permits the processor to enter
N           a low-power state until one of a number of events occurs.
N */
N#define __WFE                             __wfe
N
N
N/**
N  \brief   Send Event
N  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
N */
N#define __SEV                             __sev
N
N
N/**
N  \brief   Instruction Synchronization Barrier
N  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
N           so that all instructions following the ISB are fetched from cache or memory,
N           after the instruction has been completed.
N */
N#define __ISB() do {\
N                   __schedule_barrier();\
N                   __isb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __ISB() do {                   __schedule_barrier();                   __isb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Synchronization Barrier
N  \details Acts as a special kind of Data Memory Barrier.
N           It completes when all explicit memory accesses before this instruction complete.
N */
N#define __DSB() do {\
N                   __schedule_barrier();\
N                   __dsb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DSB() do {                   __schedule_barrier();                   __dsb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Memory Barrier
N  \details Ensures the apparent order of the explicit memory operations before
N           and after the instruction, without ensuring their completion.
N */
N#define __DMB() do {\
N                   __schedule_barrier();\
N                   __dmb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DMB() do {                   __schedule_barrier();                   __dmb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Reverse byte order (32 bit)
N  \details Reverses the byte order in integer value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#define __REV                             __rev
N
N
N/**
N  \brief   Reverse byte order (16 bit)
N  \details Reverses the byte order in two unsigned short values.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
X__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
N{
N  rev16 r0, r0
N  bx lr
N}
N#endif
N
N/**
N  \brief   Reverse byte order in signed short value
N  \details Reverses the byte order in a signed short value with sign extension to integer.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
X__attribute__((section(".revsh_text"))) static __inline __asm int32_t __REVSH(int32_t value)
N{
N  revsh r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Rotate Right in unsigned value (32 bit)
N  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
N  \param [in]    value  Value to rotate
N  \param [in]    value  Number of Bits to rotate
N  \return               Rotated value
N */
N#define __ROR                             __ror
N
N
N/**
N  \brief   Breakpoint
N  \details Causes the processor to enter Debug state.
N           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
N  \param [in]    value  is ignored by the processor.
N                 If required, a debugger can use it to store additional information about the breakpoint.
N */
N#define __BKPT(value)                       __breakpoint(value)
N
N
N/**
N  \brief   Reverse bit order of value
N  \details Reverses the bit order of the given value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N  #define __RBIT                          __rbit
N#else
S__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
S{
S  uint32_t result;
S  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
S
S  result = value;                      /* r will be reversed bits of v; first get LSB of v */
S  for (value >>= 1U; value; value >>= 1U)
S  {
S    result <<= 1U;
S    result |= value & 1U;
S    s--;
S  }
S  result <<= s;                        /* shift when v's highest bits are zero */
S  return(result);
S}
N#endif
N
N
N/**
N  \brief   Count leading zeros
N  \details Counts the number of leading zeros of a data value.
N  \param [in]  value  Value to count the leading zeros
N  \return             number of leading zeros in value
N */
N#define __CLZ                             __clz
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x03U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   LDR Exclusive (8 bit)
N  \details Executes a exclusive LDR instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
N#else
N  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (16 bit)
N  \details Executes a exclusive LDR instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
N#else
N  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (32 bit)
N  \details Executes a exclusive LDR instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
N#else
N  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (8 bit)
N  \details Executes a exclusive STR instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (16 bit)
N  \details Executes a exclusive STR instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (32 bit)
N  \details Executes a exclusive STR instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   Remove the exclusive lock
N  \details Removes the exclusive lock which is created by LDREX.
N */
N#define __CLREX                           __clrex
N
N
N/**
N  \brief   Signed Saturate
N  \details Saturates a signed value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (1..32)
N  \return             Saturated value
N */
N#define __SSAT                            __ssat
N
N
N/**
N  \brief   Unsigned Saturate
N  \details Saturates an unsigned value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (0..31)
N  \return             Saturated value
N */
N#define __USAT                            __usat
N
N
N/**
N  \brief   Rotate Right with Extend (32 bit)
N  \details Moves each bit of a bitstring right by one bit.
N           The carry input is shifted in at the left end of the bitstring.
N  \param [in]    value  Value to rotate
N  \return               Rotated value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
X__attribute__((section(".rrx_text"))) static __inline __asm uint32_t __RRX(uint32_t value)
N{
N  rrx r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   LDRT Unprivileged (8 bit)
N  \details Executes a Unprivileged LDRT instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (16 bit)
N  \details Executes a Unprivileged LDRT instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (32 bit)
N  \details Executes a Unprivileged LDRT instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
N
N
N/**
N  \brief   STRT Unprivileged (8 bit)
N  \details Executes a Unprivileged STRT instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRBT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (16 bit)
N  \details Executes a Unprivileged STRT instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRHT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (32 bit)
N  \details Executes a Unprivileged STRT instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRT(value, ptr)                __strt(value, ptr)
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
X#if ((0x03U) >= 0x04U)   
S
S#define __SADD8                           __sadd8
S#define __QADD8                           __qadd8
S#define __SHADD8                          __shadd8
S#define __UADD8                           __uadd8
S#define __UQADD8                          __uqadd8
S#define __UHADD8                          __uhadd8
S#define __SSUB8                           __ssub8
S#define __QSUB8                           __qsub8
S#define __SHSUB8                          __shsub8
S#define __USUB8                           __usub8
S#define __UQSUB8                          __uqsub8
S#define __UHSUB8                          __uhsub8
S#define __SADD16                          __sadd16
S#define __QADD16                          __qadd16
S#define __SHADD16                         __shadd16
S#define __UADD16                          __uadd16
S#define __UQADD16                         __uqadd16
S#define __UHADD16                         __uhadd16
S#define __SSUB16                          __ssub16
S#define __QSUB16                          __qsub16
S#define __SHSUB16                         __shsub16
S#define __USUB16                          __usub16
S#define __UQSUB16                         __uqsub16
S#define __UHSUB16                         __uhsub16
S#define __SASX                            __sasx
S#define __QASX                            __qasx
S#define __SHASX                           __shasx
S#define __UASX                            __uasx
S#define __UQASX                           __uqasx
S#define __UHASX                           __uhasx
S#define __SSAX                            __ssax
S#define __QSAX                            __qsax
S#define __SHSAX                           __shsax
S#define __USAX                            __usax
S#define __UQSAX                           __uqsax
S#define __UHSAX                           __uhsax
S#define __USAD8                           __usad8
S#define __USADA8                          __usada8
S#define __SSAT16                          __ssat16
S#define __USAT16                          __usat16
S#define __UXTB16                          __uxtb16
S#define __UXTAB16                         __uxtab16
S#define __SXTB16                          __sxtb16
S#define __SXTAB16                         __sxtab16
S#define __SMUAD                           __smuad
S#define __SMUADX                          __smuadx
S#define __SMLAD                           __smlad
S#define __SMLADX                          __smladx
S#define __SMLALD                          __smlald
S#define __SMLALDX                         __smlaldx
S#define __SMUSD                           __smusd
S#define __SMUSDX                          __smusdx
S#define __SMLSD                           __smlsd
S#define __SMLSDX                          __smlsdx
S#define __SMLSLD                          __smlsld
S#define __SMLSLDX                         __smlsldx
S#define __SEL                             __sel
S#define __QADD                            __qadd
S#define __QSUB                            __qsub
S
S#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
S                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
X#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |                                             ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
S
S#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
S                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
X#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |                                             ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
S
S#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
S                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
X#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) +                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
S
N#endif /* (__CORTEX_M >= 0x04) */
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#endif /* __CMSIS_ARMCC_H */
L 54 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cmInstr.h" 2
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N#endif /* __CORE_CMINSTR_H */
L 164 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cm3.h" 2
N#include "core_cmFunc.h"                 /* Core Function Access */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cmFunc.h" 1
N/**************************************************************************//**
N * @file     core_cmFunc.h
N * @brief    CMSIS Cortex-M Core Function Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMFUNC_H
N#define __CORE_CMFUNC_H
N
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N#endif /* __CORE_CMFUNC_H */
L 165 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cm3.h" 2
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM3_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM3_H_DEPENDANT
N#define __CORE_CM3_H_DEPENDANT
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* check device defines and use defaults */
N#if defined __CHECK_DEVICE_DEFINES
X#if 0L
S  #ifndef __CM3_REV
S    #define __CM3_REV               0x0200U
S    #warning "__CM3_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          4U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
N#endif
N
N/* IO definitions (access restrictions to peripheral registers) */
N/**
N    \defgroup CMSIS_glob_defs CMSIS Global Defines
N
N    <strong>IO Type Qualifiers</strong> are used
N    \li to specify the access to peripheral variables.
N    \li for automatic generation of peripheral register debug information.
N*/
N#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
N#else
N  #define   __I     volatile const       /*!< Defines 'read only' permissions */
N#endif
N#define     __O     volatile             /*!< Defines 'write only' permissions */
N#define     __IO    volatile             /*!< Defines 'read / write' permissions */
N
N/* following defines should be used for structure members */
N#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
N#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
N#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
N
N/*@} end of group Cortex_M3 */
N
N
N
N/*******************************************************************************
N *                 Register Abstraction
N  Core Register contain:
N  - Core Register
N  - Core NVIC Register
N  - Core SCB Register
N  - Core SysTick Register
N  - Core Debug Register
N  - Core MPU Register
N ******************************************************************************/
N/**
N  \defgroup CMSIS_core_register Defines and Type Definitions
N  \brief Type definitions and defines for Cortex-M processor based devices.
N*/
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_CORE  Status and Control Registers
N  \brief      Core Register type definitions.
N  @{
N */
N
N/**
N  \brief  Union type to access the Application Program Status Register (APSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} APSR_Type;
N
N/* APSR Register Definitions */
N#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
N#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
N
N#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
N#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
N
N#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
N#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
N
N#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
N#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
N
N#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
N#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
N
N
N/**
N  \brief  Union type to access the Interrupt Program Status Register (IPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} IPSR_Type;
N
N/* IPSR Register Definitions */
N#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
N#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
N    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
N    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} xPSR_Type;
N
N/* xPSR Register Definitions */
N#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
N#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
N
N#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
N#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
N
N#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
N#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
N
N#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
N#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
N
N#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
N#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
N
N#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
N#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
N
N#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
N#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
N
N#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
N#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Control Registers (CONTROL).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
N    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
N    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} CONTROL_Type;
N
N/* CONTROL Register Definitions */
N#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
N#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
N
N#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
N#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
N
N/*@} end of group CMSIS_CORE */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
N  \brief      Type definitions for the NVIC Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
N */
Ntypedef struct
N{
N  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
X  volatile uint32_t ISER[8U];                
N        uint32_t RESERVED0[24U];
N  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
X  volatile uint32_t ICER[8U];                
N        uint32_t RSERVED1[24U];
N  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
X  volatile uint32_t ISPR[8U];                
N        uint32_t RESERVED2[24U];
N  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
X  volatile uint32_t ICPR[8U];                
N        uint32_t RESERVED3[24U];
N  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
X  volatile uint32_t IABR[8U];                
N        uint32_t RESERVED4[56U];
N  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
X  volatile uint8_t  IP[240U];                
N        uint32_t RESERVED5[644U];
N  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
X  volatile  uint32_t STIR;                    
N}  NVIC_Type;
N
N/* Software Triggered Interrupt Register Definitions */
N#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
N#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
N
N/*@} end of group CMSIS_NVIC */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCB     System Control Block (SCB)
N  \brief    Type definitions for the System Control Block Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control Block (SCB).
N */
Ntypedef struct
N{
N  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
X  volatile const  uint32_t CPUID;                   
N  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
X  volatile uint32_t ICSR;                    
N  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
X  volatile uint32_t VTOR;                    
N  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
X  volatile uint32_t AIRCR;                   
N  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
X  volatile uint32_t SCR;                     
N  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
X  volatile uint32_t CCR;                     
N  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
X  volatile uint8_t  SHP[12U];                
N  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
X  volatile uint32_t SHCSR;                   
N  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
X  volatile uint32_t CFSR;                    
N  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
X  volatile uint32_t HFSR;                    
N  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
X  volatile uint32_t DFSR;                    
N  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
X  volatile uint32_t MMFAR;                   
N  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
X  volatile uint32_t BFAR;                    
N  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
X  volatile uint32_t AFSR;                    
N  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
X  volatile const  uint32_t PFR[2U];                 
N  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
X  volatile const  uint32_t DFR;                     
N  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
X  volatile const  uint32_t ADR;                     
N  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
X  volatile const  uint32_t MMFR[4U];                
N  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
X  volatile const  uint32_t ISAR[5U];                
N        uint32_t RESERVED0[5U];
N  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
X  volatile uint32_t CPACR;                   
N} SCB_Type;
N
N/* SCB CPUID Register Definitions */
N#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
N#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
N
N#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
N#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
N
N#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
N#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
N
N#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
N#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
N
N#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
N#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
N
N/* SCB Interrupt Control State Register Definitions */
N#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
N#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
N
N#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
N#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
N
N#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
N#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
N
N#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
N#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
N
N#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
N#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
N
N#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
N#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
N
N#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
N#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
N
N#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
N#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
N
N#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
N#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
N
N#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
N#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
N
N/* SCB Vector Table Offset Register Definitions */
N#if (__CM3_REV < 0x0201U)                   /* core r2p1 */
X#if (0x0200U < 0x0201U)                    
N#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
N#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
N
N#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
N#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
N#else
S#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
S#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
N#endif
N
N/* SCB Application Interrupt and Reset Control Register Definitions */
N#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
N#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
N
N#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
N#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
N
N#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
N#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
N
N#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
N#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
N
N#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
N#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
N
N#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
N#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
N
N#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
N#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
N
N/* SCB System Control Register Definitions */
N#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
N#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
N
N#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
N#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
N
N#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
N#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
N
N/* SCB Configuration Control Register Definitions */
N#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
N#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
N
N#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
N#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
N
N#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
N#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
N
N#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
N#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
N
N#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
N#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
N
N#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
N#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
N
N/* SCB System Handler Control and State Register Definitions */
N#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
N#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
N
N#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
N#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
N
N#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
N#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
N
N#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
N#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
N
N#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
N#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
N
N#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
N#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
N
N#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
N#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
N
N#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
N#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
N
N#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
N#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
N
N#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
N#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
N
N#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
N#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
N
N#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
N#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
N
N#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
N#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
N
N#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
N#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
N
N/* SCB Configurable Fault Status Register Definitions */
N#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
N#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
N
N#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
N#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
N
N#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
N#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
N
N/* SCB Hard Fault Status Register Definitions */
N#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
N#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
N
N#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
N#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
N
N#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
N#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
N
N/* SCB Debug Fault Status Register Definitions */
N#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
N#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
N
N#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
N#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
N
N#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
N#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
N
N#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
N#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
N
N#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
N#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
N
N/*@} end of group CMSIS_SCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
N  \brief    Type definitions for the System Control and ID Register not in the SCB
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control and ID Register not in the SCB.
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
X  volatile const  uint32_t ICTR;                    
N#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
X#if ((1L) && (0x0200U >= 0x200U))
N  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
X  volatile uint32_t ACTLR;                   
N#else
S        uint32_t RESERVED1[1U];
N#endif
N} SCnSCB_Type;
N
N/* Interrupt Controller Type Register Definitions */
N#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
N#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
N
N/* Auxiliary Control Register Definitions */
N
N#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
N#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
N
N#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
N#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
N
N#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
N#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
N
N/*@} end of group CMSIS_SCnotSCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
N  \brief    Type definitions for the System Timer Registers.
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Timer (SysTick).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
X  volatile uint32_t LOAD;                    
N  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
X  volatile uint32_t VAL;                     
N  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
X  volatile const  uint32_t CALIB;                   
N} SysTick_Type;
N
N/* SysTick Control / Status Register Definitions */
N#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
N#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
N
N#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
N#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
N
N#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
N#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
N
N#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
N#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
N
N/* SysTick Reload Register Definitions */
N#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
N#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
N
N/* SysTick Current Register Definitions */
N#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
N#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
N
N/* SysTick Calibration Register Definitions */
N#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
N#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
N
N#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
N#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
N
N#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
N#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
N
N/*@} end of group CMSIS_SysTick */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
N  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
N */
Ntypedef struct
N{
N  __OM  union
X  volatile  union
N  {
N    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
X    volatile  uint8_t    u8;                  
N    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
X    volatile  uint16_t   u16;                 
N    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
X    volatile  uint32_t   u32;                 
N  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
N        uint32_t RESERVED0[864U];
N  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
X  volatile uint32_t TER;                     
N        uint32_t RESERVED1[15U];
N  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
X  volatile uint32_t TPR;                     
N        uint32_t RESERVED2[15U];
N  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
X  volatile uint32_t TCR;                     
N        uint32_t RESERVED3[29U];
N  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
X  volatile  uint32_t IWR;                     
N  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
X  volatile const  uint32_t IRR;                     
N  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
X  volatile uint32_t IMCR;                    
N        uint32_t RESERVED4[43U];
N  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
X  volatile  uint32_t LAR;                     
N  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
X  volatile const  uint32_t LSR;                     
N        uint32_t RESERVED5[6U];
N  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
X  volatile const  uint32_t PID4;                    
N  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
X  volatile const  uint32_t PID5;                    
N  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
X  volatile const  uint32_t PID6;                    
N  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
X  volatile const  uint32_t PID7;                    
N  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
X  volatile const  uint32_t PID0;                    
N  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
X  volatile const  uint32_t PID1;                    
N  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
X  volatile const  uint32_t PID2;                    
N  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
X  volatile const  uint32_t PID3;                    
N  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
X  volatile const  uint32_t CID0;                    
N  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
X  volatile const  uint32_t CID1;                    
N  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
X  volatile const  uint32_t CID2;                    
N  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
X  volatile const  uint32_t CID3;                    
N} ITM_Type;
N
N/* ITM Trace Privilege Register Definitions */
N#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
N#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
N
N/* ITM Trace Control Register Definitions */
N#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
N#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
N
N#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
N#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
N
N#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
N#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
N
N#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
N#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
N
N#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
N#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
N
N#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
N#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
N
N#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
N#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
N
N#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
N#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
N
N#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
N#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
N
N/* ITM Integration Write Register Definitions */
N#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
N#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
N
N/* ITM Integration Read Register Definitions */
N#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
N#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
N
N/* ITM Integration Mode Control Register Definitions */
N#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
N#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
N
N/* ITM Lock Status Register Definitions */
N#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
N#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
N
N#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
N#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
N
N#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
N#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
N
N/*@}*/ /* end of group CMSIS_ITM */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
N  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
X  volatile uint32_t CYCCNT;                  
N  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
X  volatile uint32_t CPICNT;                  
N  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
X  volatile uint32_t EXCCNT;                  
N  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
X  volatile uint32_t SLEEPCNT;                
N  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
X  volatile uint32_t LSUCNT;                  
N  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
X  volatile uint32_t FOLDCNT;                 
N  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
X  volatile const  uint32_t PCSR;                    
N  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
X  volatile uint32_t COMP0;                   
N  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
X  volatile uint32_t MASK0;                   
N  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
X  volatile uint32_t FUNCTION0;               
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
X  volatile uint32_t COMP1;                   
N  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
X  volatile uint32_t MASK1;                   
N  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
X  volatile uint32_t FUNCTION1;               
N        uint32_t RESERVED1[1U];
N  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
X  volatile uint32_t COMP2;                   
N  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
X  volatile uint32_t MASK2;                   
N  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
X  volatile uint32_t FUNCTION2;               
N        uint32_t RESERVED2[1U];
N  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
X  volatile uint32_t COMP3;                   
N  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
X  volatile uint32_t MASK3;                   
N  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
X  volatile uint32_t FUNCTION3;               
N} DWT_Type;
N
N/* DWT Control Register Definitions */
N#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
N#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
N
N#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
N#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
N
N#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
N#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
N
N#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
N#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
N
N#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
N#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
N
N#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
N#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
N
N#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
N#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
N
N#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
N#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
N
N#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
N#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
N
N#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
N#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
N
N#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
N#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
N
N#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
N#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
N
N#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
N#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
N
N#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
N#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
N
N#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
N#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
N
N#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
N#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
N
N#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
N#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
N
N#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
N#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
N
N/* DWT CPI Count Register Definitions */
N#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
N#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
N
N/* DWT Exception Overhead Count Register Definitions */
N#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
N#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
N
N/* DWT Sleep Count Register Definitions */
N#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
N#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
N
N/* DWT LSU Count Register Definitions */
N#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
N#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
N
N/* DWT Folded-instruction Count Register Definitions */
N#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
N#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
N
N/* DWT Comparator Mask Register Definitions */
N#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
N#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
N
N/* DWT Comparator Function Register Definitions */
N#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
N#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
N
N#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
N#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
N
N#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
N#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
N
N#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
N#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
N
N#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
N#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
N
N#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
N#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
N
N#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
N#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
N
N#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
N#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
N
N#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
N#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
N
N/*@}*/ /* end of group CMSIS_DWT */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
N  \brief    Type definitions for the Trace Port Interface (TPI)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Trace Port Interface Register (TPI).
N */
Ntypedef struct
N{
N  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
X  volatile uint32_t SSPSR;                   
N  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
X  volatile uint32_t CSPSR;                   
N        uint32_t RESERVED0[2U];
N  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
X  volatile uint32_t ACPR;                    
N        uint32_t RESERVED1[55U];
N  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
X  volatile uint32_t SPPR;                    
N        uint32_t RESERVED2[131U];
N  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
X  volatile const  uint32_t FFSR;                    
N  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
X  volatile uint32_t FFCR;                    
N  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
X  volatile const  uint32_t FSCR;                    
N        uint32_t RESERVED3[759U];
N  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
X  volatile const  uint32_t TRIGGER;                 
N  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
X  volatile const  uint32_t FIFO0;                   
N  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
X  volatile const  uint32_t ITATBCTR2;               
N        uint32_t RESERVED4[1U];
N  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
X  volatile const  uint32_t ITATBCTR0;               
N  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
X  volatile const  uint32_t FIFO1;                   
N  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
X  volatile uint32_t ITCTRL;                  
N        uint32_t RESERVED5[39U];
N  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
X  volatile uint32_t CLAIMSET;                
N  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
X  volatile uint32_t CLAIMCLR;                
N        uint32_t RESERVED7[8U];
N  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
X  volatile const  uint32_t DEVID;                   
N  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
X  volatile const  uint32_t DEVTYPE;                 
N} TPI_Type;
N
N/* TPI Asynchronous Clock Prescaler Register Definitions */
N#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
N#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
N
N/* TPI Selected Pin Protocol Register Definitions */
N#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
N#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
N
N/* TPI Formatter and Flush Status Register Definitions */
N#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
N#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
N
N#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
N#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
N
N#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
N#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
N
N#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
N#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
N
N/* TPI Formatter and Flush Control Register Definitions */
N#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
N#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
N
N#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
N#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
N
N/* TPI TRIGGER Register Definitions */
N#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
N#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
N
N/* TPI Integration ETM Data Register Definitions (FIFO0) */
N#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
N#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
N
N#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
N#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
N
N#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
N#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
N
N#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
N#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
N
N#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
N#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
N
N#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
N#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
N
N#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
N#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
N
N/* TPI ITATBCTR2 Register Definitions */
N#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
N#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
N
N/* TPI Integration ITM Data Register Definitions (FIFO1) */
N#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
N#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
N
N#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
N#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
N
N#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
N#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
N
N#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
N#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
N
N#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
N#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
N
N#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
N#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
N
N#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
N#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
N
N/* TPI ITATBCTR0 Register Definitions */
N#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
N#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
N
N/* TPI Integration Mode Control Register Definitions */
N#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
N#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
N
N/* TPI DEVID Register Definitions */
N#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
N#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
N
N#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
N#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
N
N#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
N#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
N
N#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
N#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
N
N#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
N#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
N
N#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
N#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
N
N/* TPI DEVTYPE Register Definitions */
N#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
N#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
N
N#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
N#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
N
N/*@}*/ /* end of group CMSIS_TPI */
N
N
N#if (__MPU_PRESENT == 1U)
X#if (0U == 1U)
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
S  \brief    Type definitions for the Memory Protection Unit (MPU)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Memory Protection Unit (MPU).
S */
Stypedef struct
S{
S  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
S  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
S  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
S  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
S  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
S  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
S  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
S  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
S} MPU_Type;
S
S/* MPU Type Register Definitions */
S#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
S#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
S
S#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
S#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
S
S#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
S#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
S
S/* MPU Control Register Definitions */
S#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
S#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
S
S#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
S#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
S
S#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
S#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
S
S/* MPU Region Number Register Definitions */
S#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
S#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
S
S/* MPU Region Base Address Register Definitions */
S#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
S#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
S
S#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
S#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
S
S#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
S#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
S
S/* MPU Region Attribute and Size Register Definitions */
S#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
S#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
S
S#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
S#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
S
S#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
S#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
S
S#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
S#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
S
S#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
S#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
S
S#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
S#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
S
S#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
S#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
S
S#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
S#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
S
S#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
S#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
S
S#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
S#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
S
S/*@} end of group CMSIS_MPU */
N#endif
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
N  \brief    Type definitions for the Core Debug Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Core Debug Register (CoreDebug).
N */
Ntypedef struct
N{
N  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
X  volatile uint32_t DHCSR;                   
N  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
X  volatile  uint32_t DCRSR;                   
N  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
X  volatile uint32_t DCRDR;                   
N  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
X  volatile uint32_t DEMCR;                   
N} CoreDebug_Type;
N
N/* Debug Halting Control and Status Register Definitions */
N#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
N#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
N
N#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
N#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
N
N#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
N#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
N
N#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
N#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
N
N#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
N#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
N
N#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
N#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
N
N#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
N#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
N
N#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
N#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
N
N#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
N#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
N
N#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
N#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
N
N#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
N#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
N
N#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
N#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
N
N/* Debug Core Register Selector Register Definitions */
N#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
N#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
N
N#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
N#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
N
N/* Debug Exception and Monitor Control Register Definitions */
N#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
N#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
N
N#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
N#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
N
N#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
N#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
N
N#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
N#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
N
N#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
N#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
N
N#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
N#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
N
N#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
N#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
N
N#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
N#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
N
N#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
N#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
N
N#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
N#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
N
N#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
N#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
N
N#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
N#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
N
N#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
N#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
N
N/*@} end of group CMSIS_CoreDebug */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_bitfield     Core register bit field macros
N  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
N  @{
N */
N
N/**
N  \brief   Mask and shift a bit field value for use in a register bit range.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of the bit field.
N  \return           Masked and shifted value.
N*/
N#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
N
N/**
N  \brief     Mask and shift a register value to extract a bit filed value.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of register.
N  \return           Masked and shifted bit field value.
N*/
N#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
N
N/*@} end of group CMSIS_core_bitfield */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_base     Core Definitions
N  \brief      Definitions for base addresses, unions, and structures.
N  @{
N */
N
N/* Memory mapping of Cortex-M3 Hardware */
N#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
N#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
N#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
N#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
N#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
N#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
N#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
N#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
N
N#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
N#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
N#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
N#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
N#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
N#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
N#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
N#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
N
N#if (__MPU_PRESENT == 1U)
X#if (0U == 1U)
S  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
S  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
N#endif
N
N/*@} */
N
N
N
N/*******************************************************************************
N *                Hardware Abstraction Layer
N  Core Function Interface contains:
N  - Core NVIC Functions
N  - Core SysTick Functions
N  - Core Debug Functions
N  - Core Register Access Functions
N ******************************************************************************/
N/**
N  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
N*/
N
N
N
N/* ##########################   NVIC functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
N  \brief    Functions that manage interrupts and exceptions via the NVIC.
N  @{
N */
N
N/**
N  \brief   Set Priority Grouping
N  \details Sets the priority grouping field using the required unlock sequence.
N           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
N           Only values from 0..7 are used.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]      PriorityGroup  Priority grouping field.
N */
N__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Xstatic __inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
N{
N  uint32_t reg_value;
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
N
N  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
X  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
N  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
X  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
N  reg_value  =  (reg_value                                   |
N                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
X                ((uint32_t)0x5FAUL << 16U) |
N                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
N  SCB->AIRCR =  reg_value;
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
N}
N
N
N/**
N  \brief   Get Priority Grouping
N  \details Reads the priority grouping field from the NVIC Interrupt Controller.
N  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
N */
N__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Xstatic __inline uint32_t NVIC_GetPriorityGrouping(void)
N{
N  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
X  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
N}
N
N
N/**
N  \brief   Enable External Interrupt
N  \details Enables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_EnableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Disable External Interrupt
N  \details Disables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_DisableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Pending Interrupt
N  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not pending.
N  \return             1  Interrupt status is pending.
N */
N__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Pending Interrupt
N  \details Sets the pending bit of an external interrupt.
N  \param [in]      IRQn  Interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Clear Pending Interrupt
N  \details Clears the pending bit of an external interrupt.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Active Interrupt
N  \details Reads the active register in NVIC and returns the active bit.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not active.
N  \return             1  Interrupt status is active.
N */
N__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Interrupt Priority
N  \details Sets the priority of an interrupt.
N  \note    The priority cannot be set for every core interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \param [in]  priority  Priority to set.
N */
N__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Xstatic __inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
N{
N  if ((int32_t)(IRQn) < 0)
N  {
N    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
N  }
N  else
N  {
N    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Priority
N  \details Reads the priority of an interrupt.
N           The interrupt number can be positive to specify an external (device specific) interrupt,
N           or negative to specify an internal (core) interrupt.
N  \param [in]   IRQn  Interrupt number.
N  \return             Interrupt Priority.
N                      Value is aligned automatically to the implemented priority bits of the microcontroller.
N */
N__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
N{
N
N  if ((int32_t)(IRQn) < 0)
N  {
N    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 4U)));
N  }
N  else
N  {
N    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - 4U)));
N  }
N}
N
N
N/**
N  \brief   Encode Priority
N  \details Encodes the priority for an interrupt with the given priority group,
N           preemptive priority value, and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]     PriorityGroup  Used priority group.
N  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
N  \param [in]       SubPriority  Subpriority value (starting from 0).
N  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
N */
N__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Xstatic __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));
N
N  return (
N           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
N           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
N         );
N}
N
N
N/**
N  \brief   Decode Priority
N  \details Decodes an interrupt priority value with a given priority group to
N           preemptive priority value and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
N  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
N  \param [in]     PriorityGroup  Used priority group.
N  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
N  \param [out]     pSubPriority  Subpriority value (starting from 0).
N */
N__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
Xstatic __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));
N
N  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
N  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
N}
N
N
N/**
N  \brief   System Reset
N  \details Initiates a system reset request to reset the MCU.
N */
N__STATIC_INLINE void NVIC_SystemReset(void)
Xstatic __inline void NVIC_SystemReset(void)
N{
N  __DSB();                                                          /* Ensure all outstanding memory accesses included
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                          
N                                                                       buffered write are completed before reset */
N  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
N                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
X                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
N                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
X                            (1UL << 2U)    );          
N  __DSB();                                                          /* Ensure completion of memory access */
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                           
N
N  for(;;)                                                           /* wait until reset */
N  {
N    __NOP();
X    __nop();
N  }
N}
N
N/*@} end of CMSIS_Core_NVICFunctions */
N
N
N
N/* ##################################    SysTick function  ############################################ */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
N  \brief    Functions that configure the System.
N  @{
N */
N
N#if (__Vendor_SysTickConfig == 0U)
X#if (0U == 0U)
N
N/**
N  \brief   System Tick Configuration
N  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
N           Counter is in free running mode to generate periodic interrupts.
N  \param [in]  ticks  Number of ticks between two interrupts.
N  \return          0  Function succeeded.
N  \return          1  Function failed.
N  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
N           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
N           must contain a vendor-specific implementation of this function.
N */
N__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Xstatic __inline uint32_t SysTick_Config(uint32_t ticks)
N{
N  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
X  if ((ticks - 1UL) > (0xFFFFFFUL ))
N  {
N    return (1UL);                                                   /* Reload value impossible */
N  }
N
N  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
N  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
X  NVIC_SetPriority (SysTick_IRQn, (1UL << 4U) - 1UL);  
N  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
N  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
N                   SysTick_CTRL_TICKINT_Msk   |
X                   (1UL << 1U)   |
N                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
X                   (1UL );                          
N  return (0UL);                                                     /* Function successful */
N}
N
N#endif
N
N/*@} end of CMSIS_Core_SysTickFunctions */
N
N
N
N/* ##################################### Debug In/Output function ########################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_core_DebugFunctions ITM Functions
N  \brief    Functions that access the ITM debug interface.
N  @{
N */
N
Nextern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
N#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
N
N
N/**
N  \brief   ITM Send Character
N  \details Transmits a character via the ITM channel 0, and
N           \li Just returns when no debugger is connected that has booked the output.
N           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
N  \param [in]     ch  Character to transmit.
N  \returns            Character to transmit.
N */
N__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Xstatic __inline uint32_t ITM_SendChar (uint32_t ch)
N{
N  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
X  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
N      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
X      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
N  {
N    while (ITM->PORT[0U].u32 == 0UL)
X    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
N    {
N      __NOP();
X      __nop();
N    }
N    ITM->PORT[0U].u8 = (uint8_t)ch;
X    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
N  }
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Receive Character
N  \details Inputs a character via the external variable \ref ITM_RxBuffer.
N  \return             Received character.
N  \return         -1  No character pending.
N */
N__STATIC_INLINE int32_t ITM_ReceiveChar (void)
Xstatic __inline int32_t ITM_ReceiveChar (void)
N{
N  int32_t ch = -1;                           /* no character available */
N
N  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer != 0x5AA55AA5U)
N  {
N    ch = ITM_RxBuffer;
N    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
X    ITM_RxBuffer = 0x5AA55AA5U;        
N  }
N
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Check Character
N  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
N  \return          0  No character available.
N  \return          1  Character available.
N */
N__STATIC_INLINE int32_t ITM_CheckChar (void)
Xstatic __inline int32_t ITM_CheckChar (void)
N{
N
N  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer == 0x5AA55AA5U)
N  {
N    return (0);                              /* no character available */
N  }
N  else
N  {
N    return (1);                              /*    character available */
N  }
N}
N
N/*@} end of CMSIS_core_DebugFunctions */
N
N
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM3_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 168 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f103xe.h" 2
N#include "system_stm32f1xx.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\system_stm32f1xx.h" 1
N/**
N  ******************************************************************************
N  * @file    system_stm32f10x.h
N  * @author  MCD Application Team
N  * @version V4.2.0
N  * @date    31-March-2017
N  * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f10x_system
N  * @{
N  */  
N  
N/**
N  * @brief Define to prevent recursive inclusion
N  */
N#ifndef __SYSTEM_STM32F10X_H
N#define __SYSTEM_STM32F10X_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif 
N
N/** @addtogroup STM32F10x_System_Includes
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup STM32F10x_System_Exported_types
N  * @{
N  */
N
Nextern uint32_t SystemCoreClock;          /*!< System Clock Frequency (Core Clock) */
Nextern const uint8_t  AHBPrescTable[16U];  /*!< AHB prescalers table values */
Nextern const uint8_t  APBPrescTable[8U];   /*!< APB prescalers table values */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Constants
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Macros
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F10x_System_Exported_Functions
N  * @{
N  */
N  
Nextern void SystemInit(void);
Nextern void SystemCoreClockUpdate(void);
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /*__SYSTEM_STM32F10X_H */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */  
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 169 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f103xe.h" 2
N#include <stdint.h>
N
N/** @addtogroup Peripheral_registers_structures
N  * @{
N  */   
N
N/** 
N  * @brief Analog to Digital Converter  
N  */
N
Ntypedef struct
N{
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t SMPR1;
X  volatile uint32_t SMPR1;
N  __IO uint32_t SMPR2;
X  volatile uint32_t SMPR2;
N  __IO uint32_t JOFR1;
X  volatile uint32_t JOFR1;
N  __IO uint32_t JOFR2;
X  volatile uint32_t JOFR2;
N  __IO uint32_t JOFR3;
X  volatile uint32_t JOFR3;
N  __IO uint32_t JOFR4;
X  volatile uint32_t JOFR4;
N  __IO uint32_t HTR;
X  volatile uint32_t HTR;
N  __IO uint32_t LTR;
X  volatile uint32_t LTR;
N  __IO uint32_t SQR1;
X  volatile uint32_t SQR1;
N  __IO uint32_t SQR2;
X  volatile uint32_t SQR2;
N  __IO uint32_t SQR3;
X  volatile uint32_t SQR3;
N  __IO uint32_t JSQR;
X  volatile uint32_t JSQR;
N  __IO uint32_t JDR1;
X  volatile uint32_t JDR1;
N  __IO uint32_t JDR2;
X  volatile uint32_t JDR2;
N  __IO uint32_t JDR3;
X  volatile uint32_t JDR3;
N  __IO uint32_t JDR4;
X  volatile uint32_t JDR4;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N} ADC_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t SR;               /*!< ADC status register,    used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address         */
X  volatile uint32_t SR;                
N  __IO uint32_t CR1;              /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04  */
X  volatile uint32_t CR1;               
N  __IO uint32_t CR2;              /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08  */
X  volatile uint32_t CR2;               
N  uint32_t  RESERVED[16];
N  __IO uint32_t DR;               /*!< ADC data register,      used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C  */
X  volatile uint32_t DR;                
N} ADC_Common_TypeDef;
N
N/** 
N  * @brief Backup Registers  
N  */
N
Ntypedef struct
N{
N  uint32_t  RESERVED0;
N  __IO uint32_t DR1;
X  volatile uint32_t DR1;
N  __IO uint32_t DR2;
X  volatile uint32_t DR2;
N  __IO uint32_t DR3;
X  volatile uint32_t DR3;
N  __IO uint32_t DR4;
X  volatile uint32_t DR4;
N  __IO uint32_t DR5;
X  volatile uint32_t DR5;
N  __IO uint32_t DR6;
X  volatile uint32_t DR6;
N  __IO uint32_t DR7;
X  volatile uint32_t DR7;
N  __IO uint32_t DR8;
X  volatile uint32_t DR8;
N  __IO uint32_t DR9;
X  volatile uint32_t DR9;
N  __IO uint32_t DR10;
X  volatile uint32_t DR10;
N  __IO uint32_t RTCCR;
X  volatile uint32_t RTCCR;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N  uint32_t  RESERVED13[2];
N  __IO uint32_t DR11;
X  volatile uint32_t DR11;
N  __IO uint32_t DR12;
X  volatile uint32_t DR12;
N  __IO uint32_t DR13;
X  volatile uint32_t DR13;
N  __IO uint32_t DR14;
X  volatile uint32_t DR14;
N  __IO uint32_t DR15;
X  volatile uint32_t DR15;
N  __IO uint32_t DR16;
X  volatile uint32_t DR16;
N  __IO uint32_t DR17;
X  volatile uint32_t DR17;
N  __IO uint32_t DR18;
X  volatile uint32_t DR18;
N  __IO uint32_t DR19;
X  volatile uint32_t DR19;
N  __IO uint32_t DR20;
X  volatile uint32_t DR20;
N  __IO uint32_t DR21;
X  volatile uint32_t DR21;
N  __IO uint32_t DR22;
X  volatile uint32_t DR22;
N  __IO uint32_t DR23;
X  volatile uint32_t DR23;
N  __IO uint32_t DR24;
X  volatile uint32_t DR24;
N  __IO uint32_t DR25;
X  volatile uint32_t DR25;
N  __IO uint32_t DR26;
X  volatile uint32_t DR26;
N  __IO uint32_t DR27;
X  volatile uint32_t DR27;
N  __IO uint32_t DR28;
X  volatile uint32_t DR28;
N  __IO uint32_t DR29;
X  volatile uint32_t DR29;
N  __IO uint32_t DR30;
X  volatile uint32_t DR30;
N  __IO uint32_t DR31;
X  volatile uint32_t DR31;
N  __IO uint32_t DR32;
X  volatile uint32_t DR32;
N  __IO uint32_t DR33;
X  volatile uint32_t DR33;
N  __IO uint32_t DR34;
X  volatile uint32_t DR34;
N  __IO uint32_t DR35;
X  volatile uint32_t DR35;
N  __IO uint32_t DR36;
X  volatile uint32_t DR36;
N  __IO uint32_t DR37;
X  volatile uint32_t DR37;
N  __IO uint32_t DR38;
X  volatile uint32_t DR38;
N  __IO uint32_t DR39;
X  volatile uint32_t DR39;
N  __IO uint32_t DR40;
X  volatile uint32_t DR40;
N  __IO uint32_t DR41;
X  volatile uint32_t DR41;
N  __IO uint32_t DR42;
X  volatile uint32_t DR42;
N} BKP_TypeDef;
N  
N/** 
N  * @brief Controller Area Network TxMailBox 
N  */
N
Ntypedef struct
N{
N  __IO uint32_t TIR;
X  volatile uint32_t TIR;
N  __IO uint32_t TDTR;
X  volatile uint32_t TDTR;
N  __IO uint32_t TDLR;
X  volatile uint32_t TDLR;
N  __IO uint32_t TDHR;
X  volatile uint32_t TDHR;
N} CAN_TxMailBox_TypeDef;
N
N/** 
N  * @brief Controller Area Network FIFOMailBox 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t RIR;
X  volatile uint32_t RIR;
N  __IO uint32_t RDTR;
X  volatile uint32_t RDTR;
N  __IO uint32_t RDLR;
X  volatile uint32_t RDLR;
N  __IO uint32_t RDHR;
X  volatile uint32_t RDHR;
N} CAN_FIFOMailBox_TypeDef;
N
N/** 
N  * @brief Controller Area Network FilterRegister 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t FR1;
X  volatile uint32_t FR1;
N  __IO uint32_t FR2;
X  volatile uint32_t FR2;
N} CAN_FilterRegister_TypeDef;
N
N/** 
N  * @brief Controller Area Network 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t MCR;
X  volatile uint32_t MCR;
N  __IO uint32_t MSR;
X  volatile uint32_t MSR;
N  __IO uint32_t TSR;
X  volatile uint32_t TSR;
N  __IO uint32_t RF0R;
X  volatile uint32_t RF0R;
N  __IO uint32_t RF1R;
X  volatile uint32_t RF1R;
N  __IO uint32_t IER;
X  volatile uint32_t IER;
N  __IO uint32_t ESR;
X  volatile uint32_t ESR;
N  __IO uint32_t BTR;
X  volatile uint32_t BTR;
N  uint32_t  RESERVED0[88];
N  CAN_TxMailBox_TypeDef sTxMailBox[3];
N  CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
N  uint32_t  RESERVED1[12];
N  __IO uint32_t FMR;
X  volatile uint32_t FMR;
N  __IO uint32_t FM1R;
X  volatile uint32_t FM1R;
N  uint32_t  RESERVED2;
N  __IO uint32_t FS1R;
X  volatile uint32_t FS1R;
N  uint32_t  RESERVED3;
N  __IO uint32_t FFA1R;
X  volatile uint32_t FFA1R;
N  uint32_t  RESERVED4;
N  __IO uint32_t FA1R;
X  volatile uint32_t FA1R;
N  uint32_t  RESERVED5[8];
N  CAN_FilterRegister_TypeDef sFilterRegister[14];
N} CAN_TypeDef;
N
N/** 
N  * @brief CRC calculation unit 
N  */
N
Ntypedef struct
N{
N  __IO uint32_t DR;           /*!< CRC Data register,                           Address offset: 0x00 */
X  volatile uint32_t DR;            
N  __IO uint8_t  IDR;          /*!< CRC Independent data register,               Address offset: 0x04 */
X  volatile uint8_t  IDR;           
N  uint8_t       RESERVED0;    /*!< Reserved,                                    Address offset: 0x05 */
N  uint16_t      RESERVED1;    /*!< Reserved,                                    Address offset: 0x06 */  
N  __IO uint32_t CR;           /*!< CRC Control register,                        Address offset: 0x08 */ 
X  volatile uint32_t CR;             
N} CRC_TypeDef;
N
N/** 
N  * @brief Digital to Analog Converter
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t SWTRIGR;
X  volatile uint32_t SWTRIGR;
N  __IO uint32_t DHR12R1;
X  volatile uint32_t DHR12R1;
N  __IO uint32_t DHR12L1;
X  volatile uint32_t DHR12L1;
N  __IO uint32_t DHR8R1;
X  volatile uint32_t DHR8R1;
N  __IO uint32_t DHR12R2;
X  volatile uint32_t DHR12R2;
N  __IO uint32_t DHR12L2;
X  volatile uint32_t DHR12L2;
N  __IO uint32_t DHR8R2;
X  volatile uint32_t DHR8R2;
N  __IO uint32_t DHR12RD;
X  volatile uint32_t DHR12RD;
N  __IO uint32_t DHR12LD;
X  volatile uint32_t DHR12LD;
N  __IO uint32_t DHR8RD;
X  volatile uint32_t DHR8RD;
N  __IO uint32_t DOR1;
X  volatile uint32_t DOR1;
N  __IO uint32_t DOR2;
X  volatile uint32_t DOR2;
N} DAC_TypeDef;
N
N/** 
N  * @brief Debug MCU
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IDCODE;
X  volatile uint32_t IDCODE;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N}DBGMCU_TypeDef;
N
N/** 
N  * @brief DMA Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CCR;
X  volatile uint32_t CCR;
N  __IO uint32_t CNDTR;
X  volatile uint32_t CNDTR;
N  __IO uint32_t CPAR;
X  volatile uint32_t CPAR;
N  __IO uint32_t CMAR;
X  volatile uint32_t CMAR;
N} DMA_Channel_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t ISR;
X  volatile uint32_t ISR;
N  __IO uint32_t IFCR;
X  volatile uint32_t IFCR;
N} DMA_TypeDef;
N
N
N
N/** 
N  * @brief External Interrupt/Event Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IMR;
X  volatile uint32_t IMR;
N  __IO uint32_t EMR;
X  volatile uint32_t EMR;
N  __IO uint32_t RTSR;
X  volatile uint32_t RTSR;
N  __IO uint32_t FTSR;
X  volatile uint32_t FTSR;
N  __IO uint32_t SWIER;
X  volatile uint32_t SWIER;
N  __IO uint32_t PR;
X  volatile uint32_t PR;
N} EXTI_TypeDef;
N
N/** 
N  * @brief FLASH Registers
N  */
N
Ntypedef struct
N{
N  __IO uint32_t ACR;
X  volatile uint32_t ACR;
N  __IO uint32_t KEYR;
X  volatile uint32_t KEYR;
N  __IO uint32_t OPTKEYR;
X  volatile uint32_t OPTKEYR;
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t AR;
X  volatile uint32_t AR;
N  __IO uint32_t RESERVED;
X  volatile uint32_t RESERVED;
N  __IO uint32_t OBR;
X  volatile uint32_t OBR;
N  __IO uint32_t WRPR;
X  volatile uint32_t WRPR;
N} FLASH_TypeDef;
N
N/** 
N  * @brief Option Bytes Registers
N  */
N  
Ntypedef struct
N{
N  __IO uint16_t RDP;
X  volatile uint16_t RDP;
N  __IO uint16_t USER;
X  volatile uint16_t USER;
N  __IO uint16_t Data0;
X  volatile uint16_t Data0;
N  __IO uint16_t Data1;
X  volatile uint16_t Data1;
N  __IO uint16_t WRP0;
X  volatile uint16_t WRP0;
N  __IO uint16_t WRP1;
X  volatile uint16_t WRP1;
N  __IO uint16_t WRP2;
X  volatile uint16_t WRP2;
N  __IO uint16_t WRP3;
X  volatile uint16_t WRP3;
N} OB_TypeDef;
N
N/** 
N  * @brief Flexible Static Memory Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t BTCR[8];   
X  volatile uint32_t BTCR[8];   
N} FSMC_Bank1_TypeDef; 
N
N/** 
N  * @brief Flexible Static Memory Controller Bank1E
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t BWTR[7];
X  volatile uint32_t BWTR[7];
N} FSMC_Bank1E_TypeDef;
N
N/** 
N  * @brief Flexible Static Memory Controller Bank2
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t PCR2;       /*!< NAND Flash control register 2,                       Address offset: 0x60 */
X  volatile uint32_t PCR2;        
N  __IO uint32_t SR2;        /*!< NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 */
X  volatile uint32_t SR2;         
N  __IO uint32_t PMEM2;      /*!< NAND Flash Common memory space timing register 2,    Address offset: 0x68 */
X  volatile uint32_t PMEM2;       
N  __IO uint32_t PATT2;      /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
X  volatile uint32_t PATT2;       
N  uint32_t      RESERVED0;  /*!< Reserved, 0x70                                                            */
N  __IO uint32_t ECCR2;      /*!< NAND Flash ECC result registers 2,                   Address offset: 0x74 */
X  volatile uint32_t ECCR2;       
N  uint32_t      RESERVED1;  /*!< Reserved, 0x78                                                            */
N  uint32_t      RESERVED2;  /*!< Reserved, 0x7C                                                            */
N  __IO uint32_t PCR3;       /*!< NAND Flash control register 3,                       Address offset: 0x80 */
X  volatile uint32_t PCR3;        
N  __IO uint32_t SR3;        /*!< NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 */
X  volatile uint32_t SR3;         
N  __IO uint32_t PMEM3;      /*!< NAND Flash Common memory space timing register 3,    Address offset: 0x88 */
X  volatile uint32_t PMEM3;       
N  __IO uint32_t PATT3;      /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
X  volatile uint32_t PATT3;       
N  uint32_t      RESERVED3;  /*!< Reserved, 0x90                                                            */
N  __IO uint32_t ECCR3;      /*!< NAND Flash ECC result registers 3,                   Address offset: 0x94 */
X  volatile uint32_t ECCR3;       
N} FSMC_Bank2_3_TypeDef;  
N
N/** 
N  * @brief Flexible Static Memory Controller Bank4
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t PCR4;
X  volatile uint32_t PCR4;
N  __IO uint32_t SR4;
X  volatile uint32_t SR4;
N  __IO uint32_t PMEM4;
X  volatile uint32_t PMEM4;
N  __IO uint32_t PATT4;
X  volatile uint32_t PATT4;
N  __IO uint32_t PIO4; 
X  volatile uint32_t PIO4; 
N} FSMC_Bank4_TypeDef; 
N
N/** 
N  * @brief General Purpose I/O
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CRL;
X  volatile uint32_t CRL;
N  __IO uint32_t CRH;
X  volatile uint32_t CRH;
N  __IO uint32_t IDR;
X  volatile uint32_t IDR;
N  __IO uint32_t ODR;
X  volatile uint32_t ODR;
N  __IO uint32_t BSRR;
X  volatile uint32_t BSRR;
N  __IO uint32_t BRR;
X  volatile uint32_t BRR;
N  __IO uint32_t LCKR;
X  volatile uint32_t LCKR;
N} GPIO_TypeDef;
N
N/** 
N  * @brief Alternate Function I/O
N  */
N
Ntypedef struct
N{
N  __IO uint32_t EVCR;
X  volatile uint32_t EVCR;
N  __IO uint32_t MAPR;
X  volatile uint32_t MAPR;
N  __IO uint32_t EXTICR[4];
X  volatile uint32_t EXTICR[4];
N  uint32_t RESERVED0;
N  __IO uint32_t MAPR2;  
X  volatile uint32_t MAPR2;  
N} AFIO_TypeDef;
N/** 
N  * @brief Inter Integrated Circuit Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t OAR1;
X  volatile uint32_t OAR1;
N  __IO uint32_t OAR2;
X  volatile uint32_t OAR2;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N  __IO uint32_t SR1;
X  volatile uint32_t SR1;
N  __IO uint32_t SR2;
X  volatile uint32_t SR2;
N  __IO uint32_t CCR;
X  volatile uint32_t CCR;
N  __IO uint32_t TRISE;
X  volatile uint32_t TRISE;
N} I2C_TypeDef;
N
N/** 
N  * @brief Independent WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t KR;           /*!< Key register,                                Address offset: 0x00 */
X  volatile uint32_t KR;            
N  __IO uint32_t PR;           /*!< Prescaler register,                          Address offset: 0x04 */
X  volatile uint32_t PR;            
N  __IO uint32_t RLR;          /*!< Reload register,                             Address offset: 0x08 */
X  volatile uint32_t RLR;           
N  __IO uint32_t SR;           /*!< Status register,                             Address offset: 0x0C */
X  volatile uint32_t SR;            
N} IWDG_TypeDef;
N
N/** 
N  * @brief Power Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N} PWR_TypeDef;
N
N/** 
N  * @brief Reset and Clock Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;
X  volatile uint32_t CR;
N  __IO uint32_t CFGR;
X  volatile uint32_t CFGR;
N  __IO uint32_t CIR;
X  volatile uint32_t CIR;
N  __IO uint32_t APB2RSTR;
X  volatile uint32_t APB2RSTR;
N  __IO uint32_t APB1RSTR;
X  volatile uint32_t APB1RSTR;
N  __IO uint32_t AHBENR;
X  volatile uint32_t AHBENR;
N  __IO uint32_t APB2ENR;
X  volatile uint32_t APB2ENR;
N  __IO uint32_t APB1ENR;
X  volatile uint32_t APB1ENR;
N  __IO uint32_t BDCR;
X  volatile uint32_t BDCR;
N  __IO uint32_t CSR;
X  volatile uint32_t CSR;
N
N
N} RCC_TypeDef;
N
N/** 
N  * @brief Real-Time Clock
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CRH;
X  volatile uint32_t CRH;
N  __IO uint32_t CRL;
X  volatile uint32_t CRL;
N  __IO uint32_t PRLH;
X  volatile uint32_t PRLH;
N  __IO uint32_t PRLL;
X  volatile uint32_t PRLL;
N  __IO uint32_t DIVH;
X  volatile uint32_t DIVH;
N  __IO uint32_t DIVL;
X  volatile uint32_t DIVL;
N  __IO uint32_t CNTH;
X  volatile uint32_t CNTH;
N  __IO uint32_t CNTL;
X  volatile uint32_t CNTL;
N  __IO uint32_t ALRH;
X  volatile uint32_t ALRH;
N  __IO uint32_t ALRL;
X  volatile uint32_t ALRL;
N} RTC_TypeDef;
N
N/** 
N  * @brief SD host Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t POWER;
X  volatile uint32_t POWER;
N  __IO uint32_t CLKCR;
X  volatile uint32_t CLKCR;
N  __IO uint32_t ARG;
X  volatile uint32_t ARG;
N  __IO uint32_t CMD;
X  volatile uint32_t CMD;
N  __I uint32_t RESPCMD;
X  volatile const uint32_t RESPCMD;
N  __I uint32_t RESP1;
X  volatile const uint32_t RESP1;
N  __I uint32_t RESP2;
X  volatile const uint32_t RESP2;
N  __I uint32_t RESP3;
X  volatile const uint32_t RESP3;
N  __I uint32_t RESP4;
X  volatile const uint32_t RESP4;
N  __IO uint32_t DTIMER;
X  volatile uint32_t DTIMER;
N  __IO uint32_t DLEN;
X  volatile uint32_t DLEN;
N  __IO uint32_t DCTRL;
X  volatile uint32_t DCTRL;
N  __I uint32_t DCOUNT;
X  volatile const uint32_t DCOUNT;
N  __I uint32_t STA;
X  volatile const uint32_t STA;
N  __IO uint32_t ICR;
X  volatile uint32_t ICR;
N  __IO uint32_t MASK;
X  volatile uint32_t MASK;
N  uint32_t  RESERVED0[2];
N  __I uint32_t FIFOCNT;
X  volatile const uint32_t FIFOCNT;
N  uint32_t  RESERVED1[13];
N  __IO uint32_t FIFO;
X  volatile uint32_t FIFO;
N} SDIO_TypeDef;
N
N/** 
N  * @brief Serial Peripheral Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;
X  volatile uint32_t CR1;
N  __IO uint32_t CR2;
X  volatile uint32_t CR2;
N  __IO uint32_t SR;
X  volatile uint32_t SR;
N  __IO uint32_t DR;
X  volatile uint32_t DR;
N  __IO uint32_t CRCPR;
X  volatile uint32_t CRCPR;
N  __IO uint32_t RXCRCR;
X  volatile uint32_t RXCRCR;
N  __IO uint32_t TXCRCR;
X  volatile uint32_t TXCRCR;
N  __IO uint32_t I2SCFGR;
X  volatile uint32_t I2SCFGR;
N  __IO uint32_t I2SPR;
X  volatile uint32_t I2SPR;
N} SPI_TypeDef;
N
N/**
N  * @brief TIM Timers
N  */
Ntypedef struct
N{
N  __IO uint32_t CR1;             /*!< TIM control register 1,                      Address offset: 0x00 */
X  volatile uint32_t CR1;              
N  __IO uint32_t CR2;             /*!< TIM control register 2,                      Address offset: 0x04 */
X  volatile uint32_t CR2;              
N  __IO uint32_t SMCR;            /*!< TIM slave Mode Control register,             Address offset: 0x08 */
X  volatile uint32_t SMCR;             
N  __IO uint32_t DIER;            /*!< TIM DMA/interrupt enable register,           Address offset: 0x0C */
X  volatile uint32_t DIER;             
N  __IO uint32_t SR;              /*!< TIM status register,                         Address offset: 0x10 */
X  volatile uint32_t SR;               
N  __IO uint32_t EGR;             /*!< TIM event generation register,               Address offset: 0x14 */
X  volatile uint32_t EGR;              
N  __IO uint32_t CCMR1;           /*!< TIM  capture/compare mode register 1,        Address offset: 0x18 */
X  volatile uint32_t CCMR1;            
N  __IO uint32_t CCMR2;           /*!< TIM  capture/compare mode register 2,        Address offset: 0x1C */
X  volatile uint32_t CCMR2;            
N  __IO uint32_t CCER;            /*!< TIM capture/compare enable register,         Address offset: 0x20 */
X  volatile uint32_t CCER;             
N  __IO uint32_t CNT;             /*!< TIM counter register,                        Address offset: 0x24 */
X  volatile uint32_t CNT;              
N  __IO uint32_t PSC;             /*!< TIM prescaler register,                      Address offset: 0x28 */
X  volatile uint32_t PSC;              
N  __IO uint32_t ARR;             /*!< TIM auto-reload register,                    Address offset: 0x2C */
X  volatile uint32_t ARR;              
N  __IO uint32_t RCR;             /*!< TIM  repetition counter register,            Address offset: 0x30 */
X  volatile uint32_t RCR;              
N  __IO uint32_t CCR1;            /*!< TIM capture/compare register 1,              Address offset: 0x34 */
X  volatile uint32_t CCR1;             
N  __IO uint32_t CCR2;            /*!< TIM capture/compare register 2,              Address offset: 0x38 */
X  volatile uint32_t CCR2;             
N  __IO uint32_t CCR3;            /*!< TIM capture/compare register 3,              Address offset: 0x3C */
X  volatile uint32_t CCR3;             
N  __IO uint32_t CCR4;            /*!< TIM capture/compare register 4,              Address offset: 0x40 */
X  volatile uint32_t CCR4;             
N  __IO uint32_t BDTR;            /*!< TIM break and dead-time register,            Address offset: 0x44 */
X  volatile uint32_t BDTR;             
N  __IO uint32_t DCR;             /*!< TIM DMA control register,                    Address offset: 0x48 */
X  volatile uint32_t DCR;              
N  __IO uint32_t DMAR;            /*!< TIM DMA address for full transfer register,  Address offset: 0x4C */
X  volatile uint32_t DMAR;             
N  __IO uint32_t OR;              /*!< TIM option register,                         Address offset: 0x50 */
X  volatile uint32_t OR;               
N}TIM_TypeDef;
N
N
N/** 
N  * @brief Universal Synchronous Asynchronous Receiver Transmitter
N  */
N 
Ntypedef struct
N{
N  __IO uint32_t SR;         /*!< USART Status register,                   Address offset: 0x00 */
X  volatile uint32_t SR;          
N  __IO uint32_t DR;         /*!< USART Data register,                     Address offset: 0x04 */
X  volatile uint32_t DR;          
N  __IO uint32_t BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
X  volatile uint32_t BRR;         
N  __IO uint32_t CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
X  volatile uint32_t CR1;         
N  __IO uint32_t CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
X  volatile uint32_t CR2;         
N  __IO uint32_t CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
X  volatile uint32_t CR3;         
N  __IO uint32_t GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
X  volatile uint32_t GTPR;        
N} USART_TypeDef;
N
N/** 
N  * @brief Universal Serial Bus Full Speed Device
N  */
N  
Ntypedef struct
N{
N  __IO uint16_t EP0R;                 /*!< USB Endpoint 0 register,                   Address offset: 0x00 */ 
X  volatile uint16_t EP0R;                   
N  __IO uint16_t RESERVED0;            /*!< Reserved */     
X  volatile uint16_t RESERVED0;                  
N  __IO uint16_t EP1R;                 /*!< USB Endpoint 1 register,                   Address offset: 0x04 */
X  volatile uint16_t EP1R;                  
N  __IO uint16_t RESERVED1;            /*!< Reserved */       
X  volatile uint16_t RESERVED1;                    
N  __IO uint16_t EP2R;                 /*!< USB Endpoint 2 register,                   Address offset: 0x08 */
X  volatile uint16_t EP2R;                  
N  __IO uint16_t RESERVED2;            /*!< Reserved */       
X  volatile uint16_t RESERVED2;                    
N  __IO uint16_t EP3R;                 /*!< USB Endpoint 3 register,                   Address offset: 0x0C */ 
X  volatile uint16_t EP3R;                   
N  __IO uint16_t RESERVED3;            /*!< Reserved */       
X  volatile uint16_t RESERVED3;                    
N  __IO uint16_t EP4R;                 /*!< USB Endpoint 4 register,                   Address offset: 0x10 */
X  volatile uint16_t EP4R;                  
N  __IO uint16_t RESERVED4;            /*!< Reserved */       
X  volatile uint16_t RESERVED4;                    
N  __IO uint16_t EP5R;                 /*!< USB Endpoint 5 register,                   Address offset: 0x14 */
X  volatile uint16_t EP5R;                  
N  __IO uint16_t RESERVED5;            /*!< Reserved */       
X  volatile uint16_t RESERVED5;                    
N  __IO uint16_t EP6R;                 /*!< USB Endpoint 6 register,                   Address offset: 0x18 */
X  volatile uint16_t EP6R;                  
N  __IO uint16_t RESERVED6;            /*!< Reserved */       
X  volatile uint16_t RESERVED6;                    
N  __IO uint16_t EP7R;                 /*!< USB Endpoint 7 register,                   Address offset: 0x1C */
X  volatile uint16_t EP7R;                  
N  __IO uint16_t RESERVED7[17];        /*!< Reserved */     
X  volatile uint16_t RESERVED7[17];              
N  __IO uint16_t CNTR;                 /*!< Control register,                          Address offset: 0x40 */
X  volatile uint16_t CNTR;                  
N  __IO uint16_t RESERVED8;            /*!< Reserved */       
X  volatile uint16_t RESERVED8;                    
N  __IO uint16_t ISTR;                 /*!< Interrupt status register,                 Address offset: 0x44 */
X  volatile uint16_t ISTR;                  
N  __IO uint16_t RESERVED9;            /*!< Reserved */       
X  volatile uint16_t RESERVED9;                    
N  __IO uint16_t FNR;                  /*!< Frame number register,                     Address offset: 0x48 */
X  volatile uint16_t FNR;                   
N  __IO uint16_t RESERVEDA;            /*!< Reserved */       
X  volatile uint16_t RESERVEDA;                    
N  __IO uint16_t DADDR;                /*!< Device address register,                   Address offset: 0x4C */
X  volatile uint16_t DADDR;                 
N  __IO uint16_t RESERVEDB;            /*!< Reserved */       
X  volatile uint16_t RESERVEDB;                    
N  __IO uint16_t BTABLE;               /*!< Buffer Table address register,             Address offset: 0x50 */
X  volatile uint16_t BTABLE;                
N  __IO uint16_t RESERVEDC;            /*!< Reserved */       
X  volatile uint16_t RESERVEDC;                    
N} USB_TypeDef;
N
N
N/** 
N  * @brief Window WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
X  volatile uint32_t CR;    
N  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
X  volatile uint32_t CFR;   
N  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
X  volatile uint32_t SR;    
N} WWDG_TypeDef;
N
N/**
N  * @}
N  */
N  
N/** @addtogroup Peripheral_memory_map
N  * @{
N  */
N
N
N#define FLASH_BASE            0x08000000U /*!< FLASH base address in the alias region */
N#define FLASH_BANK1_END       0x0807FFFFU /*!< FLASH END address of bank1 */
N#define SRAM_BASE             0x20000000U /*!< SRAM base address in the alias region */
N#define PERIPH_BASE           0x40000000U /*!< Peripheral base address in the alias region */
N
N#define SRAM_BB_BASE          0x22000000U /*!< SRAM base address in the bit-band region */
N#define PERIPH_BB_BASE        0x42000000U /*!< Peripheral base address in the bit-band region */
N
N#define FSMC_BASE             0x60000000U /*!< FSMC base address */
N#define FSMC_R_BASE           0xA0000000U /*!< FSMC registers base address */
N
N/*!< Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)
N#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000U)
N
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000U)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400U)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x00000800U)
N#define TIM5_BASE             (APB1PERIPH_BASE + 0x00000C00U)
N#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000U)
N#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400U)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800U)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00U)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000U)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x00003800U)
N#define SPI3_BASE             (APB1PERIPH_BASE + 0x00003C00U)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400U)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800U)
N#define UART4_BASE            (APB1PERIPH_BASE + 0x00004C00U)
N#define UART5_BASE            (APB1PERIPH_BASE + 0x00005000U)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400U)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)
N#define CAN1_BASE             (APB1PERIPH_BASE + 0x00006400U)
N#define BKP_BASE              (APB1PERIPH_BASE + 0x00006C00U)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000U)
N#define DAC_BASE              (APB1PERIPH_BASE + 0x00007400U)
N#define AFIO_BASE             (APB2PERIPH_BASE + 0x00000000U)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400U)
N#define GPIOA_BASE            (APB2PERIPH_BASE + 0x00000800U)
N#define GPIOB_BASE            (APB2PERIPH_BASE + 0x00000C00U)
N#define GPIOC_BASE            (APB2PERIPH_BASE + 0x00001000U)
N#define GPIOD_BASE            (APB2PERIPH_BASE + 0x00001400U)
N#define GPIOE_BASE            (APB2PERIPH_BASE + 0x00001800U)
N#define GPIOF_BASE            (APB2PERIPH_BASE + 0x00001C00U)
N#define GPIOG_BASE            (APB2PERIPH_BASE + 0x00002000U)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x00002400U)
N#define ADC2_BASE             (APB2PERIPH_BASE + 0x00002800U)
N#define TIM1_BASE             (APB2PERIPH_BASE + 0x00002C00U)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000U)
N#define TIM8_BASE             (APB2PERIPH_BASE + 0x00003400U)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800U)
N#define ADC3_BASE             (APB2PERIPH_BASE + 0x00003C00U)
N
N#define SDIO_BASE             (PERIPH_BASE + 0x00018000U)
N
N#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000U)
N#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x00000008U)
N#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x0000001CU)
N#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x00000030U)
N#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x00000044U)
N#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x00000058U)
N#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x0000006CU)
N#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x00000080U)
N#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400U)
N#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x00000408U)
N#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x0000041CU)
N#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x00000430U)
N#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x00000444U)
N#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x00000458U)
N#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000U)
N#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000U)
N
N#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000U) /*!< Flash registers base address */
N#define FLASHSIZE_BASE        0x1FFFF7E0U    /*!< FLASH Size register base address */
N#define UID_BASE              0x1FFFF7E8U    /*!< Unique device ID register base address */
N#define OB_BASE               0x1FFFF800U    /*!< Flash Option Bytes base address */
N
N
N#define FSMC_BANK1            (FSMC_BASE)               /*!< FSMC Bank1 base address */
N#define FSMC_BANK1_1          (FSMC_BANK1)              /*!< FSMC Bank1_1 base address */
N#define FSMC_BANK1_2          (FSMC_BANK1 + 0x04000000U) /*!< FSMC Bank1_2 base address */
N#define FSMC_BANK1_3          (FSMC_BANK1 + 0x08000000U) /*!< FSMC Bank1_3 base address */
N#define FSMC_BANK1_4          (FSMC_BANK1 + 0x0C000000U) /*!< FSMC Bank1_4 base address */
N
N#define FSMC_BANK2            (FSMC_BASE + 0x10000000U)  /*!< FSMC Bank2 base address */
N#define FSMC_BANK3            (FSMC_BASE + 0x20000000U)  /*!< FSMC Bank3 base address */
N#define FSMC_BANK4            (FSMC_BASE + 0x30000000U)  /*!< FSMC Bank4 base address */
N
N#define FSMC_BANK1_R_BASE     (FSMC_R_BASE + 0x00000000U)    /*!< FSMC Bank1 registers base address */
N#define FSMC_BANK1E_R_BASE    (FSMC_R_BASE + 0x00000104U)    /*!< FSMC Bank1E registers base address */
N#define FSMC_BANK2_3_R_BASE   (FSMC_R_BASE + 0x00000060U)    /*!< FSMC Bank2/Bank3 registers base address */
N#define FSMC_BANK4_R_BASE     (FSMC_R_BASE + 0x000000A0U)    /*!< FSMC Bank4 registers base address */
N
N#define DBGMCU_BASE          0xE0042000U /*!< Debug MCU registers base address */
N
N/* USB device FS */
N#define USB_BASE              (APB1PERIPH_BASE + 0x00005C00U) /*!< USB_IP Peripheral Registers base address */
N#define USB_PMAADDR           (APB1PERIPH_BASE + 0x00006000U) /*!< USB_IP Packet Memory Area base address */
N
N
N/**
N  * @}
N  */
N  
N/** @addtogroup Peripheral_declaration
N  * @{
N  */  
N
N#define TIM2                ((TIM_TypeDef *)TIM2_BASE)
N#define TIM3                ((TIM_TypeDef *)TIM3_BASE)
N#define TIM4                ((TIM_TypeDef *)TIM4_BASE)
N#define TIM5                ((TIM_TypeDef *)TIM5_BASE)
N#define TIM6                ((TIM_TypeDef *)TIM6_BASE)
N#define TIM7                ((TIM_TypeDef *)TIM7_BASE)
N#define RTC                 ((RTC_TypeDef *)RTC_BASE)
N#define WWDG                ((WWDG_TypeDef *)WWDG_BASE)
N#define IWDG                ((IWDG_TypeDef *)IWDG_BASE)
N#define SPI2                ((SPI_TypeDef *)SPI2_BASE)
N#define SPI3                ((SPI_TypeDef *)SPI3_BASE)
N#define USART2              ((USART_TypeDef *)USART2_BASE)
N#define USART3              ((USART_TypeDef *)USART3_BASE)
N#define UART4               ((USART_TypeDef *)UART4_BASE)
N#define UART5               ((USART_TypeDef *)UART5_BASE)
N#define I2C1                ((I2C_TypeDef *)I2C1_BASE)
N#define I2C2                ((I2C_TypeDef *)I2C2_BASE)
N#define USB                 ((USB_TypeDef *)USB_BASE)
N#define CAN1                ((CAN_TypeDef *)CAN1_BASE)
N#define BKP                 ((BKP_TypeDef *)BKP_BASE)
N#define PWR                 ((PWR_TypeDef *)PWR_BASE)
N#define DAC1                ((DAC_TypeDef *)DAC_BASE)
N#define DAC                 ((DAC_TypeDef *)DAC_BASE) /* Kept for legacy purpose */
N#define AFIO                ((AFIO_TypeDef *)AFIO_BASE)
N#define EXTI                ((EXTI_TypeDef *)EXTI_BASE)
N#define GPIOA               ((GPIO_TypeDef *)GPIOA_BASE)
N#define GPIOB               ((GPIO_TypeDef *)GPIOB_BASE)
N#define GPIOC               ((GPIO_TypeDef *)GPIOC_BASE)
N#define GPIOD               ((GPIO_TypeDef *)GPIOD_BASE)
N#define GPIOE               ((GPIO_TypeDef *)GPIOE_BASE)
N#define GPIOF               ((GPIO_TypeDef *)GPIOF_BASE)
N#define GPIOG               ((GPIO_TypeDef *)GPIOG_BASE)
N#define ADC1                ((ADC_TypeDef *)ADC1_BASE)
N#define ADC2                ((ADC_TypeDef *)ADC2_BASE)
N#define ADC3                ((ADC_TypeDef *)ADC3_BASE)
N#define ADC12_COMMON        ((ADC_Common_TypeDef *)ADC1_BASE)
N#define TIM1                ((TIM_TypeDef *)TIM1_BASE)
N#define SPI1                ((SPI_TypeDef *)SPI1_BASE)
N#define TIM8                ((TIM_TypeDef *)TIM8_BASE)
N#define USART1              ((USART_TypeDef *)USART1_BASE)
N#define SDIO                ((SDIO_TypeDef *)SDIO_BASE)
N#define DMA1                ((DMA_TypeDef *)DMA1_BASE)
N#define DMA2                ((DMA_TypeDef *)DMA2_BASE)
N#define DMA1_Channel1       ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)
N#define DMA1_Channel2       ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)
N#define DMA1_Channel3       ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)
N#define DMA1_Channel4       ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)
N#define DMA1_Channel5       ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)
N#define DMA1_Channel6       ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)
N#define DMA1_Channel7       ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)
N#define DMA2_Channel1       ((DMA_Channel_TypeDef *)DMA2_Channel1_BASE)
N#define DMA2_Channel2       ((DMA_Channel_TypeDef *)DMA2_Channel2_BASE)
N#define DMA2_Channel3       ((DMA_Channel_TypeDef *)DMA2_Channel3_BASE)
N#define DMA2_Channel4       ((DMA_Channel_TypeDef *)DMA2_Channel4_BASE)
N#define DMA2_Channel5       ((DMA_Channel_TypeDef *)DMA2_Channel5_BASE)
N#define RCC                 ((RCC_TypeDef *)RCC_BASE)
N#define CRC                 ((CRC_TypeDef *)CRC_BASE)
N#define FLASH               ((FLASH_TypeDef *)FLASH_R_BASE)
N#define OB                  ((OB_TypeDef *)OB_BASE)
N#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *)FSMC_BANK1_R_BASE)
N#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *)FSMC_BANK1E_R_BASE)
N#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *)FSMC_BANK2_3_R_BASE)
N#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *)FSMC_BANK4_R_BASE)
N#define DBGMCU              ((DBGMCU_TypeDef *)DBGMCU_BASE)
N
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_constants
N  * @{
N  */
N  
N  /** @addtogroup Peripheral_Registers_Bits_Definition
N  * @{
N  */
N    
N/******************************************************************************/
N/*                         Peripheral Registers_Bits_Definition               */
N/******************************************************************************/
N
N/******************************************************************************/
N/*                                                                            */
N/*                       CRC calculation unit (CRC)                           */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for CRC_DR register  *********************/
N#define CRC_DR_DR_Pos                       (0U)                               
N#define CRC_DR_DR_Msk                       (0xFFFFFFFFU << CRC_DR_DR_Pos)     /*!< 0xFFFFFFFF */
N#define CRC_DR_DR                           CRC_DR_DR_Msk                      /*!< Data register bits */
N
N/*******************  Bit definition for CRC_IDR register  ********************/
N#define CRC_IDR_IDR_Pos                     (0U)                               
N#define CRC_IDR_IDR_Msk                     (0xFFU << CRC_IDR_IDR_Pos)         /*!< 0x000000FF */
N#define CRC_IDR_IDR                         CRC_IDR_IDR_Msk                    /*!< General-purpose 8-bit data register bits */
N
N/********************  Bit definition for CRC_CR register  ********************/
N#define CRC_CR_RESET_Pos                    (0U)                               
N#define CRC_CR_RESET_Msk                    (0x1U << CRC_CR_RESET_Pos)         /*!< 0x00000001 */
N#define CRC_CR_RESET                        CRC_CR_RESET_Msk                   /*!< RESET bit */
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Power Control                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for PWR_CR register  ********************/
N#define PWR_CR_LPDS_Pos                     (0U)                               
N#define PWR_CR_LPDS_Msk                     (0x1U << PWR_CR_LPDS_Pos)          /*!< 0x00000001 */
N#define PWR_CR_LPDS                         PWR_CR_LPDS_Msk                    /*!< Low-Power Deepsleep */
N#define PWR_CR_PDDS_Pos                     (1U)                               
N#define PWR_CR_PDDS_Msk                     (0x1U << PWR_CR_PDDS_Pos)          /*!< 0x00000002 */
N#define PWR_CR_PDDS                         PWR_CR_PDDS_Msk                    /*!< Power Down Deepsleep */
N#define PWR_CR_CWUF_Pos                     (2U)                               
N#define PWR_CR_CWUF_Msk                     (0x1U << PWR_CR_CWUF_Pos)          /*!< 0x00000004 */
N#define PWR_CR_CWUF                         PWR_CR_CWUF_Msk                    /*!< Clear Wakeup Flag */
N#define PWR_CR_CSBF_Pos                     (3U)                               
N#define PWR_CR_CSBF_Msk                     (0x1U << PWR_CR_CSBF_Pos)          /*!< 0x00000008 */
N#define PWR_CR_CSBF                         PWR_CR_CSBF_Msk                    /*!< Clear Standby Flag */
N#define PWR_CR_PVDE_Pos                     (4U)                               
N#define PWR_CR_PVDE_Msk                     (0x1U << PWR_CR_PVDE_Pos)          /*!< 0x00000010 */
N#define PWR_CR_PVDE                         PWR_CR_PVDE_Msk                    /*!< Power Voltage Detector Enable */
N
N#define PWR_CR_PLS_Pos                      (5U)                               
N#define PWR_CR_PLS_Msk                      (0x7U << PWR_CR_PLS_Pos)           /*!< 0x000000E0 */
N#define PWR_CR_PLS                          PWR_CR_PLS_Msk                     /*!< PLS[2:0] bits (PVD Level Selection) */
N#define PWR_CR_PLS_0                        (0x1U << PWR_CR_PLS_Pos)           /*!< 0x00000020 */
N#define PWR_CR_PLS_1                        (0x2U << PWR_CR_PLS_Pos)           /*!< 0x00000040 */
N#define PWR_CR_PLS_2                        (0x4U << PWR_CR_PLS_Pos)           /*!< 0x00000080 */
N
N/*!< PVD level configuration */
N#define PWR_CR_PLS_LEV0                      0x00000000U                           /*!< PVD level 2.2V */
N#define PWR_CR_PLS_LEV1                      0x00000020U                           /*!< PVD level 2.3V */
N#define PWR_CR_PLS_LEV2                      0x00000040U                           /*!< PVD level 2.4V */
N#define PWR_CR_PLS_LEV3                      0x00000060U                           /*!< PVD level 2.5V */
N#define PWR_CR_PLS_LEV4                      0x00000080U                           /*!< PVD level 2.6V */
N#define PWR_CR_PLS_LEV5                      0x000000A0U                           /*!< PVD level 2.7V */
N#define PWR_CR_PLS_LEV6                      0x000000C0U                           /*!< PVD level 2.8V */
N#define PWR_CR_PLS_LEV7                      0x000000E0U                           /*!< PVD level 2.9V */
N
N/* Legacy defines */
N#define PWR_CR_PLS_2V2                       PWR_CR_PLS_LEV0
N#define PWR_CR_PLS_2V3                       PWR_CR_PLS_LEV1
N#define PWR_CR_PLS_2V4                       PWR_CR_PLS_LEV2
N#define PWR_CR_PLS_2V5                       PWR_CR_PLS_LEV3
N#define PWR_CR_PLS_2V6                       PWR_CR_PLS_LEV4
N#define PWR_CR_PLS_2V7                       PWR_CR_PLS_LEV5
N#define PWR_CR_PLS_2V8                       PWR_CR_PLS_LEV6
N#define PWR_CR_PLS_2V9                       PWR_CR_PLS_LEV7
N
N#define PWR_CR_DBP_Pos                      (8U)                               
N#define PWR_CR_DBP_Msk                      (0x1U << PWR_CR_DBP_Pos)           /*!< 0x00000100 */
N#define PWR_CR_DBP                          PWR_CR_DBP_Msk                     /*!< Disable Backup Domain write protection */
N
N
N/*******************  Bit definition for PWR_CSR register  ********************/
N#define PWR_CSR_WUF_Pos                     (0U)                               
N#define PWR_CSR_WUF_Msk                     (0x1U << PWR_CSR_WUF_Pos)          /*!< 0x00000001 */
N#define PWR_CSR_WUF                         PWR_CSR_WUF_Msk                    /*!< Wakeup Flag */
N#define PWR_CSR_SBF_Pos                     (1U)                               
N#define PWR_CSR_SBF_Msk                     (0x1U << PWR_CSR_SBF_Pos)          /*!< 0x00000002 */
N#define PWR_CSR_SBF                         PWR_CSR_SBF_Msk                    /*!< Standby Flag */
N#define PWR_CSR_PVDO_Pos                    (2U)                               
N#define PWR_CSR_PVDO_Msk                    (0x1U << PWR_CSR_PVDO_Pos)         /*!< 0x00000004 */
N#define PWR_CSR_PVDO                        PWR_CSR_PVDO_Msk                   /*!< PVD Output */
N#define PWR_CSR_EWUP_Pos                    (8U)                               
N#define PWR_CSR_EWUP_Msk                    (0x1U << PWR_CSR_EWUP_Pos)         /*!< 0x00000100 */
N#define PWR_CSR_EWUP                        PWR_CSR_EWUP_Msk                   /*!< Enable WKUP pin */
N
N/******************************************************************************/
N/*                                                                            */
N/*                            Backup registers                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for BKP_DR1 register  ********************/
N#define BKP_DR1_D_Pos                       (0U)                               
N#define BKP_DR1_D_Msk                       (0xFFFFU << BKP_DR1_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR1_D                           BKP_DR1_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR2 register  ********************/
N#define BKP_DR2_D_Pos                       (0U)                               
N#define BKP_DR2_D_Msk                       (0xFFFFU << BKP_DR2_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR2_D                           BKP_DR2_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR3 register  ********************/
N#define BKP_DR3_D_Pos                       (0U)                               
N#define BKP_DR3_D_Msk                       (0xFFFFU << BKP_DR3_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR3_D                           BKP_DR3_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR4 register  ********************/
N#define BKP_DR4_D_Pos                       (0U)                               
N#define BKP_DR4_D_Msk                       (0xFFFFU << BKP_DR4_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR4_D                           BKP_DR4_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR5 register  ********************/
N#define BKP_DR5_D_Pos                       (0U)                               
N#define BKP_DR5_D_Msk                       (0xFFFFU << BKP_DR5_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR5_D                           BKP_DR5_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR6 register  ********************/
N#define BKP_DR6_D_Pos                       (0U)                               
N#define BKP_DR6_D_Msk                       (0xFFFFU << BKP_DR6_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR6_D                           BKP_DR6_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR7 register  ********************/
N#define BKP_DR7_D_Pos                       (0U)                               
N#define BKP_DR7_D_Msk                       (0xFFFFU << BKP_DR7_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR7_D                           BKP_DR7_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR8 register  ********************/
N#define BKP_DR8_D_Pos                       (0U)                               
N#define BKP_DR8_D_Msk                       (0xFFFFU << BKP_DR8_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR8_D                           BKP_DR8_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR9 register  ********************/
N#define BKP_DR9_D_Pos                       (0U)                               
N#define BKP_DR9_D_Msk                       (0xFFFFU << BKP_DR9_D_Pos)         /*!< 0x0000FFFF */
N#define BKP_DR9_D                           BKP_DR9_D_Msk                      /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR10 register  *******************/
N#define BKP_DR10_D_Pos                      (0U)                               
N#define BKP_DR10_D_Msk                      (0xFFFFU << BKP_DR10_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR10_D                          BKP_DR10_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR11 register  *******************/
N#define BKP_DR11_D_Pos                      (0U)                               
N#define BKP_DR11_D_Msk                      (0xFFFFU << BKP_DR11_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR11_D                          BKP_DR11_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR12 register  *******************/
N#define BKP_DR12_D_Pos                      (0U)                               
N#define BKP_DR12_D_Msk                      (0xFFFFU << BKP_DR12_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR12_D                          BKP_DR12_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR13 register  *******************/
N#define BKP_DR13_D_Pos                      (0U)                               
N#define BKP_DR13_D_Msk                      (0xFFFFU << BKP_DR13_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR13_D                          BKP_DR13_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR14 register  *******************/
N#define BKP_DR14_D_Pos                      (0U)                               
N#define BKP_DR14_D_Msk                      (0xFFFFU << BKP_DR14_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR14_D                          BKP_DR14_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR15 register  *******************/
N#define BKP_DR15_D_Pos                      (0U)                               
N#define BKP_DR15_D_Msk                      (0xFFFFU << BKP_DR15_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR15_D                          BKP_DR15_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR16 register  *******************/
N#define BKP_DR16_D_Pos                      (0U)                               
N#define BKP_DR16_D_Msk                      (0xFFFFU << BKP_DR16_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR16_D                          BKP_DR16_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR17 register  *******************/
N#define BKP_DR17_D_Pos                      (0U)                               
N#define BKP_DR17_D_Msk                      (0xFFFFU << BKP_DR17_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR17_D                          BKP_DR17_D_Msk                     /*!< Backup data */
N
N/******************  Bit definition for BKP_DR18 register  ********************/
N#define BKP_DR18_D_Pos                      (0U)                               
N#define BKP_DR18_D_Msk                      (0xFFFFU << BKP_DR18_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR18_D                          BKP_DR18_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR19 register  *******************/
N#define BKP_DR19_D_Pos                      (0U)                               
N#define BKP_DR19_D_Msk                      (0xFFFFU << BKP_DR19_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR19_D                          BKP_DR19_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR20 register  *******************/
N#define BKP_DR20_D_Pos                      (0U)                               
N#define BKP_DR20_D_Msk                      (0xFFFFU << BKP_DR20_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR20_D                          BKP_DR20_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR21 register  *******************/
N#define BKP_DR21_D_Pos                      (0U)                               
N#define BKP_DR21_D_Msk                      (0xFFFFU << BKP_DR21_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR21_D                          BKP_DR21_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR22 register  *******************/
N#define BKP_DR22_D_Pos                      (0U)                               
N#define BKP_DR22_D_Msk                      (0xFFFFU << BKP_DR22_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR22_D                          BKP_DR22_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR23 register  *******************/
N#define BKP_DR23_D_Pos                      (0U)                               
N#define BKP_DR23_D_Msk                      (0xFFFFU << BKP_DR23_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR23_D                          BKP_DR23_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR24 register  *******************/
N#define BKP_DR24_D_Pos                      (0U)                               
N#define BKP_DR24_D_Msk                      (0xFFFFU << BKP_DR24_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR24_D                          BKP_DR24_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR25 register  *******************/
N#define BKP_DR25_D_Pos                      (0U)                               
N#define BKP_DR25_D_Msk                      (0xFFFFU << BKP_DR25_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR25_D                          BKP_DR25_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR26 register  *******************/
N#define BKP_DR26_D_Pos                      (0U)                               
N#define BKP_DR26_D_Msk                      (0xFFFFU << BKP_DR26_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR26_D                          BKP_DR26_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR27 register  *******************/
N#define BKP_DR27_D_Pos                      (0U)                               
N#define BKP_DR27_D_Msk                      (0xFFFFU << BKP_DR27_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR27_D                          BKP_DR27_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR28 register  *******************/
N#define BKP_DR28_D_Pos                      (0U)                               
N#define BKP_DR28_D_Msk                      (0xFFFFU << BKP_DR28_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR28_D                          BKP_DR28_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR29 register  *******************/
N#define BKP_DR29_D_Pos                      (0U)                               
N#define BKP_DR29_D_Msk                      (0xFFFFU << BKP_DR29_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR29_D                          BKP_DR29_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR30 register  *******************/
N#define BKP_DR30_D_Pos                      (0U)                               
N#define BKP_DR30_D_Msk                      (0xFFFFU << BKP_DR30_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR30_D                          BKP_DR30_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR31 register  *******************/
N#define BKP_DR31_D_Pos                      (0U)                               
N#define BKP_DR31_D_Msk                      (0xFFFFU << BKP_DR31_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR31_D                          BKP_DR31_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR32 register  *******************/
N#define BKP_DR32_D_Pos                      (0U)                               
N#define BKP_DR32_D_Msk                      (0xFFFFU << BKP_DR32_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR32_D                          BKP_DR32_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR33 register  *******************/
N#define BKP_DR33_D_Pos                      (0U)                               
N#define BKP_DR33_D_Msk                      (0xFFFFU << BKP_DR33_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR33_D                          BKP_DR33_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR34 register  *******************/
N#define BKP_DR34_D_Pos                      (0U)                               
N#define BKP_DR34_D_Msk                      (0xFFFFU << BKP_DR34_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR34_D                          BKP_DR34_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR35 register  *******************/
N#define BKP_DR35_D_Pos                      (0U)                               
N#define BKP_DR35_D_Msk                      (0xFFFFU << BKP_DR35_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR35_D                          BKP_DR35_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR36 register  *******************/
N#define BKP_DR36_D_Pos                      (0U)                               
N#define BKP_DR36_D_Msk                      (0xFFFFU << BKP_DR36_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR36_D                          BKP_DR36_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR37 register  *******************/
N#define BKP_DR37_D_Pos                      (0U)                               
N#define BKP_DR37_D_Msk                      (0xFFFFU << BKP_DR37_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR37_D                          BKP_DR37_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR38 register  *******************/
N#define BKP_DR38_D_Pos                      (0U)                               
N#define BKP_DR38_D_Msk                      (0xFFFFU << BKP_DR38_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR38_D                          BKP_DR38_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR39 register  *******************/
N#define BKP_DR39_D_Pos                      (0U)                               
N#define BKP_DR39_D_Msk                      (0xFFFFU << BKP_DR39_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR39_D                          BKP_DR39_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR40 register  *******************/
N#define BKP_DR40_D_Pos                      (0U)                               
N#define BKP_DR40_D_Msk                      (0xFFFFU << BKP_DR40_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR40_D                          BKP_DR40_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR41 register  *******************/
N#define BKP_DR41_D_Pos                      (0U)                               
N#define BKP_DR41_D_Msk                      (0xFFFFU << BKP_DR41_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR41_D                          BKP_DR41_D_Msk                     /*!< Backup data */
N
N/*******************  Bit definition for BKP_DR42 register  *******************/
N#define BKP_DR42_D_Pos                      (0U)                               
N#define BKP_DR42_D_Msk                      (0xFFFFU << BKP_DR42_D_Pos)        /*!< 0x0000FFFF */
N#define BKP_DR42_D                          BKP_DR42_D_Msk                     /*!< Backup data */
N
N#define RTC_BKP_NUMBER 42
N
N/******************  Bit definition for BKP_RTCCR register  *******************/
N#define BKP_RTCCR_CAL_Pos                   (0U)                               
N#define BKP_RTCCR_CAL_Msk                   (0x7FU << BKP_RTCCR_CAL_Pos)       /*!< 0x0000007F */
N#define BKP_RTCCR_CAL                       BKP_RTCCR_CAL_Msk                  /*!< Calibration value */
N#define BKP_RTCCR_CCO_Pos                   (7U)                               
N#define BKP_RTCCR_CCO_Msk                   (0x1U << BKP_RTCCR_CCO_Pos)        /*!< 0x00000080 */
N#define BKP_RTCCR_CCO                       BKP_RTCCR_CCO_Msk                  /*!< Calibration Clock Output */
N#define BKP_RTCCR_ASOE_Pos                  (8U)                               
N#define BKP_RTCCR_ASOE_Msk                  (0x1U << BKP_RTCCR_ASOE_Pos)       /*!< 0x00000100 */
N#define BKP_RTCCR_ASOE                      BKP_RTCCR_ASOE_Msk                 /*!< Alarm or Second Output Enable */
N#define BKP_RTCCR_ASOS_Pos                  (9U)                               
N#define BKP_RTCCR_ASOS_Msk                  (0x1U << BKP_RTCCR_ASOS_Pos)       /*!< 0x00000200 */
N#define BKP_RTCCR_ASOS                      BKP_RTCCR_ASOS_Msk                 /*!< Alarm or Second Output Selection */
N
N/********************  Bit definition for BKP_CR register  ********************/
N#define BKP_CR_TPE_Pos                      (0U)                               
N#define BKP_CR_TPE_Msk                      (0x1U << BKP_CR_TPE_Pos)           /*!< 0x00000001 */
N#define BKP_CR_TPE                          BKP_CR_TPE_Msk                     /*!< TAMPER pin enable */
N#define BKP_CR_TPAL_Pos                     (1U)                               
N#define BKP_CR_TPAL_Msk                     (0x1U << BKP_CR_TPAL_Pos)          /*!< 0x00000002 */
N#define BKP_CR_TPAL                         BKP_CR_TPAL_Msk                    /*!< TAMPER pin active level */
N
N/*******************  Bit definition for BKP_CSR register  ********************/
N#define BKP_CSR_CTE_Pos                     (0U)                               
N#define BKP_CSR_CTE_Msk                     (0x1U << BKP_CSR_CTE_Pos)          /*!< 0x00000001 */
N#define BKP_CSR_CTE                         BKP_CSR_CTE_Msk                    /*!< Clear Tamper event */
N#define BKP_CSR_CTI_Pos                     (1U)                               
N#define BKP_CSR_CTI_Msk                     (0x1U << BKP_CSR_CTI_Pos)          /*!< 0x00000002 */
N#define BKP_CSR_CTI                         BKP_CSR_CTI_Msk                    /*!< Clear Tamper Interrupt */
N#define BKP_CSR_TPIE_Pos                    (2U)                               
N#define BKP_CSR_TPIE_Msk                    (0x1U << BKP_CSR_TPIE_Pos)         /*!< 0x00000004 */
N#define BKP_CSR_TPIE                        BKP_CSR_TPIE_Msk                   /*!< TAMPER Pin interrupt enable */
N#define BKP_CSR_TEF_Pos                     (8U)                               
N#define BKP_CSR_TEF_Msk                     (0x1U << BKP_CSR_TEF_Pos)          /*!< 0x00000100 */
N#define BKP_CSR_TEF                         BKP_CSR_TEF_Msk                    /*!< Tamper Event Flag */
N#define BKP_CSR_TIF_Pos                     (9U)                               
N#define BKP_CSR_TIF_Msk                     (0x1U << BKP_CSR_TIF_Pos)          /*!< 0x00000200 */
N#define BKP_CSR_TIF                         BKP_CSR_TIF_Msk                    /*!< Tamper Interrupt Flag */
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Reset and Clock Control                            */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for RCC_CR register  ********************/
N#define RCC_CR_HSION_Pos                     (0U)                              
N#define RCC_CR_HSION_Msk                     (0x1U << RCC_CR_HSION_Pos)        /*!< 0x00000001 */
N#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  /*!< Internal High Speed clock enable */
N#define RCC_CR_HSIRDY_Pos                    (1U)                              
N#define RCC_CR_HSIRDY_Msk                    (0x1U << RCC_CR_HSIRDY_Pos)       /*!< 0x00000002 */
N#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 /*!< Internal High Speed clock ready flag */
N#define RCC_CR_HSITRIM_Pos                   (3U)                              
N#define RCC_CR_HSITRIM_Msk                   (0x1FU << RCC_CR_HSITRIM_Pos)     /*!< 0x000000F8 */
N#define RCC_CR_HSITRIM                       RCC_CR_HSITRIM_Msk                /*!< Internal High Speed clock trimming */
N#define RCC_CR_HSICAL_Pos                    (8U)                              
N#define RCC_CR_HSICAL_Msk                    (0xFFU << RCC_CR_HSICAL_Pos)      /*!< 0x0000FF00 */
N#define RCC_CR_HSICAL                        RCC_CR_HSICAL_Msk                 /*!< Internal High Speed clock Calibration */
N#define RCC_CR_HSEON_Pos                     (16U)                             
N#define RCC_CR_HSEON_Msk                     (0x1U << RCC_CR_HSEON_Pos)        /*!< 0x00010000 */
N#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  /*!< External High Speed clock enable */
N#define RCC_CR_HSERDY_Pos                    (17U)                             
N#define RCC_CR_HSERDY_Msk                    (0x1U << RCC_CR_HSERDY_Pos)       /*!< 0x00020000 */
N#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 /*!< External High Speed clock ready flag */
N#define RCC_CR_HSEBYP_Pos                    (18U)                             
N#define RCC_CR_HSEBYP_Msk                    (0x1U << RCC_CR_HSEBYP_Pos)       /*!< 0x00040000 */
N#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 /*!< External High Speed clock Bypass */
N#define RCC_CR_CSSON_Pos                     (19U)                             
N#define RCC_CR_CSSON_Msk                     (0x1U << RCC_CR_CSSON_Pos)        /*!< 0x00080000 */
N#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  /*!< Clock Security System enable */
N#define RCC_CR_PLLON_Pos                     (24U)                             
N#define RCC_CR_PLLON_Msk                     (0x1U << RCC_CR_PLLON_Pos)        /*!< 0x01000000 */
N#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  /*!< PLL enable */
N#define RCC_CR_PLLRDY_Pos                    (25U)                             
N#define RCC_CR_PLLRDY_Msk                    (0x1U << RCC_CR_PLLRDY_Pos)       /*!< 0x02000000 */
N#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 /*!< PLL clock ready flag */
N
N
N/*******************  Bit definition for RCC_CFGR register  *******************/
N/*!< SW configuration */
N#define RCC_CFGR_SW_Pos                      (0U)                              
N#define RCC_CFGR_SW_Msk                      (0x3U << RCC_CFGR_SW_Pos)         /*!< 0x00000003 */
N#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   /*!< SW[1:0] bits (System clock Switch) */
N#define RCC_CFGR_SW_0                        (0x1U << RCC_CFGR_SW_Pos)         /*!< 0x00000001 */
N#define RCC_CFGR_SW_1                        (0x2U << RCC_CFGR_SW_Pos)         /*!< 0x00000002 */
N
N#define RCC_CFGR_SW_HSI                      0x00000000U                       /*!< HSI selected as system clock */
N#define RCC_CFGR_SW_HSE                      0x00000001U                       /*!< HSE selected as system clock */
N#define RCC_CFGR_SW_PLL                      0x00000002U                       /*!< PLL selected as system clock */
N
N/*!< SWS configuration */
N#define RCC_CFGR_SWS_Pos                     (2U)                              
N#define RCC_CFGR_SWS_Msk                     (0x3U << RCC_CFGR_SWS_Pos)        /*!< 0x0000000C */
N#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  /*!< SWS[1:0] bits (System Clock Switch Status) */
N#define RCC_CFGR_SWS_0                       (0x1U << RCC_CFGR_SWS_Pos)        /*!< 0x00000004 */
N#define RCC_CFGR_SWS_1                       (0x2U << RCC_CFGR_SWS_Pos)        /*!< 0x00000008 */
N
N#define RCC_CFGR_SWS_HSI                     0x00000000U                       /*!< HSI oscillator used as system clock */
N#define RCC_CFGR_SWS_HSE                     0x00000004U                       /*!< HSE oscillator used as system clock */
N#define RCC_CFGR_SWS_PLL                     0x00000008U                       /*!< PLL used as system clock */
N
N/*!< HPRE configuration */
N#define RCC_CFGR_HPRE_Pos                    (4U)                              
N#define RCC_CFGR_HPRE_Msk                    (0xFU << RCC_CFGR_HPRE_Pos)       /*!< 0x000000F0 */
N#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 /*!< HPRE[3:0] bits (AHB prescaler) */
N#define RCC_CFGR_HPRE_0                      (0x1U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000010 */
N#define RCC_CFGR_HPRE_1                      (0x2U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000020 */
N#define RCC_CFGR_HPRE_2                      (0x4U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000040 */
N#define RCC_CFGR_HPRE_3                      (0x8U << RCC_CFGR_HPRE_Pos)       /*!< 0x00000080 */
N
N#define RCC_CFGR_HPRE_DIV1                   0x00000000U                       /*!< SYSCLK not divided */
N#define RCC_CFGR_HPRE_DIV2                   0x00000080U                       /*!< SYSCLK divided by 2 */
N#define RCC_CFGR_HPRE_DIV4                   0x00000090U                       /*!< SYSCLK divided by 4 */
N#define RCC_CFGR_HPRE_DIV8                   0x000000A0U                       /*!< SYSCLK divided by 8 */
N#define RCC_CFGR_HPRE_DIV16                  0x000000B0U                       /*!< SYSCLK divided by 16 */
N#define RCC_CFGR_HPRE_DIV64                  0x000000C0U                       /*!< SYSCLK divided by 64 */
N#define RCC_CFGR_HPRE_DIV128                 0x000000D0U                       /*!< SYSCLK divided by 128 */
N#define RCC_CFGR_HPRE_DIV256                 0x000000E0U                       /*!< SYSCLK divided by 256 */
N#define RCC_CFGR_HPRE_DIV512                 0x000000F0U                       /*!< SYSCLK divided by 512 */
N
N/*!< PPRE1 configuration */
N#define RCC_CFGR_PPRE1_Pos                   (8U)                              
N#define RCC_CFGR_PPRE1_Msk                   (0x7U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000700 */
N#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                /*!< PRE1[2:0] bits (APB1 prescaler) */
N#define RCC_CFGR_PPRE1_0                     (0x1U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000100 */
N#define RCC_CFGR_PPRE1_1                     (0x2U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000200 */
N#define RCC_CFGR_PPRE1_2                     (0x4U << RCC_CFGR_PPRE1_Pos)      /*!< 0x00000400 */
N
N#define RCC_CFGR_PPRE1_DIV1                  0x00000000U                       /*!< HCLK not divided */
N#define RCC_CFGR_PPRE1_DIV2                  0x00000400U                       /*!< HCLK divided by 2 */
N#define RCC_CFGR_PPRE1_DIV4                  0x00000500U                       /*!< HCLK divided by 4 */
N#define RCC_CFGR_PPRE1_DIV8                  0x00000600U                       /*!< HCLK divided by 8 */
N#define RCC_CFGR_PPRE1_DIV16                 0x00000700U                       /*!< HCLK divided by 16 */
N
N/*!< PPRE2 configuration */
N#define RCC_CFGR_PPRE2_Pos                   (11U)                             
N#define RCC_CFGR_PPRE2_Msk                   (0x7U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00003800 */
N#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                /*!< PRE2[2:0] bits (APB2 prescaler) */
N#define RCC_CFGR_PPRE2_0                     (0x1U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00000800 */
N#define RCC_CFGR_PPRE2_1                     (0x2U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00001000 */
N#define RCC_CFGR_PPRE2_2                     (0x4U << RCC_CFGR_PPRE2_Pos)      /*!< 0x00002000 */
N
N#define RCC_CFGR_PPRE2_DIV1                  0x00000000U                       /*!< HCLK not divided */
N#define RCC_CFGR_PPRE2_DIV2                  0x00002000U                       /*!< HCLK divided by 2 */
N#define RCC_CFGR_PPRE2_DIV4                  0x00002800U                       /*!< HCLK divided by 4 */
N#define RCC_CFGR_PPRE2_DIV8                  0x00003000U                       /*!< HCLK divided by 8 */
N#define RCC_CFGR_PPRE2_DIV16                 0x00003800U                       /*!< HCLK divided by 16 */
N
N/*!< ADCPPRE configuration */
N#define RCC_CFGR_ADCPRE_Pos                  (14U)                             
N#define RCC_CFGR_ADCPRE_Msk                  (0x3U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x0000C000 */
N#define RCC_CFGR_ADCPRE                      RCC_CFGR_ADCPRE_Msk               /*!< ADCPRE[1:0] bits (ADC prescaler) */
N#define RCC_CFGR_ADCPRE_0                    (0x1U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x00004000 */
N#define RCC_CFGR_ADCPRE_1                    (0x2U << RCC_CFGR_ADCPRE_Pos)     /*!< 0x00008000 */
N
N#define RCC_CFGR_ADCPRE_DIV2                 0x00000000U                       /*!< PCLK2 divided by 2 */
N#define RCC_CFGR_ADCPRE_DIV4                 0x00004000U                       /*!< PCLK2 divided by 4 */
N#define RCC_CFGR_ADCPRE_DIV6                 0x00008000U                       /*!< PCLK2 divided by 6 */
N#define RCC_CFGR_ADCPRE_DIV8                 0x0000C000U                       /*!< PCLK2 divided by 8 */
N
N#define RCC_CFGR_PLLSRC_Pos                  (16U)                             
N#define RCC_CFGR_PLLSRC_Msk                  (0x1U << RCC_CFGR_PLLSRC_Pos)     /*!< 0x00010000 */
N#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               /*!< PLL entry clock source */
N
N#define RCC_CFGR_PLLXTPRE_Pos                (17U)                             
N#define RCC_CFGR_PLLXTPRE_Msk                (0x1U << RCC_CFGR_PLLXTPRE_Pos)   /*!< 0x00020000 */
N#define RCC_CFGR_PLLXTPRE                    RCC_CFGR_PLLXTPRE_Msk             /*!< HSE divider for PLL entry */
N
N/*!< PLLMUL configuration */
N#define RCC_CFGR_PLLMULL_Pos                 (18U)                             
N#define RCC_CFGR_PLLMULL_Msk                 (0xFU << RCC_CFGR_PLLMULL_Pos)    /*!< 0x003C0000 */
N#define RCC_CFGR_PLLMULL                     RCC_CFGR_PLLMULL_Msk              /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
N#define RCC_CFGR_PLLMULL_0                   (0x1U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00040000 */
N#define RCC_CFGR_PLLMULL_1                   (0x2U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00080000 */
N#define RCC_CFGR_PLLMULL_2                   (0x4U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00100000 */
N#define RCC_CFGR_PLLMULL_3                   (0x8U << RCC_CFGR_PLLMULL_Pos)    /*!< 0x00200000 */
N
N#define RCC_CFGR_PLLXTPRE_HSE                0x00000000U                      /*!< HSE clock not divided for PLL entry */
N#define RCC_CFGR_PLLXTPRE_HSE_DIV2           0x00020000U                      /*!< HSE clock divided by 2 for PLL entry */
N
N#define RCC_CFGR_PLLMULL2                    0x00000000U                       /*!< PLL input clock*2 */
N#define RCC_CFGR_PLLMULL3_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL3_Msk                (0x1U << RCC_CFGR_PLLMULL3_Pos)   /*!< 0x00040000 */
N#define RCC_CFGR_PLLMULL3                    RCC_CFGR_PLLMULL3_Msk             /*!< PLL input clock*3 */
N#define RCC_CFGR_PLLMULL4_Pos                (19U)                             
N#define RCC_CFGR_PLLMULL4_Msk                (0x1U << RCC_CFGR_PLLMULL4_Pos)   /*!< 0x00080000 */
N#define RCC_CFGR_PLLMULL4                    RCC_CFGR_PLLMULL4_Msk             /*!< PLL input clock*4 */
N#define RCC_CFGR_PLLMULL5_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL5_Msk                (0x3U << RCC_CFGR_PLLMULL5_Pos)   /*!< 0x000C0000 */
N#define RCC_CFGR_PLLMULL5                    RCC_CFGR_PLLMULL5_Msk             /*!< PLL input clock*5 */
N#define RCC_CFGR_PLLMULL6_Pos                (20U)                             
N#define RCC_CFGR_PLLMULL6_Msk                (0x1U << RCC_CFGR_PLLMULL6_Pos)   /*!< 0x00100000 */
N#define RCC_CFGR_PLLMULL6                    RCC_CFGR_PLLMULL6_Msk             /*!< PLL input clock*6 */
N#define RCC_CFGR_PLLMULL7_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL7_Msk                (0x5U << RCC_CFGR_PLLMULL7_Pos)   /*!< 0x00140000 */
N#define RCC_CFGR_PLLMULL7                    RCC_CFGR_PLLMULL7_Msk             /*!< PLL input clock*7 */
N#define RCC_CFGR_PLLMULL8_Pos                (19U)                             
N#define RCC_CFGR_PLLMULL8_Msk                (0x3U << RCC_CFGR_PLLMULL8_Pos)   /*!< 0x00180000 */
N#define RCC_CFGR_PLLMULL8                    RCC_CFGR_PLLMULL8_Msk             /*!< PLL input clock*8 */
N#define RCC_CFGR_PLLMULL9_Pos                (18U)                             
N#define RCC_CFGR_PLLMULL9_Msk                (0x7U << RCC_CFGR_PLLMULL9_Pos)   /*!< 0x001C0000 */
N#define RCC_CFGR_PLLMULL9                    RCC_CFGR_PLLMULL9_Msk             /*!< PLL input clock*9 */
N#define RCC_CFGR_PLLMULL10_Pos               (21U)                             
N#define RCC_CFGR_PLLMULL10_Msk               (0x1U << RCC_CFGR_PLLMULL10_Pos)  /*!< 0x00200000 */
N#define RCC_CFGR_PLLMULL10                   RCC_CFGR_PLLMULL10_Msk            /*!< PLL input clock10 */
N#define RCC_CFGR_PLLMULL11_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL11_Msk               (0x9U << RCC_CFGR_PLLMULL11_Pos)  /*!< 0x00240000 */
N#define RCC_CFGR_PLLMULL11                   RCC_CFGR_PLLMULL11_Msk            /*!< PLL input clock*11 */
N#define RCC_CFGR_PLLMULL12_Pos               (19U)                             
N#define RCC_CFGR_PLLMULL12_Msk               (0x5U << RCC_CFGR_PLLMULL12_Pos)  /*!< 0x00280000 */
N#define RCC_CFGR_PLLMULL12                   RCC_CFGR_PLLMULL12_Msk            /*!< PLL input clock*12 */
N#define RCC_CFGR_PLLMULL13_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL13_Msk               (0xBU << RCC_CFGR_PLLMULL13_Pos)  /*!< 0x002C0000 */
N#define RCC_CFGR_PLLMULL13                   RCC_CFGR_PLLMULL13_Msk            /*!< PLL input clock*13 */
N#define RCC_CFGR_PLLMULL14_Pos               (20U)                             
N#define RCC_CFGR_PLLMULL14_Msk               (0x3U << RCC_CFGR_PLLMULL14_Pos)  /*!< 0x00300000 */
N#define RCC_CFGR_PLLMULL14                   RCC_CFGR_PLLMULL14_Msk            /*!< PLL input clock*14 */
N#define RCC_CFGR_PLLMULL15_Pos               (18U)                             
N#define RCC_CFGR_PLLMULL15_Msk               (0xDU << RCC_CFGR_PLLMULL15_Pos)  /*!< 0x00340000 */
N#define RCC_CFGR_PLLMULL15                   RCC_CFGR_PLLMULL15_Msk            /*!< PLL input clock*15 */
N#define RCC_CFGR_PLLMULL16_Pos               (19U)                             
N#define RCC_CFGR_PLLMULL16_Msk               (0x7U << RCC_CFGR_PLLMULL16_Pos)  /*!< 0x00380000 */
N#define RCC_CFGR_PLLMULL16                   RCC_CFGR_PLLMULL16_Msk            /*!< PLL input clock*16 */
N#define RCC_CFGR_USBPRE_Pos                  (22U)                             
N#define RCC_CFGR_USBPRE_Msk                  (0x1U << RCC_CFGR_USBPRE_Pos)     /*!< 0x00400000 */
N#define RCC_CFGR_USBPRE                      RCC_CFGR_USBPRE_Msk               /*!< USB Device prescaler */
N
N/*!< MCO configuration */
N#define RCC_CFGR_MCO_Pos                     (24U)                             
N#define RCC_CFGR_MCO_Msk                     (0x7U << RCC_CFGR_MCO_Pos)        /*!< 0x07000000 */
N#define RCC_CFGR_MCO                         RCC_CFGR_MCO_Msk                  /*!< MCO[2:0] bits (Microcontroller Clock Output) */
N#define RCC_CFGR_MCO_0                       (0x1U << RCC_CFGR_MCO_Pos)        /*!< 0x01000000 */
N#define RCC_CFGR_MCO_1                       (0x2U << RCC_CFGR_MCO_Pos)        /*!< 0x02000000 */
N#define RCC_CFGR_MCO_2                       (0x4U << RCC_CFGR_MCO_Pos)        /*!< 0x04000000 */
N
N#define RCC_CFGR_MCO_NOCLOCK                 0x00000000U                        /*!< No clock */
N#define RCC_CFGR_MCO_SYSCLK                  0x04000000U                        /*!< System clock selected as MCO source */
N#define RCC_CFGR_MCO_HSI                     0x05000000U                        /*!< HSI clock selected as MCO source */
N#define RCC_CFGR_MCO_HSE                     0x06000000U                        /*!< HSE clock selected as MCO source  */
N#define RCC_CFGR_MCO_PLLCLK_DIV2             0x07000000U                        /*!< PLL clock divided by 2 selected as MCO source */
N
N /* Reference defines */
N #define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO
N #define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0
N #define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1
N #define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2
N #define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK
N #define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK
N #define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI
N #define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE
N #define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLLCLK_DIV2
N
N/*!<******************  Bit definition for RCC_CIR register  ********************/
N#define RCC_CIR_LSIRDYF_Pos                  (0U)                              
N#define RCC_CIR_LSIRDYF_Msk                  (0x1U << RCC_CIR_LSIRDYF_Pos)     /*!< 0x00000001 */
N#define RCC_CIR_LSIRDYF                      RCC_CIR_LSIRDYF_Msk               /*!< LSI Ready Interrupt flag */
N#define RCC_CIR_LSERDYF_Pos                  (1U)                              
N#define RCC_CIR_LSERDYF_Msk                  (0x1U << RCC_CIR_LSERDYF_Pos)     /*!< 0x00000002 */
N#define RCC_CIR_LSERDYF                      RCC_CIR_LSERDYF_Msk               /*!< LSE Ready Interrupt flag */
N#define RCC_CIR_HSIRDYF_Pos                  (2U)                              
N#define RCC_CIR_HSIRDYF_Msk                  (0x1U << RCC_CIR_HSIRDYF_Pos)     /*!< 0x00000004 */
N#define RCC_CIR_HSIRDYF                      RCC_CIR_HSIRDYF_Msk               /*!< HSI Ready Interrupt flag */
N#define RCC_CIR_HSERDYF_Pos                  (3U)                              
N#define RCC_CIR_HSERDYF_Msk                  (0x1U << RCC_CIR_HSERDYF_Pos)     /*!< 0x00000008 */
N#define RCC_CIR_HSERDYF                      RCC_CIR_HSERDYF_Msk               /*!< HSE Ready Interrupt flag */
N#define RCC_CIR_PLLRDYF_Pos                  (4U)                              
N#define RCC_CIR_PLLRDYF_Msk                  (0x1U << RCC_CIR_PLLRDYF_Pos)     /*!< 0x00000010 */
N#define RCC_CIR_PLLRDYF                      RCC_CIR_PLLRDYF_Msk               /*!< PLL Ready Interrupt flag */
N#define RCC_CIR_CSSF_Pos                     (7U)                              
N#define RCC_CIR_CSSF_Msk                     (0x1U << RCC_CIR_CSSF_Pos)        /*!< 0x00000080 */
N#define RCC_CIR_CSSF                         RCC_CIR_CSSF_Msk                  /*!< Clock Security System Interrupt flag */
N#define RCC_CIR_LSIRDYIE_Pos                 (8U)                              
N#define RCC_CIR_LSIRDYIE_Msk                 (0x1U << RCC_CIR_LSIRDYIE_Pos)    /*!< 0x00000100 */
N#define RCC_CIR_LSIRDYIE                     RCC_CIR_LSIRDYIE_Msk              /*!< LSI Ready Interrupt Enable */
N#define RCC_CIR_LSERDYIE_Pos                 (9U)                              
N#define RCC_CIR_LSERDYIE_Msk                 (0x1U << RCC_CIR_LSERDYIE_Pos)    /*!< 0x00000200 */
N#define RCC_CIR_LSERDYIE                     RCC_CIR_LSERDYIE_Msk              /*!< LSE Ready Interrupt Enable */
N#define RCC_CIR_HSIRDYIE_Pos                 (10U)                             
N#define RCC_CIR_HSIRDYIE_Msk                 (0x1U << RCC_CIR_HSIRDYIE_Pos)    /*!< 0x00000400 */
N#define RCC_CIR_HSIRDYIE                     RCC_CIR_HSIRDYIE_Msk              /*!< HSI Ready Interrupt Enable */
N#define RCC_CIR_HSERDYIE_Pos                 (11U)                             
N#define RCC_CIR_HSERDYIE_Msk                 (0x1U << RCC_CIR_HSERDYIE_Pos)    /*!< 0x00000800 */
N#define RCC_CIR_HSERDYIE                     RCC_CIR_HSERDYIE_Msk              /*!< HSE Ready Interrupt Enable */
N#define RCC_CIR_PLLRDYIE_Pos                 (12U)                             
N#define RCC_CIR_PLLRDYIE_Msk                 (0x1U << RCC_CIR_PLLRDYIE_Pos)    /*!< 0x00001000 */
N#define RCC_CIR_PLLRDYIE                     RCC_CIR_PLLRDYIE_Msk              /*!< PLL Ready Interrupt Enable */
N#define RCC_CIR_LSIRDYC_Pos                  (16U)                             
N#define RCC_CIR_LSIRDYC_Msk                  (0x1U << RCC_CIR_LSIRDYC_Pos)     /*!< 0x00010000 */
N#define RCC_CIR_LSIRDYC                      RCC_CIR_LSIRDYC_Msk               /*!< LSI Ready Interrupt Clear */
N#define RCC_CIR_LSERDYC_Pos                  (17U)                             
N#define RCC_CIR_LSERDYC_Msk                  (0x1U << RCC_CIR_LSERDYC_Pos)     /*!< 0x00020000 */
N#define RCC_CIR_LSERDYC                      RCC_CIR_LSERDYC_Msk               /*!< LSE Ready Interrupt Clear */
N#define RCC_CIR_HSIRDYC_Pos                  (18U)                             
N#define RCC_CIR_HSIRDYC_Msk                  (0x1U << RCC_CIR_HSIRDYC_Pos)     /*!< 0x00040000 */
N#define RCC_CIR_HSIRDYC                      RCC_CIR_HSIRDYC_Msk               /*!< HSI Ready Interrupt Clear */
N#define RCC_CIR_HSERDYC_Pos                  (19U)                             
N#define RCC_CIR_HSERDYC_Msk                  (0x1U << RCC_CIR_HSERDYC_Pos)     /*!< 0x00080000 */
N#define RCC_CIR_HSERDYC                      RCC_CIR_HSERDYC_Msk               /*!< HSE Ready Interrupt Clear */
N#define RCC_CIR_PLLRDYC_Pos                  (20U)                             
N#define RCC_CIR_PLLRDYC_Msk                  (0x1U << RCC_CIR_PLLRDYC_Pos)     /*!< 0x00100000 */
N#define RCC_CIR_PLLRDYC                      RCC_CIR_PLLRDYC_Msk               /*!< PLL Ready Interrupt Clear */
N#define RCC_CIR_CSSC_Pos                     (23U)                             
N#define RCC_CIR_CSSC_Msk                     (0x1U << RCC_CIR_CSSC_Pos)        /*!< 0x00800000 */
N#define RCC_CIR_CSSC                         RCC_CIR_CSSC_Msk                  /*!< Clock Security System Interrupt Clear */
N
N
N/*****************  Bit definition for RCC_APB2RSTR register  *****************/
N#define RCC_APB2RSTR_AFIORST_Pos             (0U)                              
N#define RCC_APB2RSTR_AFIORST_Msk             (0x1U << RCC_APB2RSTR_AFIORST_Pos) /*!< 0x00000001 */
N#define RCC_APB2RSTR_AFIORST                 RCC_APB2RSTR_AFIORST_Msk          /*!< Alternate Function I/O reset */
N#define RCC_APB2RSTR_IOPARST_Pos             (2U)                              
N#define RCC_APB2RSTR_IOPARST_Msk             (0x1U << RCC_APB2RSTR_IOPARST_Pos) /*!< 0x00000004 */
N#define RCC_APB2RSTR_IOPARST                 RCC_APB2RSTR_IOPARST_Msk          /*!< I/O port A reset */
N#define RCC_APB2RSTR_IOPBRST_Pos             (3U)                              
N#define RCC_APB2RSTR_IOPBRST_Msk             (0x1U << RCC_APB2RSTR_IOPBRST_Pos) /*!< 0x00000008 */
N#define RCC_APB2RSTR_IOPBRST                 RCC_APB2RSTR_IOPBRST_Msk          /*!< I/O port B reset */
N#define RCC_APB2RSTR_IOPCRST_Pos             (4U)                              
N#define RCC_APB2RSTR_IOPCRST_Msk             (0x1U << RCC_APB2RSTR_IOPCRST_Pos) /*!< 0x00000010 */
N#define RCC_APB2RSTR_IOPCRST                 RCC_APB2RSTR_IOPCRST_Msk          /*!< I/O port C reset */
N#define RCC_APB2RSTR_IOPDRST_Pos             (5U)                              
N#define RCC_APB2RSTR_IOPDRST_Msk             (0x1U << RCC_APB2RSTR_IOPDRST_Pos) /*!< 0x00000020 */
N#define RCC_APB2RSTR_IOPDRST                 RCC_APB2RSTR_IOPDRST_Msk          /*!< I/O port D reset */
N#define RCC_APB2RSTR_ADC1RST_Pos             (9U)                              
N#define RCC_APB2RSTR_ADC1RST_Msk             (0x1U << RCC_APB2RSTR_ADC1RST_Pos) /*!< 0x00000200 */
N#define RCC_APB2RSTR_ADC1RST                 RCC_APB2RSTR_ADC1RST_Msk          /*!< ADC 1 interface reset */
N
N#define RCC_APB2RSTR_ADC2RST_Pos             (10U)                             
N#define RCC_APB2RSTR_ADC2RST_Msk             (0x1U << RCC_APB2RSTR_ADC2RST_Pos) /*!< 0x00000400 */
N#define RCC_APB2RSTR_ADC2RST                 RCC_APB2RSTR_ADC2RST_Msk          /*!< ADC 2 interface reset */
N
N#define RCC_APB2RSTR_TIM1RST_Pos             (11U)                             
N#define RCC_APB2RSTR_TIM1RST_Msk             (0x1U << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000800 */
N#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk          /*!< TIM1 Timer reset */
N#define RCC_APB2RSTR_SPI1RST_Pos             (12U)                             
N#define RCC_APB2RSTR_SPI1RST_Msk             (0x1U << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
N#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk          /*!< SPI 1 reset */
N#define RCC_APB2RSTR_USART1RST_Pos           (14U)                             
N#define RCC_APB2RSTR_USART1RST_Msk           (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */
N#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk        /*!< USART1 reset */
N
N
N#define RCC_APB2RSTR_IOPERST_Pos             (6U)                              
N#define RCC_APB2RSTR_IOPERST_Msk             (0x1U << RCC_APB2RSTR_IOPERST_Pos) /*!< 0x00000040 */
N#define RCC_APB2RSTR_IOPERST                 RCC_APB2RSTR_IOPERST_Msk          /*!< I/O port E reset */
N
N#define RCC_APB2RSTR_IOPFRST_Pos             (7U)                              
N#define RCC_APB2RSTR_IOPFRST_Msk             (0x1U << RCC_APB2RSTR_IOPFRST_Pos) /*!< 0x00000080 */
N#define RCC_APB2RSTR_IOPFRST                 RCC_APB2RSTR_IOPFRST_Msk          /*!< I/O port F reset */
N#define RCC_APB2RSTR_IOPGRST_Pos             (8U)                              
N#define RCC_APB2RSTR_IOPGRST_Msk             (0x1U << RCC_APB2RSTR_IOPGRST_Pos) /*!< 0x00000100 */
N#define RCC_APB2RSTR_IOPGRST                 RCC_APB2RSTR_IOPGRST_Msk          /*!< I/O port G reset */
N#define RCC_APB2RSTR_TIM8RST_Pos             (13U)                             
N#define RCC_APB2RSTR_TIM8RST_Msk             (0x1U << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00002000 */
N#define RCC_APB2RSTR_TIM8RST                 RCC_APB2RSTR_TIM8RST_Msk          /*!< TIM8 Timer reset */
N#define RCC_APB2RSTR_ADC3RST_Pos             (15U)                             
N#define RCC_APB2RSTR_ADC3RST_Msk             (0x1U << RCC_APB2RSTR_ADC3RST_Pos) /*!< 0x00008000 */
N#define RCC_APB2RSTR_ADC3RST                 RCC_APB2RSTR_ADC3RST_Msk          /*!< ADC3 interface reset */
N
N
N
N/*****************  Bit definition for RCC_APB1RSTR register  *****************/
N#define RCC_APB1RSTR_TIM2RST_Pos             (0U)                              
N#define RCC_APB1RSTR_TIM2RST_Msk             (0x1U << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
N#define RCC_APB1RSTR_TIM2RST                 RCC_APB1RSTR_TIM2RST_Msk          /*!< Timer 2 reset */
N#define RCC_APB1RSTR_TIM3RST_Pos             (1U)                              
N#define RCC_APB1RSTR_TIM3RST_Msk             (0x1U << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
N#define RCC_APB1RSTR_TIM3RST                 RCC_APB1RSTR_TIM3RST_Msk          /*!< Timer 3 reset */
N#define RCC_APB1RSTR_WWDGRST_Pos             (11U)                             
N#define RCC_APB1RSTR_WWDGRST_Msk             (0x1U << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
N#define RCC_APB1RSTR_WWDGRST                 RCC_APB1RSTR_WWDGRST_Msk          /*!< Window Watchdog reset */
N#define RCC_APB1RSTR_USART2RST_Pos           (17U)                             
N#define RCC_APB1RSTR_USART2RST_Msk           (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
N#define RCC_APB1RSTR_USART2RST               RCC_APB1RSTR_USART2RST_Msk        /*!< USART 2 reset */
N#define RCC_APB1RSTR_I2C1RST_Pos             (21U)                             
N#define RCC_APB1RSTR_I2C1RST_Msk             (0x1U << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
N#define RCC_APB1RSTR_I2C1RST                 RCC_APB1RSTR_I2C1RST_Msk          /*!< I2C 1 reset */
N
N#define RCC_APB1RSTR_CAN1RST_Pos             (25U)                             
N#define RCC_APB1RSTR_CAN1RST_Msk             (0x1U << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */
N#define RCC_APB1RSTR_CAN1RST                 RCC_APB1RSTR_CAN1RST_Msk          /*!< CAN1 reset */
N
N#define RCC_APB1RSTR_BKPRST_Pos              (27U)                             
N#define RCC_APB1RSTR_BKPRST_Msk              (0x1U << RCC_APB1RSTR_BKPRST_Pos) /*!< 0x08000000 */
N#define RCC_APB1RSTR_BKPRST                  RCC_APB1RSTR_BKPRST_Msk           /*!< Backup interface reset */
N#define RCC_APB1RSTR_PWRRST_Pos              (28U)                             
N#define RCC_APB1RSTR_PWRRST_Msk              (0x1U << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
N#define RCC_APB1RSTR_PWRRST                  RCC_APB1RSTR_PWRRST_Msk           /*!< Power interface reset */
N
N#define RCC_APB1RSTR_TIM4RST_Pos             (2U)                              
N#define RCC_APB1RSTR_TIM4RST_Msk             (0x1U << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
N#define RCC_APB1RSTR_TIM4RST                 RCC_APB1RSTR_TIM4RST_Msk          /*!< Timer 4 reset */
N#define RCC_APB1RSTR_SPI2RST_Pos             (14U)                             
N#define RCC_APB1RSTR_SPI2RST_Msk             (0x1U << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
N#define RCC_APB1RSTR_SPI2RST                 RCC_APB1RSTR_SPI2RST_Msk          /*!< SPI 2 reset */
N#define RCC_APB1RSTR_USART3RST_Pos           (18U)                             
N#define RCC_APB1RSTR_USART3RST_Msk           (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
N#define RCC_APB1RSTR_USART3RST               RCC_APB1RSTR_USART3RST_Msk        /*!< USART 3 reset */
N#define RCC_APB1RSTR_I2C2RST_Pos             (22U)                             
N#define RCC_APB1RSTR_I2C2RST_Msk             (0x1U << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
N#define RCC_APB1RSTR_I2C2RST                 RCC_APB1RSTR_I2C2RST_Msk          /*!< I2C 2 reset */
N
N#define RCC_APB1RSTR_USBRST_Pos              (23U)                             
N#define RCC_APB1RSTR_USBRST_Msk              (0x1U << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */
N#define RCC_APB1RSTR_USBRST                  RCC_APB1RSTR_USBRST_Msk           /*!< USB Device reset */
N
N#define RCC_APB1RSTR_TIM5RST_Pos             (3U)                              
N#define RCC_APB1RSTR_TIM5RST_Msk             (0x1U << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */
N#define RCC_APB1RSTR_TIM5RST                 RCC_APB1RSTR_TIM5RST_Msk          /*!< Timer 5 reset */
N#define RCC_APB1RSTR_TIM6RST_Pos             (4U)                              
N#define RCC_APB1RSTR_TIM6RST_Msk             (0x1U << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */
N#define RCC_APB1RSTR_TIM6RST                 RCC_APB1RSTR_TIM6RST_Msk          /*!< Timer 6 reset */
N#define RCC_APB1RSTR_TIM7RST_Pos             (5U)                              
N#define RCC_APB1RSTR_TIM7RST_Msk             (0x1U << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */
N#define RCC_APB1RSTR_TIM7RST                 RCC_APB1RSTR_TIM7RST_Msk          /*!< Timer 7 reset */
N#define RCC_APB1RSTR_SPI3RST_Pos             (15U)                             
N#define RCC_APB1RSTR_SPI3RST_Msk             (0x1U << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */
N#define RCC_APB1RSTR_SPI3RST                 RCC_APB1RSTR_SPI3RST_Msk          /*!< SPI 3 reset */
N#define RCC_APB1RSTR_UART4RST_Pos            (19U)                             
N#define RCC_APB1RSTR_UART4RST_Msk            (0x1U << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
N#define RCC_APB1RSTR_UART4RST                RCC_APB1RSTR_UART4RST_Msk         /*!< UART 4 reset */
N#define RCC_APB1RSTR_UART5RST_Pos            (20U)                             
N#define RCC_APB1RSTR_UART5RST_Msk            (0x1U << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
N#define RCC_APB1RSTR_UART5RST                RCC_APB1RSTR_UART5RST_Msk         /*!< UART 5 reset */
N
N
N
N
N#define RCC_APB1RSTR_DACRST_Pos              (29U)                             
N#define RCC_APB1RSTR_DACRST_Msk              (0x1U << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */
N#define RCC_APB1RSTR_DACRST                  RCC_APB1RSTR_DACRST_Msk           /*!< DAC interface reset */
N
N/******************  Bit definition for RCC_AHBENR register  ******************/
N#define RCC_AHBENR_DMA1EN_Pos                (0U)                              
N#define RCC_AHBENR_DMA1EN_Msk                (0x1U << RCC_AHBENR_DMA1EN_Pos)   /*!< 0x00000001 */
N#define RCC_AHBENR_DMA1EN                    RCC_AHBENR_DMA1EN_Msk             /*!< DMA1 clock enable */
N#define RCC_AHBENR_SRAMEN_Pos                (2U)                              
N#define RCC_AHBENR_SRAMEN_Msk                (0x1U << RCC_AHBENR_SRAMEN_Pos)   /*!< 0x00000004 */
N#define RCC_AHBENR_SRAMEN                    RCC_AHBENR_SRAMEN_Msk             /*!< SRAM interface clock enable */
N#define RCC_AHBENR_FLITFEN_Pos               (4U)                              
N#define RCC_AHBENR_FLITFEN_Msk               (0x1U << RCC_AHBENR_FLITFEN_Pos)  /*!< 0x00000010 */
N#define RCC_AHBENR_FLITFEN                   RCC_AHBENR_FLITFEN_Msk            /*!< FLITF clock enable */
N#define RCC_AHBENR_CRCEN_Pos                 (6U)                              
N#define RCC_AHBENR_CRCEN_Msk                 (0x1U << RCC_AHBENR_CRCEN_Pos)    /*!< 0x00000040 */
N#define RCC_AHBENR_CRCEN                     RCC_AHBENR_CRCEN_Msk              /*!< CRC clock enable */
N
N#define RCC_AHBENR_DMA2EN_Pos                (1U)                              
N#define RCC_AHBENR_DMA2EN_Msk                (0x1U << RCC_AHBENR_DMA2EN_Pos)   /*!< 0x00000002 */
N#define RCC_AHBENR_DMA2EN                    RCC_AHBENR_DMA2EN_Msk             /*!< DMA2 clock enable */
N
N#define RCC_AHBENR_FSMCEN_Pos                (8U)                              
N#define RCC_AHBENR_FSMCEN_Msk                (0x1U << RCC_AHBENR_FSMCEN_Pos)   /*!< 0x00000100 */
N#define RCC_AHBENR_FSMCEN                    RCC_AHBENR_FSMCEN_Msk             /*!< FSMC clock enable */
N#define RCC_AHBENR_SDIOEN_Pos                (10U)                             
N#define RCC_AHBENR_SDIOEN_Msk                (0x1U << RCC_AHBENR_SDIOEN_Pos)   /*!< 0x00000400 */
N#define RCC_AHBENR_SDIOEN                    RCC_AHBENR_SDIOEN_Msk             /*!< SDIO clock enable */
N
N
N/******************  Bit definition for RCC_APB2ENR register  *****************/
N#define RCC_APB2ENR_AFIOEN_Pos               (0U)                              
N#define RCC_APB2ENR_AFIOEN_Msk               (0x1U << RCC_APB2ENR_AFIOEN_Pos)  /*!< 0x00000001 */
N#define RCC_APB2ENR_AFIOEN                   RCC_APB2ENR_AFIOEN_Msk            /*!< Alternate Function I/O clock enable */
N#define RCC_APB2ENR_IOPAEN_Pos               (2U)                              
N#define RCC_APB2ENR_IOPAEN_Msk               (0x1U << RCC_APB2ENR_IOPAEN_Pos)  /*!< 0x00000004 */
N#define RCC_APB2ENR_IOPAEN                   RCC_APB2ENR_IOPAEN_Msk            /*!< I/O port A clock enable */
N#define RCC_APB2ENR_IOPBEN_Pos               (3U)                              
N#define RCC_APB2ENR_IOPBEN_Msk               (0x1U << RCC_APB2ENR_IOPBEN_Pos)  /*!< 0x00000008 */
N#define RCC_APB2ENR_IOPBEN                   RCC_APB2ENR_IOPBEN_Msk            /*!< I/O port B clock enable */
N#define RCC_APB2ENR_IOPCEN_Pos               (4U)                              
N#define RCC_APB2ENR_IOPCEN_Msk               (0x1U << RCC_APB2ENR_IOPCEN_Pos)  /*!< 0x00000010 */
N#define RCC_APB2ENR_IOPCEN                   RCC_APB2ENR_IOPCEN_Msk            /*!< I/O port C clock enable */
N#define RCC_APB2ENR_IOPDEN_Pos               (5U)                              
N#define RCC_APB2ENR_IOPDEN_Msk               (0x1U << RCC_APB2ENR_IOPDEN_Pos)  /*!< 0x00000020 */
N#define RCC_APB2ENR_IOPDEN                   RCC_APB2ENR_IOPDEN_Msk            /*!< I/O port D clock enable */
N#define RCC_APB2ENR_ADC1EN_Pos               (9U)                              
N#define RCC_APB2ENR_ADC1EN_Msk               (0x1U << RCC_APB2ENR_ADC1EN_Pos)  /*!< 0x00000200 */
N#define RCC_APB2ENR_ADC1EN                   RCC_APB2ENR_ADC1EN_Msk            /*!< ADC 1 interface clock enable */
N
N#define RCC_APB2ENR_ADC2EN_Pos               (10U)                             
N#define RCC_APB2ENR_ADC2EN_Msk               (0x1U << RCC_APB2ENR_ADC2EN_Pos)  /*!< 0x00000400 */
N#define RCC_APB2ENR_ADC2EN                   RCC_APB2ENR_ADC2EN_Msk            /*!< ADC 2 interface clock enable */
N
N#define RCC_APB2ENR_TIM1EN_Pos               (11U)                             
N#define RCC_APB2ENR_TIM1EN_Msk               (0x1U << RCC_APB2ENR_TIM1EN_Pos)  /*!< 0x00000800 */
N#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk            /*!< TIM1 Timer clock enable */
N#define RCC_APB2ENR_SPI1EN_Pos               (12U)                             
N#define RCC_APB2ENR_SPI1EN_Msk               (0x1U << RCC_APB2ENR_SPI1EN_Pos)  /*!< 0x00001000 */
N#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk            /*!< SPI 1 clock enable */
N#define RCC_APB2ENR_USART1EN_Pos             (14U)                             
N#define RCC_APB2ENR_USART1EN_Msk             (0x1U << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */
N#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk          /*!< USART1 clock enable */
N
N
N#define RCC_APB2ENR_IOPEEN_Pos               (6U)                              
N#define RCC_APB2ENR_IOPEEN_Msk               (0x1U << RCC_APB2ENR_IOPEEN_Pos)  /*!< 0x00000040 */
N#define RCC_APB2ENR_IOPEEN                   RCC_APB2ENR_IOPEEN_Msk            /*!< I/O port E clock enable */
N
N#define RCC_APB2ENR_IOPFEN_Pos               (7U)                              
N#define RCC_APB2ENR_IOPFEN_Msk               (0x1U << RCC_APB2ENR_IOPFEN_Pos)  /*!< 0x00000080 */
N#define RCC_APB2ENR_IOPFEN                   RCC_APB2ENR_IOPFEN_Msk            /*!< I/O port F clock enable */
N#define RCC_APB2ENR_IOPGEN_Pos               (8U)                              
N#define RCC_APB2ENR_IOPGEN_Msk               (0x1U << RCC_APB2ENR_IOPGEN_Pos)  /*!< 0x00000100 */
N#define RCC_APB2ENR_IOPGEN                   RCC_APB2ENR_IOPGEN_Msk            /*!< I/O port G clock enable */
N#define RCC_APB2ENR_TIM8EN_Pos               (13U)                             
N#define RCC_APB2ENR_TIM8EN_Msk               (0x1U << RCC_APB2ENR_TIM8EN_Pos)  /*!< 0x00002000 */
N#define RCC_APB2ENR_TIM8EN                   RCC_APB2ENR_TIM8EN_Msk            /*!< TIM8 Timer clock enable */
N#define RCC_APB2ENR_ADC3EN_Pos               (15U)                             
N#define RCC_APB2ENR_ADC3EN_Msk               (0x1U << RCC_APB2ENR_ADC3EN_Pos)  /*!< 0x00008000 */
N#define RCC_APB2ENR_ADC3EN                   RCC_APB2ENR_ADC3EN_Msk            /*!< DMA1 clock enable */
N
N
N
N/*****************  Bit definition for RCC_APB1ENR register  ******************/
N#define RCC_APB1ENR_TIM2EN_Pos               (0U)                              
N#define RCC_APB1ENR_TIM2EN_Msk               (0x1U << RCC_APB1ENR_TIM2EN_Pos)  /*!< 0x00000001 */
N#define RCC_APB1ENR_TIM2EN                   RCC_APB1ENR_TIM2EN_Msk            /*!< Timer 2 clock enabled*/
N#define RCC_APB1ENR_TIM3EN_Pos               (1U)                              
N#define RCC_APB1ENR_TIM3EN_Msk               (0x1U << RCC_APB1ENR_TIM3EN_Pos)  /*!< 0x00000002 */
N#define RCC_APB1ENR_TIM3EN                   RCC_APB1ENR_TIM3EN_Msk            /*!< Timer 3 clock enable */
N#define RCC_APB1ENR_WWDGEN_Pos               (11U)                             
N#define RCC_APB1ENR_WWDGEN_Msk               (0x1U << RCC_APB1ENR_WWDGEN_Pos)  /*!< 0x00000800 */
N#define RCC_APB1ENR_WWDGEN                   RCC_APB1ENR_WWDGEN_Msk            /*!< Window Watchdog clock enable */
N#define RCC_APB1ENR_USART2EN_Pos             (17U)                             
N#define RCC_APB1ENR_USART2EN_Msk             (0x1U << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
N#define RCC_APB1ENR_USART2EN                 RCC_APB1ENR_USART2EN_Msk          /*!< USART 2 clock enable */
N#define RCC_APB1ENR_I2C1EN_Pos               (21U)                             
N#define RCC_APB1ENR_I2C1EN_Msk               (0x1U << RCC_APB1ENR_I2C1EN_Pos)  /*!< 0x00200000 */
N#define RCC_APB1ENR_I2C1EN                   RCC_APB1ENR_I2C1EN_Msk            /*!< I2C 1 clock enable */
N
N#define RCC_APB1ENR_CAN1EN_Pos               (25U)                             
N#define RCC_APB1ENR_CAN1EN_Msk               (0x1U << RCC_APB1ENR_CAN1EN_Pos)  /*!< 0x02000000 */
N#define RCC_APB1ENR_CAN1EN                   RCC_APB1ENR_CAN1EN_Msk            /*!< CAN1 clock enable */
N
N#define RCC_APB1ENR_BKPEN_Pos                (27U)                             
N#define RCC_APB1ENR_BKPEN_Msk                (0x1U << RCC_APB1ENR_BKPEN_Pos)   /*!< 0x08000000 */
N#define RCC_APB1ENR_BKPEN                    RCC_APB1ENR_BKPEN_Msk             /*!< Backup interface clock enable */
N#define RCC_APB1ENR_PWREN_Pos                (28U)                             
N#define RCC_APB1ENR_PWREN_Msk                (0x1U << RCC_APB1ENR_PWREN_Pos)   /*!< 0x10000000 */
N#define RCC_APB1ENR_PWREN                    RCC_APB1ENR_PWREN_Msk             /*!< Power interface clock enable */
N
N#define RCC_APB1ENR_TIM4EN_Pos               (2U)                              
N#define RCC_APB1ENR_TIM4EN_Msk               (0x1U << RCC_APB1ENR_TIM4EN_Pos)  /*!< 0x00000004 */
N#define RCC_APB1ENR_TIM4EN                   RCC_APB1ENR_TIM4EN_Msk            /*!< Timer 4 clock enable */
N#define RCC_APB1ENR_SPI2EN_Pos               (14U)                             
N#define RCC_APB1ENR_SPI2EN_Msk               (0x1U << RCC_APB1ENR_SPI2EN_Pos)  /*!< 0x00004000 */
N#define RCC_APB1ENR_SPI2EN                   RCC_APB1ENR_SPI2EN_Msk            /*!< SPI 2 clock enable */
N#define RCC_APB1ENR_USART3EN_Pos             (18U)                             
N#define RCC_APB1ENR_USART3EN_Msk             (0x1U << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
N#define RCC_APB1ENR_USART3EN                 RCC_APB1ENR_USART3EN_Msk          /*!< USART 3 clock enable */
N#define RCC_APB1ENR_I2C2EN_Pos               (22U)                             
N#define RCC_APB1ENR_I2C2EN_Msk               (0x1U << RCC_APB1ENR_I2C2EN_Pos)  /*!< 0x00400000 */
N#define RCC_APB1ENR_I2C2EN                   RCC_APB1ENR_I2C2EN_Msk            /*!< I2C 2 clock enable */
N
N#define RCC_APB1ENR_USBEN_Pos                (23U)                             
N#define RCC_APB1ENR_USBEN_Msk                (0x1U << RCC_APB1ENR_USBEN_Pos)   /*!< 0x00800000 */
N#define RCC_APB1ENR_USBEN                    RCC_APB1ENR_USBEN_Msk             /*!< USB Device clock enable */
N
N#define RCC_APB1ENR_TIM5EN_Pos               (3U)                              
N#define RCC_APB1ENR_TIM5EN_Msk               (0x1U << RCC_APB1ENR_TIM5EN_Pos)  /*!< 0x00000008 */
N#define RCC_APB1ENR_TIM5EN                   RCC_APB1ENR_TIM5EN_Msk            /*!< Timer 5 clock enable */
N#define RCC_APB1ENR_TIM6EN_Pos               (4U)                              
N#define RCC_APB1ENR_TIM6EN_Msk               (0x1U << RCC_APB1ENR_TIM6EN_Pos)  /*!< 0x00000010 */
N#define RCC_APB1ENR_TIM6EN                   RCC_APB1ENR_TIM6EN_Msk            /*!< Timer 6 clock enable */
N#define RCC_APB1ENR_TIM7EN_Pos               (5U)                              
N#define RCC_APB1ENR_TIM7EN_Msk               (0x1U << RCC_APB1ENR_TIM7EN_Pos)  /*!< 0x00000020 */
N#define RCC_APB1ENR_TIM7EN                   RCC_APB1ENR_TIM7EN_Msk            /*!< Timer 7 clock enable */
N#define RCC_APB1ENR_SPI3EN_Pos               (15U)                             
N#define RCC_APB1ENR_SPI3EN_Msk               (0x1U << RCC_APB1ENR_SPI3EN_Pos)  /*!< 0x00008000 */
N#define RCC_APB1ENR_SPI3EN                   RCC_APB1ENR_SPI3EN_Msk            /*!< SPI 3 clock enable */
N#define RCC_APB1ENR_UART4EN_Pos              (19U)                             
N#define RCC_APB1ENR_UART4EN_Msk              (0x1U << RCC_APB1ENR_UART4EN_Pos) /*!< 0x00080000 */
N#define RCC_APB1ENR_UART4EN                  RCC_APB1ENR_UART4EN_Msk           /*!< UART 4 clock enable */
N#define RCC_APB1ENR_UART5EN_Pos              (20U)                             
N#define RCC_APB1ENR_UART5EN_Msk              (0x1U << RCC_APB1ENR_UART5EN_Pos) /*!< 0x00100000 */
N#define RCC_APB1ENR_UART5EN                  RCC_APB1ENR_UART5EN_Msk           /*!< UART 5 clock enable */
N
N
N
N
N#define RCC_APB1ENR_DACEN_Pos                (29U)                             
N#define RCC_APB1ENR_DACEN_Msk                (0x1U << RCC_APB1ENR_DACEN_Pos)   /*!< 0x20000000 */
N#define RCC_APB1ENR_DACEN                    RCC_APB1ENR_DACEN_Msk             /*!< DAC interface clock enable */
N
N/*******************  Bit definition for RCC_BDCR register  *******************/
N#define RCC_BDCR_LSEON_Pos                   (0U)                              
N#define RCC_BDCR_LSEON_Msk                   (0x1U << RCC_BDCR_LSEON_Pos)      /*!< 0x00000001 */
N#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk                /*!< External Low Speed oscillator enable */
N#define RCC_BDCR_LSERDY_Pos                  (1U)                              
N#define RCC_BDCR_LSERDY_Msk                  (0x1U << RCC_BDCR_LSERDY_Pos)     /*!< 0x00000002 */
N#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk               /*!< External Low Speed oscillator Ready */
N#define RCC_BDCR_LSEBYP_Pos                  (2U)                              
N#define RCC_BDCR_LSEBYP_Msk                  (0x1U << RCC_BDCR_LSEBYP_Pos)     /*!< 0x00000004 */
N#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk               /*!< External Low Speed oscillator Bypass */
N
N#define RCC_BDCR_RTCSEL_Pos                  (8U)                              
N#define RCC_BDCR_RTCSEL_Msk                  (0x3U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000300 */
N#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk               /*!< RTCSEL[1:0] bits (RTC clock source selection) */
N#define RCC_BDCR_RTCSEL_0                    (0x1U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000100 */
N#define RCC_BDCR_RTCSEL_1                    (0x2U << RCC_BDCR_RTCSEL_Pos)     /*!< 0x00000200 */
N
N/*!< RTC congiguration */
N#define RCC_BDCR_RTCSEL_NOCLOCK              0x00000000U                       /*!< No clock */
N#define RCC_BDCR_RTCSEL_LSE                  0x00000100U                       /*!< LSE oscillator clock used as RTC clock */
N#define RCC_BDCR_RTCSEL_LSI                  0x00000200U                       /*!< LSI oscillator clock used as RTC clock */
N#define RCC_BDCR_RTCSEL_HSE                  0x00000300U                       /*!< HSE oscillator clock divided by 128 used as RTC clock */
N
N#define RCC_BDCR_RTCEN_Pos                   (15U)                             
N#define RCC_BDCR_RTCEN_Msk                   (0x1U << RCC_BDCR_RTCEN_Pos)      /*!< 0x00008000 */
N#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk                /*!< RTC clock enable */
N#define RCC_BDCR_BDRST_Pos                   (16U)                             
N#define RCC_BDCR_BDRST_Msk                   (0x1U << RCC_BDCR_BDRST_Pos)      /*!< 0x00010000 */
N#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk                /*!< Backup domain software reset  */
N
N/*******************  Bit definition for RCC_CSR register  ********************/  
N#define RCC_CSR_LSION_Pos                    (0U)                              
N#define RCC_CSR_LSION_Msk                    (0x1U << RCC_CSR_LSION_Pos)       /*!< 0x00000001 */
N#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk                 /*!< Internal Low Speed oscillator enable */
N#define RCC_CSR_LSIRDY_Pos                   (1U)                              
N#define RCC_CSR_LSIRDY_Msk                   (0x1U << RCC_CSR_LSIRDY_Pos)      /*!< 0x00000002 */
N#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk                /*!< Internal Low Speed oscillator Ready */
N#define RCC_CSR_RMVF_Pos                     (24U)                             
N#define RCC_CSR_RMVF_Msk                     (0x1U << RCC_CSR_RMVF_Pos)        /*!< 0x01000000 */
N#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk                  /*!< Remove reset flag */
N#define RCC_CSR_PINRSTF_Pos                  (26U)                             
N#define RCC_CSR_PINRSTF_Msk                  (0x1U << RCC_CSR_PINRSTF_Pos)     /*!< 0x04000000 */
N#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk               /*!< PIN reset flag */
N#define RCC_CSR_PORRSTF_Pos                  (27U)                             
N#define RCC_CSR_PORRSTF_Msk                  (0x1U << RCC_CSR_PORRSTF_Pos)     /*!< 0x08000000 */
N#define RCC_CSR_PORRSTF                      RCC_CSR_PORRSTF_Msk               /*!< POR/PDR reset flag */
N#define RCC_CSR_SFTRSTF_Pos                  (28U)                             
N#define RCC_CSR_SFTRSTF_Msk                  (0x1U << RCC_CSR_SFTRSTF_Pos)     /*!< 0x10000000 */
N#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk               /*!< Software Reset flag */
N#define RCC_CSR_IWDGRSTF_Pos                 (29U)                             
N#define RCC_CSR_IWDGRSTF_Msk                 (0x1U << RCC_CSR_IWDGRSTF_Pos)    /*!< 0x20000000 */
N#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk              /*!< Independent Watchdog reset flag */
N#define RCC_CSR_WWDGRSTF_Pos                 (30U)                             
N#define RCC_CSR_WWDGRSTF_Msk                 (0x1U << RCC_CSR_WWDGRSTF_Pos)    /*!< 0x40000000 */
N#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk              /*!< Window watchdog reset flag */
N#define RCC_CSR_LPWRRSTF_Pos                 (31U)                             
N#define RCC_CSR_LPWRRSTF_Msk                 (0x1U << RCC_CSR_LPWRRSTF_Pos)    /*!< 0x80000000 */
N#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk              /*!< Low-Power reset flag */
N
N
N 
N/******************************************************************************/
N/*                                                                            */
N/*                General Purpose and Alternate Function I/O                  */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for GPIO_CRL register  *******************/
N#define GPIO_CRL_MODE_Pos                    (0U)                              
N#define GPIO_CRL_MODE_Msk                    (0x33333333U << GPIO_CRL_MODE_Pos) /*!< 0x33333333 */
N#define GPIO_CRL_MODE                        GPIO_CRL_MODE_Msk                 /*!< Port x mode bits */
N
N#define GPIO_CRL_MODE0_Pos                   (0U)                              
N#define GPIO_CRL_MODE0_Msk                   (0x3U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000003 */
N#define GPIO_CRL_MODE0                       GPIO_CRL_MODE0_Msk                /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
N#define GPIO_CRL_MODE0_0                     (0x1U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000001 */
N#define GPIO_CRL_MODE0_1                     (0x2U << GPIO_CRL_MODE0_Pos)      /*!< 0x00000002 */
N
N#define GPIO_CRL_MODE1_Pos                   (4U)                              
N#define GPIO_CRL_MODE1_Msk                   (0x3U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000030 */
N#define GPIO_CRL_MODE1                       GPIO_CRL_MODE1_Msk                /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
N#define GPIO_CRL_MODE1_0                     (0x1U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000010 */
N#define GPIO_CRL_MODE1_1                     (0x2U << GPIO_CRL_MODE1_Pos)      /*!< 0x00000020 */
N
N#define GPIO_CRL_MODE2_Pos                   (8U)                              
N#define GPIO_CRL_MODE2_Msk                   (0x3U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000300 */
N#define GPIO_CRL_MODE2                       GPIO_CRL_MODE2_Msk                /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
N#define GPIO_CRL_MODE2_0                     (0x1U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000100 */
N#define GPIO_CRL_MODE2_1                     (0x2U << GPIO_CRL_MODE2_Pos)      /*!< 0x00000200 */
N
N#define GPIO_CRL_MODE3_Pos                   (12U)                             
N#define GPIO_CRL_MODE3_Msk                   (0x3U << GPIO_CRL_MODE3_Pos)      /*!< 0x00003000 */
N#define GPIO_CRL_MODE3                       GPIO_CRL_MODE3_Msk                /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
N#define GPIO_CRL_MODE3_0                     (0x1U << GPIO_CRL_MODE3_Pos)      /*!< 0x00001000 */
N#define GPIO_CRL_MODE3_1                     (0x2U << GPIO_CRL_MODE3_Pos)      /*!< 0x00002000 */
N
N#define GPIO_CRL_MODE4_Pos                   (16U)                             
N#define GPIO_CRL_MODE4_Msk                   (0x3U << GPIO_CRL_MODE4_Pos)      /*!< 0x00030000 */
N#define GPIO_CRL_MODE4                       GPIO_CRL_MODE4_Msk                /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
N#define GPIO_CRL_MODE4_0                     (0x1U << GPIO_CRL_MODE4_Pos)      /*!< 0x00010000 */
N#define GPIO_CRL_MODE4_1                     (0x2U << GPIO_CRL_MODE4_Pos)      /*!< 0x00020000 */
N
N#define GPIO_CRL_MODE5_Pos                   (20U)                             
N#define GPIO_CRL_MODE5_Msk                   (0x3U << GPIO_CRL_MODE5_Pos)      /*!< 0x00300000 */
N#define GPIO_CRL_MODE5                       GPIO_CRL_MODE5_Msk                /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
N#define GPIO_CRL_MODE5_0                     (0x1U << GPIO_CRL_MODE5_Pos)      /*!< 0x00100000 */
N#define GPIO_CRL_MODE5_1                     (0x2U << GPIO_CRL_MODE5_Pos)      /*!< 0x00200000 */
N
N#define GPIO_CRL_MODE6_Pos                   (24U)                             
N#define GPIO_CRL_MODE6_Msk                   (0x3U << GPIO_CRL_MODE6_Pos)      /*!< 0x03000000 */
N#define GPIO_CRL_MODE6                       GPIO_CRL_MODE6_Msk                /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
N#define GPIO_CRL_MODE6_0                     (0x1U << GPIO_CRL_MODE6_Pos)      /*!< 0x01000000 */
N#define GPIO_CRL_MODE6_1                     (0x2U << GPIO_CRL_MODE6_Pos)      /*!< 0x02000000 */
N
N#define GPIO_CRL_MODE7_Pos                   (28U)                             
N#define GPIO_CRL_MODE7_Msk                   (0x3U << GPIO_CRL_MODE7_Pos)      /*!< 0x30000000 */
N#define GPIO_CRL_MODE7                       GPIO_CRL_MODE7_Msk                /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
N#define GPIO_CRL_MODE7_0                     (0x1U << GPIO_CRL_MODE7_Pos)      /*!< 0x10000000 */
N#define GPIO_CRL_MODE7_1                     (0x2U << GPIO_CRL_MODE7_Pos)      /*!< 0x20000000 */
N
N#define GPIO_CRL_CNF_Pos                     (2U)                              
N#define GPIO_CRL_CNF_Msk                     (0x33333333U << GPIO_CRL_CNF_Pos) /*!< 0xCCCCCCCC */
N#define GPIO_CRL_CNF                         GPIO_CRL_CNF_Msk                  /*!< Port x configuration bits */
N
N#define GPIO_CRL_CNF0_Pos                    (2U)                              
N#define GPIO_CRL_CNF0_Msk                    (0x3U << GPIO_CRL_CNF0_Pos)       /*!< 0x0000000C */
N#define GPIO_CRL_CNF0                        GPIO_CRL_CNF0_Msk                 /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
N#define GPIO_CRL_CNF0_0                      (0x1U << GPIO_CRL_CNF0_Pos)       /*!< 0x00000004 */
N#define GPIO_CRL_CNF0_1                      (0x2U << GPIO_CRL_CNF0_Pos)       /*!< 0x00000008 */
N
N#define GPIO_CRL_CNF1_Pos                    (6U)                              
N#define GPIO_CRL_CNF1_Msk                    (0x3U << GPIO_CRL_CNF1_Pos)       /*!< 0x000000C0 */
N#define GPIO_CRL_CNF1                        GPIO_CRL_CNF1_Msk                 /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
N#define GPIO_CRL_CNF1_0                      (0x1U << GPIO_CRL_CNF1_Pos)       /*!< 0x00000040 */
N#define GPIO_CRL_CNF1_1                      (0x2U << GPIO_CRL_CNF1_Pos)       /*!< 0x00000080 */
N
N#define GPIO_CRL_CNF2_Pos                    (10U)                             
N#define GPIO_CRL_CNF2_Msk                    (0x3U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000C00 */
N#define GPIO_CRL_CNF2                        GPIO_CRL_CNF2_Msk                 /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
N#define GPIO_CRL_CNF2_0                      (0x1U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000400 */
N#define GPIO_CRL_CNF2_1                      (0x2U << GPIO_CRL_CNF2_Pos)       /*!< 0x00000800 */
N
N#define GPIO_CRL_CNF3_Pos                    (14U)                             
N#define GPIO_CRL_CNF3_Msk                    (0x3U << GPIO_CRL_CNF3_Pos)       /*!< 0x0000C000 */
N#define GPIO_CRL_CNF3                        GPIO_CRL_CNF3_Msk                 /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
N#define GPIO_CRL_CNF3_0                      (0x1U << GPIO_CRL_CNF3_Pos)       /*!< 0x00004000 */
N#define GPIO_CRL_CNF3_1                      (0x2U << GPIO_CRL_CNF3_Pos)       /*!< 0x00008000 */
N
N#define GPIO_CRL_CNF4_Pos                    (18U)                             
N#define GPIO_CRL_CNF4_Msk                    (0x3U << GPIO_CRL_CNF4_Pos)       /*!< 0x000C0000 */
N#define GPIO_CRL_CNF4                        GPIO_CRL_CNF4_Msk                 /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
N#define GPIO_CRL_CNF4_0                      (0x1U << GPIO_CRL_CNF4_Pos)       /*!< 0x00040000 */
N#define GPIO_CRL_CNF4_1                      (0x2U << GPIO_CRL_CNF4_Pos)       /*!< 0x00080000 */
N
N#define GPIO_CRL_CNF5_Pos                    (22U)                             
N#define GPIO_CRL_CNF5_Msk                    (0x3U << GPIO_CRL_CNF5_Pos)       /*!< 0x00C00000 */
N#define GPIO_CRL_CNF5                        GPIO_CRL_CNF5_Msk                 /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
N#define GPIO_CRL_CNF5_0                      (0x1U << GPIO_CRL_CNF5_Pos)       /*!< 0x00400000 */
N#define GPIO_CRL_CNF5_1                      (0x2U << GPIO_CRL_CNF5_Pos)       /*!< 0x00800000 */
N
N#define GPIO_CRL_CNF6_Pos                    (26U)                             
N#define GPIO_CRL_CNF6_Msk                    (0x3U << GPIO_CRL_CNF6_Pos)       /*!< 0x0C000000 */
N#define GPIO_CRL_CNF6                        GPIO_CRL_CNF6_Msk                 /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
N#define GPIO_CRL_CNF6_0                      (0x1U << GPIO_CRL_CNF6_Pos)       /*!< 0x04000000 */
N#define GPIO_CRL_CNF6_1                      (0x2U << GPIO_CRL_CNF6_Pos)       /*!< 0x08000000 */
N
N#define GPIO_CRL_CNF7_Pos                    (30U)                             
N#define GPIO_CRL_CNF7_Msk                    (0x3U << GPIO_CRL_CNF7_Pos)       /*!< 0xC0000000 */
N#define GPIO_CRL_CNF7                        GPIO_CRL_CNF7_Msk                 /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
N#define GPIO_CRL_CNF7_0                      (0x1U << GPIO_CRL_CNF7_Pos)       /*!< 0x40000000 */
N#define GPIO_CRL_CNF7_1                      (0x2U << GPIO_CRL_CNF7_Pos)       /*!< 0x80000000 */
N
N/*******************  Bit definition for GPIO_CRH register  *******************/
N#define GPIO_CRH_MODE_Pos                    (0U)                              
N#define GPIO_CRH_MODE_Msk                    (0x33333333U << GPIO_CRH_MODE_Pos) /*!< 0x33333333 */
N#define GPIO_CRH_MODE                        GPIO_CRH_MODE_Msk                 /*!< Port x mode bits */
N
N#define GPIO_CRH_MODE8_Pos                   (0U)                              
N#define GPIO_CRH_MODE8_Msk                   (0x3U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000003 */
N#define GPIO_CRH_MODE8                       GPIO_CRH_MODE8_Msk                /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
N#define GPIO_CRH_MODE8_0                     (0x1U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000001 */
N#define GPIO_CRH_MODE8_1                     (0x2U << GPIO_CRH_MODE8_Pos)      /*!< 0x00000002 */
N
N#define GPIO_CRH_MODE9_Pos                   (4U)                              
N#define GPIO_CRH_MODE9_Msk                   (0x3U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000030 */
N#define GPIO_CRH_MODE9                       GPIO_CRH_MODE9_Msk                /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
N#define GPIO_CRH_MODE9_0                     (0x1U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000010 */
N#define GPIO_CRH_MODE9_1                     (0x2U << GPIO_CRH_MODE9_Pos)      /*!< 0x00000020 */
N
N#define GPIO_CRH_MODE10_Pos                  (8U)                              
N#define GPIO_CRH_MODE10_Msk                  (0x3U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000300 */
N#define GPIO_CRH_MODE10                      GPIO_CRH_MODE10_Msk               /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
N#define GPIO_CRH_MODE10_0                    (0x1U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000100 */
N#define GPIO_CRH_MODE10_1                    (0x2U << GPIO_CRH_MODE10_Pos)     /*!< 0x00000200 */
N
N#define GPIO_CRH_MODE11_Pos                  (12U)                             
N#define GPIO_CRH_MODE11_Msk                  (0x3U << GPIO_CRH_MODE11_Pos)     /*!< 0x00003000 */
N#define GPIO_CRH_MODE11                      GPIO_CRH_MODE11_Msk               /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
N#define GPIO_CRH_MODE11_0                    (0x1U << GPIO_CRH_MODE11_Pos)     /*!< 0x00001000 */
N#define GPIO_CRH_MODE11_1                    (0x2U << GPIO_CRH_MODE11_Pos)     /*!< 0x00002000 */
N
N#define GPIO_CRH_MODE12_Pos                  (16U)                             
N#define GPIO_CRH_MODE12_Msk                  (0x3U << GPIO_CRH_MODE12_Pos)     /*!< 0x00030000 */
N#define GPIO_CRH_MODE12                      GPIO_CRH_MODE12_Msk               /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
N#define GPIO_CRH_MODE12_0                    (0x1U << GPIO_CRH_MODE12_Pos)     /*!< 0x00010000 */
N#define GPIO_CRH_MODE12_1                    (0x2U << GPIO_CRH_MODE12_Pos)     /*!< 0x00020000 */
N
N#define GPIO_CRH_MODE13_Pos                  (20U)                             
N#define GPIO_CRH_MODE13_Msk                  (0x3U << GPIO_CRH_MODE13_Pos)     /*!< 0x00300000 */
N#define GPIO_CRH_MODE13                      GPIO_CRH_MODE13_Msk               /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
N#define GPIO_CRH_MODE13_0                    (0x1U << GPIO_CRH_MODE13_Pos)     /*!< 0x00100000 */
N#define GPIO_CRH_MODE13_1                    (0x2U << GPIO_CRH_MODE13_Pos)     /*!< 0x00200000 */
N
N#define GPIO_CRH_MODE14_Pos                  (24U)                             
N#define GPIO_CRH_MODE14_Msk                  (0x3U << GPIO_CRH_MODE14_Pos)     /*!< 0x03000000 */
N#define GPIO_CRH_MODE14                      GPIO_CRH_MODE14_Msk               /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
N#define GPIO_CRH_MODE14_0                    (0x1U << GPIO_CRH_MODE14_Pos)     /*!< 0x01000000 */
N#define GPIO_CRH_MODE14_1                    (0x2U << GPIO_CRH_MODE14_Pos)     /*!< 0x02000000 */
N
N#define GPIO_CRH_MODE15_Pos                  (28U)                             
N#define GPIO_CRH_MODE15_Msk                  (0x3U << GPIO_CRH_MODE15_Pos)     /*!< 0x30000000 */
N#define GPIO_CRH_MODE15                      GPIO_CRH_MODE15_Msk               /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
N#define GPIO_CRH_MODE15_0                    (0x1U << GPIO_CRH_MODE15_Pos)     /*!< 0x10000000 */
N#define GPIO_CRH_MODE15_1                    (0x2U << GPIO_CRH_MODE15_Pos)     /*!< 0x20000000 */
N
N#define GPIO_CRH_CNF_Pos                     (2U)                              
N#define GPIO_CRH_CNF_Msk                     (0x33333333U << GPIO_CRH_CNF_Pos) /*!< 0xCCCCCCCC */
N#define GPIO_CRH_CNF                         GPIO_CRH_CNF_Msk                  /*!< Port x configuration bits */
N
N#define GPIO_CRH_CNF8_Pos                    (2U)                              
N#define GPIO_CRH_CNF8_Msk                    (0x3U << GPIO_CRH_CNF8_Pos)       /*!< 0x0000000C */
N#define GPIO_CRH_CNF8                        GPIO_CRH_CNF8_Msk                 /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
N#define GPIO_CRH_CNF8_0                      (0x1U << GPIO_CRH_CNF8_Pos)       /*!< 0x00000004 */
N#define GPIO_CRH_CNF8_1                      (0x2U << GPIO_CRH_CNF8_Pos)       /*!< 0x00000008 */
N
N#define GPIO_CRH_CNF9_Pos                    (6U)                              
N#define GPIO_CRH_CNF9_Msk                    (0x3U << GPIO_CRH_CNF9_Pos)       /*!< 0x000000C0 */
N#define GPIO_CRH_CNF9                        GPIO_CRH_CNF9_Msk                 /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
N#define GPIO_CRH_CNF9_0                      (0x1U << GPIO_CRH_CNF9_Pos)       /*!< 0x00000040 */
N#define GPIO_CRH_CNF9_1                      (0x2U << GPIO_CRH_CNF9_Pos)       /*!< 0x00000080 */
N
N#define GPIO_CRH_CNF10_Pos                   (10U)                             
N#define GPIO_CRH_CNF10_Msk                   (0x3U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000C00 */
N#define GPIO_CRH_CNF10                       GPIO_CRH_CNF10_Msk                /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
N#define GPIO_CRH_CNF10_0                     (0x1U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000400 */
N#define GPIO_CRH_CNF10_1                     (0x2U << GPIO_CRH_CNF10_Pos)      /*!< 0x00000800 */
N
N#define GPIO_CRH_CNF11_Pos                   (14U)                             
N#define GPIO_CRH_CNF11_Msk                   (0x3U << GPIO_CRH_CNF11_Pos)      /*!< 0x0000C000 */
N#define GPIO_CRH_CNF11                       GPIO_CRH_CNF11_Msk                /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
N#define GPIO_CRH_CNF11_0                     (0x1U << GPIO_CRH_CNF11_Pos)      /*!< 0x00004000 */
N#define GPIO_CRH_CNF11_1                     (0x2U << GPIO_CRH_CNF11_Pos)      /*!< 0x00008000 */
N
N#define GPIO_CRH_CNF12_Pos                   (18U)                             
N#define GPIO_CRH_CNF12_Msk                   (0x3U << GPIO_CRH_CNF12_Pos)      /*!< 0x000C0000 */
N#define GPIO_CRH_CNF12                       GPIO_CRH_CNF12_Msk                /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
N#define GPIO_CRH_CNF12_0                     (0x1U << GPIO_CRH_CNF12_Pos)      /*!< 0x00040000 */
N#define GPIO_CRH_CNF12_1                     (0x2U << GPIO_CRH_CNF12_Pos)      /*!< 0x00080000 */
N
N#define GPIO_CRH_CNF13_Pos                   (22U)                             
N#define GPIO_CRH_CNF13_Msk                   (0x3U << GPIO_CRH_CNF13_Pos)      /*!< 0x00C00000 */
N#define GPIO_CRH_CNF13                       GPIO_CRH_CNF13_Msk                /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
N#define GPIO_CRH_CNF13_0                     (0x1U << GPIO_CRH_CNF13_Pos)      /*!< 0x00400000 */
N#define GPIO_CRH_CNF13_1                     (0x2U << GPIO_CRH_CNF13_Pos)      /*!< 0x00800000 */
N
N#define GPIO_CRH_CNF14_Pos                   (26U)                             
N#define GPIO_CRH_CNF14_Msk                   (0x3U << GPIO_CRH_CNF14_Pos)      /*!< 0x0C000000 */
N#define GPIO_CRH_CNF14                       GPIO_CRH_CNF14_Msk                /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
N#define GPIO_CRH_CNF14_0                     (0x1U << GPIO_CRH_CNF14_Pos)      /*!< 0x04000000 */
N#define GPIO_CRH_CNF14_1                     (0x2U << GPIO_CRH_CNF14_Pos)      /*!< 0x08000000 */
N
N#define GPIO_CRH_CNF15_Pos                   (30U)                             
N#define GPIO_CRH_CNF15_Msk                   (0x3U << GPIO_CRH_CNF15_Pos)      /*!< 0xC0000000 */
N#define GPIO_CRH_CNF15                       GPIO_CRH_CNF15_Msk                /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
N#define GPIO_CRH_CNF15_0                     (0x1U << GPIO_CRH_CNF15_Pos)      /*!< 0x40000000 */
N#define GPIO_CRH_CNF15_1                     (0x2U << GPIO_CRH_CNF15_Pos)      /*!< 0x80000000 */
N
N/*!<******************  Bit definition for GPIO_IDR register  *******************/
N#define GPIO_IDR_IDR0_Pos                    (0U)                              
N#define GPIO_IDR_IDR0_Msk                    (0x1U << GPIO_IDR_IDR0_Pos)       /*!< 0x00000001 */
N#define GPIO_IDR_IDR0                        GPIO_IDR_IDR0_Msk                 /*!< Port input data, bit 0 */
N#define GPIO_IDR_IDR1_Pos                    (1U)                              
N#define GPIO_IDR_IDR1_Msk                    (0x1U << GPIO_IDR_IDR1_Pos)       /*!< 0x00000002 */
N#define GPIO_IDR_IDR1                        GPIO_IDR_IDR1_Msk                 /*!< Port input data, bit 1 */
N#define GPIO_IDR_IDR2_Pos                    (2U)                              
N#define GPIO_IDR_IDR2_Msk                    (0x1U << GPIO_IDR_IDR2_Pos)       /*!< 0x00000004 */
N#define GPIO_IDR_IDR2                        GPIO_IDR_IDR2_Msk                 /*!< Port input data, bit 2 */
N#define GPIO_IDR_IDR3_Pos                    (3U)                              
N#define GPIO_IDR_IDR3_Msk                    (0x1U << GPIO_IDR_IDR3_Pos)       /*!< 0x00000008 */
N#define GPIO_IDR_IDR3                        GPIO_IDR_IDR3_Msk                 /*!< Port input data, bit 3 */
N#define GPIO_IDR_IDR4_Pos                    (4U)                              
N#define GPIO_IDR_IDR4_Msk                    (0x1U << GPIO_IDR_IDR4_Pos)       /*!< 0x00000010 */
N#define GPIO_IDR_IDR4                        GPIO_IDR_IDR4_Msk                 /*!< Port input data, bit 4 */
N#define GPIO_IDR_IDR5_Pos                    (5U)                              
N#define GPIO_IDR_IDR5_Msk                    (0x1U << GPIO_IDR_IDR5_Pos)       /*!< 0x00000020 */
N#define GPIO_IDR_IDR5                        GPIO_IDR_IDR5_Msk                 /*!< Port input data, bit 5 */
N#define GPIO_IDR_IDR6_Pos                    (6U)                              
N#define GPIO_IDR_IDR6_Msk                    (0x1U << GPIO_IDR_IDR6_Pos)       /*!< 0x00000040 */
N#define GPIO_IDR_IDR6                        GPIO_IDR_IDR6_Msk                 /*!< Port input data, bit 6 */
N#define GPIO_IDR_IDR7_Pos                    (7U)                              
N#define GPIO_IDR_IDR7_Msk                    (0x1U << GPIO_IDR_IDR7_Pos)       /*!< 0x00000080 */
N#define GPIO_IDR_IDR7                        GPIO_IDR_IDR7_Msk                 /*!< Port input data, bit 7 */
N#define GPIO_IDR_IDR8_Pos                    (8U)                              
N#define GPIO_IDR_IDR8_Msk                    (0x1U << GPIO_IDR_IDR8_Pos)       /*!< 0x00000100 */
N#define GPIO_IDR_IDR8                        GPIO_IDR_IDR8_Msk                 /*!< Port input data, bit 8 */
N#define GPIO_IDR_IDR9_Pos                    (9U)                              
N#define GPIO_IDR_IDR9_Msk                    (0x1U << GPIO_IDR_IDR9_Pos)       /*!< 0x00000200 */
N#define GPIO_IDR_IDR9                        GPIO_IDR_IDR9_Msk                 /*!< Port input data, bit 9 */
N#define GPIO_IDR_IDR10_Pos                   (10U)                             
N#define GPIO_IDR_IDR10_Msk                   (0x1U << GPIO_IDR_IDR10_Pos)      /*!< 0x00000400 */
N#define GPIO_IDR_IDR10                       GPIO_IDR_IDR10_Msk                /*!< Port input data, bit 10 */
N#define GPIO_IDR_IDR11_Pos                   (11U)                             
N#define GPIO_IDR_IDR11_Msk                   (0x1U << GPIO_IDR_IDR11_Pos)      /*!< 0x00000800 */
N#define GPIO_IDR_IDR11                       GPIO_IDR_IDR11_Msk                /*!< Port input data, bit 11 */
N#define GPIO_IDR_IDR12_Pos                   (12U)                             
N#define GPIO_IDR_IDR12_Msk                   (0x1U << GPIO_IDR_IDR12_Pos)      /*!< 0x00001000 */
N#define GPIO_IDR_IDR12                       GPIO_IDR_IDR12_Msk                /*!< Port input data, bit 12 */
N#define GPIO_IDR_IDR13_Pos                   (13U)                             
N#define GPIO_IDR_IDR13_Msk                   (0x1U << GPIO_IDR_IDR13_Pos)      /*!< 0x00002000 */
N#define GPIO_IDR_IDR13                       GPIO_IDR_IDR13_Msk                /*!< Port input data, bit 13 */
N#define GPIO_IDR_IDR14_Pos                   (14U)                             
N#define GPIO_IDR_IDR14_Msk                   (0x1U << GPIO_IDR_IDR14_Pos)      /*!< 0x00004000 */
N#define GPIO_IDR_IDR14                       GPIO_IDR_IDR14_Msk                /*!< Port input data, bit 14 */
N#define GPIO_IDR_IDR15_Pos                   (15U)                             
N#define GPIO_IDR_IDR15_Msk                   (0x1U << GPIO_IDR_IDR15_Pos)      /*!< 0x00008000 */
N#define GPIO_IDR_IDR15                       GPIO_IDR_IDR15_Msk                /*!< Port input data, bit 15 */
N
N/*******************  Bit definition for GPIO_ODR register  *******************/
N#define GPIO_ODR_ODR0_Pos                    (0U)                              
N#define GPIO_ODR_ODR0_Msk                    (0x1U << GPIO_ODR_ODR0_Pos)       /*!< 0x00000001 */
N#define GPIO_ODR_ODR0                        GPIO_ODR_ODR0_Msk                 /*!< Port output data, bit 0 */
N#define GPIO_ODR_ODR1_Pos                    (1U)                              
N#define GPIO_ODR_ODR1_Msk                    (0x1U << GPIO_ODR_ODR1_Pos)       /*!< 0x00000002 */
N#define GPIO_ODR_ODR1                        GPIO_ODR_ODR1_Msk                 /*!< Port output data, bit 1 */
N#define GPIO_ODR_ODR2_Pos                    (2U)                              
N#define GPIO_ODR_ODR2_Msk                    (0x1U << GPIO_ODR_ODR2_Pos)       /*!< 0x00000004 */
N#define GPIO_ODR_ODR2                        GPIO_ODR_ODR2_Msk                 /*!< Port output data, bit 2 */
N#define GPIO_ODR_ODR3_Pos                    (3U)                              
N#define GPIO_ODR_ODR3_Msk                    (0x1U << GPIO_ODR_ODR3_Pos)       /*!< 0x00000008 */
N#define GPIO_ODR_ODR3                        GPIO_ODR_ODR3_Msk                 /*!< Port output data, bit 3 */
N#define GPIO_ODR_ODR4_Pos                    (4U)                              
N#define GPIO_ODR_ODR4_Msk                    (0x1U << GPIO_ODR_ODR4_Pos)       /*!< 0x00000010 */
N#define GPIO_ODR_ODR4                        GPIO_ODR_ODR4_Msk                 /*!< Port output data, bit 4 */
N#define GPIO_ODR_ODR5_Pos                    (5U)                              
N#define GPIO_ODR_ODR5_Msk                    (0x1U << GPIO_ODR_ODR5_Pos)       /*!< 0x00000020 */
N#define GPIO_ODR_ODR5                        GPIO_ODR_ODR5_Msk                 /*!< Port output data, bit 5 */
N#define GPIO_ODR_ODR6_Pos                    (6U)                              
N#define GPIO_ODR_ODR6_Msk                    (0x1U << GPIO_ODR_ODR6_Pos)       /*!< 0x00000040 */
N#define GPIO_ODR_ODR6                        GPIO_ODR_ODR6_Msk                 /*!< Port output data, bit 6 */
N#define GPIO_ODR_ODR7_Pos                    (7U)                              
N#define GPIO_ODR_ODR7_Msk                    (0x1U << GPIO_ODR_ODR7_Pos)       /*!< 0x00000080 */
N#define GPIO_ODR_ODR7                        GPIO_ODR_ODR7_Msk                 /*!< Port output data, bit 7 */
N#define GPIO_ODR_ODR8_Pos                    (8U)                              
N#define GPIO_ODR_ODR8_Msk                    (0x1U << GPIO_ODR_ODR8_Pos)       /*!< 0x00000100 */
N#define GPIO_ODR_ODR8                        GPIO_ODR_ODR8_Msk                 /*!< Port output data, bit 8 */
N#define GPIO_ODR_ODR9_Pos                    (9U)                              
N#define GPIO_ODR_ODR9_Msk                    (0x1U << GPIO_ODR_ODR9_Pos)       /*!< 0x00000200 */
N#define GPIO_ODR_ODR9                        GPIO_ODR_ODR9_Msk                 /*!< Port output data, bit 9 */
N#define GPIO_ODR_ODR10_Pos                   (10U)                             
N#define GPIO_ODR_ODR10_Msk                   (0x1U << GPIO_ODR_ODR10_Pos)      /*!< 0x00000400 */
N#define GPIO_ODR_ODR10                       GPIO_ODR_ODR10_Msk                /*!< Port output data, bit 10 */
N#define GPIO_ODR_ODR11_Pos                   (11U)                             
N#define GPIO_ODR_ODR11_Msk                   (0x1U << GPIO_ODR_ODR11_Pos)      /*!< 0x00000800 */
N#define GPIO_ODR_ODR11                       GPIO_ODR_ODR11_Msk                /*!< Port output data, bit 11 */
N#define GPIO_ODR_ODR12_Pos                   (12U)                             
N#define GPIO_ODR_ODR12_Msk                   (0x1U << GPIO_ODR_ODR12_Pos)      /*!< 0x00001000 */
N#define GPIO_ODR_ODR12                       GPIO_ODR_ODR12_Msk                /*!< Port output data, bit 12 */
N#define GPIO_ODR_ODR13_Pos                   (13U)                             
N#define GPIO_ODR_ODR13_Msk                   (0x1U << GPIO_ODR_ODR13_Pos)      /*!< 0x00002000 */
N#define GPIO_ODR_ODR13                       GPIO_ODR_ODR13_Msk                /*!< Port output data, bit 13 */
N#define GPIO_ODR_ODR14_Pos                   (14U)                             
N#define GPIO_ODR_ODR14_Msk                   (0x1U << GPIO_ODR_ODR14_Pos)      /*!< 0x00004000 */
N#define GPIO_ODR_ODR14                       GPIO_ODR_ODR14_Msk                /*!< Port output data, bit 14 */
N#define GPIO_ODR_ODR15_Pos                   (15U)                             
N#define GPIO_ODR_ODR15_Msk                   (0x1U << GPIO_ODR_ODR15_Pos)      /*!< 0x00008000 */
N#define GPIO_ODR_ODR15                       GPIO_ODR_ODR15_Msk                /*!< Port output data, bit 15 */
N
N/******************  Bit definition for GPIO_BSRR register  *******************/
N#define GPIO_BSRR_BS0_Pos                    (0U)                              
N#define GPIO_BSRR_BS0_Msk                    (0x1U << GPIO_BSRR_BS0_Pos)       /*!< 0x00000001 */
N#define GPIO_BSRR_BS0                        GPIO_BSRR_BS0_Msk                 /*!< Port x Set bit 0 */
N#define GPIO_BSRR_BS1_Pos                    (1U)                              
N#define GPIO_BSRR_BS1_Msk                    (0x1U << GPIO_BSRR_BS1_Pos)       /*!< 0x00000002 */
N#define GPIO_BSRR_BS1                        GPIO_BSRR_BS1_Msk                 /*!< Port x Set bit 1 */
N#define GPIO_BSRR_BS2_Pos                    (2U)                              
N#define GPIO_BSRR_BS2_Msk                    (0x1U << GPIO_BSRR_BS2_Pos)       /*!< 0x00000004 */
N#define GPIO_BSRR_BS2                        GPIO_BSRR_BS2_Msk                 /*!< Port x Set bit 2 */
N#define GPIO_BSRR_BS3_Pos                    (3U)                              
N#define GPIO_BSRR_BS3_Msk                    (0x1U << GPIO_BSRR_BS3_Pos)       /*!< 0x00000008 */
N#define GPIO_BSRR_BS3                        GPIO_BSRR_BS3_Msk                 /*!< Port x Set bit 3 */
N#define GPIO_BSRR_BS4_Pos                    (4U)                              
N#define GPIO_BSRR_BS4_Msk                    (0x1U << GPIO_BSRR_BS4_Pos)       /*!< 0x00000010 */
N#define GPIO_BSRR_BS4                        GPIO_BSRR_BS4_Msk                 /*!< Port x Set bit 4 */
N#define GPIO_BSRR_BS5_Pos                    (5U)                              
N#define GPIO_BSRR_BS5_Msk                    (0x1U << GPIO_BSRR_BS5_Pos)       /*!< 0x00000020 */
N#define GPIO_BSRR_BS5                        GPIO_BSRR_BS5_Msk                 /*!< Port x Set bit 5 */
N#define GPIO_BSRR_BS6_Pos                    (6U)                              
N#define GPIO_BSRR_BS6_Msk                    (0x1U << GPIO_BSRR_BS6_Pos)       /*!< 0x00000040 */
N#define GPIO_BSRR_BS6                        GPIO_BSRR_BS6_Msk                 /*!< Port x Set bit 6 */
N#define GPIO_BSRR_BS7_Pos                    (7U)                              
N#define GPIO_BSRR_BS7_Msk                    (0x1U << GPIO_BSRR_BS7_Pos)       /*!< 0x00000080 */
N#define GPIO_BSRR_BS7                        GPIO_BSRR_BS7_Msk                 /*!< Port x Set bit 7 */
N#define GPIO_BSRR_BS8_Pos                    (8U)                              
N#define GPIO_BSRR_BS8_Msk                    (0x1U << GPIO_BSRR_BS8_Pos)       /*!< 0x00000100 */
N#define GPIO_BSRR_BS8                        GPIO_BSRR_BS8_Msk                 /*!< Port x Set bit 8 */
N#define GPIO_BSRR_BS9_Pos                    (9U)                              
N#define GPIO_BSRR_BS9_Msk                    (0x1U << GPIO_BSRR_BS9_Pos)       /*!< 0x00000200 */
N#define GPIO_BSRR_BS9                        GPIO_BSRR_BS9_Msk                 /*!< Port x Set bit 9 */
N#define GPIO_BSRR_BS10_Pos                   (10U)                             
N#define GPIO_BSRR_BS10_Msk                   (0x1U << GPIO_BSRR_BS10_Pos)      /*!< 0x00000400 */
N#define GPIO_BSRR_BS10                       GPIO_BSRR_BS10_Msk                /*!< Port x Set bit 10 */
N#define GPIO_BSRR_BS11_Pos                   (11U)                             
N#define GPIO_BSRR_BS11_Msk                   (0x1U << GPIO_BSRR_BS11_Pos)      /*!< 0x00000800 */
N#define GPIO_BSRR_BS11                       GPIO_BSRR_BS11_Msk                /*!< Port x Set bit 11 */
N#define GPIO_BSRR_BS12_Pos                   (12U)                             
N#define GPIO_BSRR_BS12_Msk                   (0x1U << GPIO_BSRR_BS12_Pos)      /*!< 0x00001000 */
N#define GPIO_BSRR_BS12                       GPIO_BSRR_BS12_Msk                /*!< Port x Set bit 12 */
N#define GPIO_BSRR_BS13_Pos                   (13U)                             
N#define GPIO_BSRR_BS13_Msk                   (0x1U << GPIO_BSRR_BS13_Pos)      /*!< 0x00002000 */
N#define GPIO_BSRR_BS13                       GPIO_BSRR_BS13_Msk                /*!< Port x Set bit 13 */
N#define GPIO_BSRR_BS14_Pos                   (14U)                             
N#define GPIO_BSRR_BS14_Msk                   (0x1U << GPIO_BSRR_BS14_Pos)      /*!< 0x00004000 */
N#define GPIO_BSRR_BS14                       GPIO_BSRR_BS14_Msk                /*!< Port x Set bit 14 */
N#define GPIO_BSRR_BS15_Pos                   (15U)                             
N#define GPIO_BSRR_BS15_Msk                   (0x1U << GPIO_BSRR_BS15_Pos)      /*!< 0x00008000 */
N#define GPIO_BSRR_BS15                       GPIO_BSRR_BS15_Msk                /*!< Port x Set bit 15 */
N
N#define GPIO_BSRR_BR0_Pos                    (16U)                             
N#define GPIO_BSRR_BR0_Msk                    (0x1U << GPIO_BSRR_BR0_Pos)       /*!< 0x00010000 */
N#define GPIO_BSRR_BR0                        GPIO_BSRR_BR0_Msk                 /*!< Port x Reset bit 0 */
N#define GPIO_BSRR_BR1_Pos                    (17U)                             
N#define GPIO_BSRR_BR1_Msk                    (0x1U << GPIO_BSRR_BR1_Pos)       /*!< 0x00020000 */
N#define GPIO_BSRR_BR1                        GPIO_BSRR_BR1_Msk                 /*!< Port x Reset bit 1 */
N#define GPIO_BSRR_BR2_Pos                    (18U)                             
N#define GPIO_BSRR_BR2_Msk                    (0x1U << GPIO_BSRR_BR2_Pos)       /*!< 0x00040000 */
N#define GPIO_BSRR_BR2                        GPIO_BSRR_BR2_Msk                 /*!< Port x Reset bit 2 */
N#define GPIO_BSRR_BR3_Pos                    (19U)                             
N#define GPIO_BSRR_BR3_Msk                    (0x1U << GPIO_BSRR_BR3_Pos)       /*!< 0x00080000 */
N#define GPIO_BSRR_BR3                        GPIO_BSRR_BR3_Msk                 /*!< Port x Reset bit 3 */
N#define GPIO_BSRR_BR4_Pos                    (20U)                             
N#define GPIO_BSRR_BR4_Msk                    (0x1U << GPIO_BSRR_BR4_Pos)       /*!< 0x00100000 */
N#define GPIO_BSRR_BR4                        GPIO_BSRR_BR4_Msk                 /*!< Port x Reset bit 4 */
N#define GPIO_BSRR_BR5_Pos                    (21U)                             
N#define GPIO_BSRR_BR5_Msk                    (0x1U << GPIO_BSRR_BR5_Pos)       /*!< 0x00200000 */
N#define GPIO_BSRR_BR5                        GPIO_BSRR_BR5_Msk                 /*!< Port x Reset bit 5 */
N#define GPIO_BSRR_BR6_Pos                    (22U)                             
N#define GPIO_BSRR_BR6_Msk                    (0x1U << GPIO_BSRR_BR6_Pos)       /*!< 0x00400000 */
N#define GPIO_BSRR_BR6                        GPIO_BSRR_BR6_Msk                 /*!< Port x Reset bit 6 */
N#define GPIO_BSRR_BR7_Pos                    (23U)                             
N#define GPIO_BSRR_BR7_Msk                    (0x1U << GPIO_BSRR_BR7_Pos)       /*!< 0x00800000 */
N#define GPIO_BSRR_BR7                        GPIO_BSRR_BR7_Msk                 /*!< Port x Reset bit 7 */
N#define GPIO_BSRR_BR8_Pos                    (24U)                             
N#define GPIO_BSRR_BR8_Msk                    (0x1U << GPIO_BSRR_BR8_Pos)       /*!< 0x01000000 */
N#define GPIO_BSRR_BR8                        GPIO_BSRR_BR8_Msk                 /*!< Port x Reset bit 8 */
N#define GPIO_BSRR_BR9_Pos                    (25U)                             
N#define GPIO_BSRR_BR9_Msk                    (0x1U << GPIO_BSRR_BR9_Pos)       /*!< 0x02000000 */
N#define GPIO_BSRR_BR9                        GPIO_BSRR_BR9_Msk                 /*!< Port x Reset bit 9 */
N#define GPIO_BSRR_BR10_Pos                   (26U)                             
N#define GPIO_BSRR_BR10_Msk                   (0x1U << GPIO_BSRR_BR10_Pos)      /*!< 0x04000000 */
N#define GPIO_BSRR_BR10                       GPIO_BSRR_BR10_Msk                /*!< Port x Reset bit 10 */
N#define GPIO_BSRR_BR11_Pos                   (27U)                             
N#define GPIO_BSRR_BR11_Msk                   (0x1U << GPIO_BSRR_BR11_Pos)      /*!< 0x08000000 */
N#define GPIO_BSRR_BR11                       GPIO_BSRR_BR11_Msk                /*!< Port x Reset bit 11 */
N#define GPIO_BSRR_BR12_Pos                   (28U)                             
N#define GPIO_BSRR_BR12_Msk                   (0x1U << GPIO_BSRR_BR12_Pos)      /*!< 0x10000000 */
N#define GPIO_BSRR_BR12                       GPIO_BSRR_BR12_Msk                /*!< Port x Reset bit 12 */
N#define GPIO_BSRR_BR13_Pos                   (29U)                             
N#define GPIO_BSRR_BR13_Msk                   (0x1U << GPIO_BSRR_BR13_Pos)      /*!< 0x20000000 */
N#define GPIO_BSRR_BR13                       GPIO_BSRR_BR13_Msk                /*!< Port x Reset bit 13 */
N#define GPIO_BSRR_BR14_Pos                   (30U)                             
N#define GPIO_BSRR_BR14_Msk                   (0x1U << GPIO_BSRR_BR14_Pos)      /*!< 0x40000000 */
N#define GPIO_BSRR_BR14                       GPIO_BSRR_BR14_Msk                /*!< Port x Reset bit 14 */
N#define GPIO_BSRR_BR15_Pos                   (31U)                             
N#define GPIO_BSRR_BR15_Msk                   (0x1U << GPIO_BSRR_BR15_Pos)      /*!< 0x80000000 */
N#define GPIO_BSRR_BR15                       GPIO_BSRR_BR15_Msk                /*!< Port x Reset bit 15 */
N
N/*******************  Bit definition for GPIO_BRR register  *******************/
N#define GPIO_BRR_BR0_Pos                     (0U)                              
N#define GPIO_BRR_BR0_Msk                     (0x1U << GPIO_BRR_BR0_Pos)        /*!< 0x00000001 */
N#define GPIO_BRR_BR0                         GPIO_BRR_BR0_Msk                  /*!< Port x Reset bit 0 */
N#define GPIO_BRR_BR1_Pos                     (1U)                              
N#define GPIO_BRR_BR1_Msk                     (0x1U << GPIO_BRR_BR1_Pos)        /*!< 0x00000002 */
N#define GPIO_BRR_BR1                         GPIO_BRR_BR1_Msk                  /*!< Port x Reset bit 1 */
N#define GPIO_BRR_BR2_Pos                     (2U)                              
N#define GPIO_BRR_BR2_Msk                     (0x1U << GPIO_BRR_BR2_Pos)        /*!< 0x00000004 */
N#define GPIO_BRR_BR2                         GPIO_BRR_BR2_Msk                  /*!< Port x Reset bit 2 */
N#define GPIO_BRR_BR3_Pos                     (3U)                              
N#define GPIO_BRR_BR3_Msk                     (0x1U << GPIO_BRR_BR3_Pos)        /*!< 0x00000008 */
N#define GPIO_BRR_BR3                         GPIO_BRR_BR3_Msk                  /*!< Port x Reset bit 3 */
N#define GPIO_BRR_BR4_Pos                     (4U)                              
N#define GPIO_BRR_BR4_Msk                     (0x1U << GPIO_BRR_BR4_Pos)        /*!< 0x00000010 */
N#define GPIO_BRR_BR4                         GPIO_BRR_BR4_Msk                  /*!< Port x Reset bit 4 */
N#define GPIO_BRR_BR5_Pos                     (5U)                              
N#define GPIO_BRR_BR5_Msk                     (0x1U << GPIO_BRR_BR5_Pos)        /*!< 0x00000020 */
N#define GPIO_BRR_BR5                         GPIO_BRR_BR5_Msk                  /*!< Port x Reset bit 5 */
N#define GPIO_BRR_BR6_Pos                     (6U)                              
N#define GPIO_BRR_BR6_Msk                     (0x1U << GPIO_BRR_BR6_Pos)        /*!< 0x00000040 */
N#define GPIO_BRR_BR6                         GPIO_BRR_BR6_Msk                  /*!< Port x Reset bit 6 */
N#define GPIO_BRR_BR7_Pos                     (7U)                              
N#define GPIO_BRR_BR7_Msk                     (0x1U << GPIO_BRR_BR7_Pos)        /*!< 0x00000080 */
N#define GPIO_BRR_BR7                         GPIO_BRR_BR7_Msk                  /*!< Port x Reset bit 7 */
N#define GPIO_BRR_BR8_Pos                     (8U)                              
N#define GPIO_BRR_BR8_Msk                     (0x1U << GPIO_BRR_BR8_Pos)        /*!< 0x00000100 */
N#define GPIO_BRR_BR8                         GPIO_BRR_BR8_Msk                  /*!< Port x Reset bit 8 */
N#define GPIO_BRR_BR9_Pos                     (9U)                              
N#define GPIO_BRR_BR9_Msk                     (0x1U << GPIO_BRR_BR9_Pos)        /*!< 0x00000200 */
N#define GPIO_BRR_BR9                         GPIO_BRR_BR9_Msk                  /*!< Port x Reset bit 9 */
N#define GPIO_BRR_BR10_Pos                    (10U)                             
N#define GPIO_BRR_BR10_Msk                    (0x1U << GPIO_BRR_BR10_Pos)       /*!< 0x00000400 */
N#define GPIO_BRR_BR10                        GPIO_BRR_BR10_Msk                 /*!< Port x Reset bit 10 */
N#define GPIO_BRR_BR11_Pos                    (11U)                             
N#define GPIO_BRR_BR11_Msk                    (0x1U << GPIO_BRR_BR11_Pos)       /*!< 0x00000800 */
N#define GPIO_BRR_BR11                        GPIO_BRR_BR11_Msk                 /*!< Port x Reset bit 11 */
N#define GPIO_BRR_BR12_Pos                    (12U)                             
N#define GPIO_BRR_BR12_Msk                    (0x1U << GPIO_BRR_BR12_Pos)       /*!< 0x00001000 */
N#define GPIO_BRR_BR12                        GPIO_BRR_BR12_Msk                 /*!< Port x Reset bit 12 */
N#define GPIO_BRR_BR13_Pos                    (13U)                             
N#define GPIO_BRR_BR13_Msk                    (0x1U << GPIO_BRR_BR13_Pos)       /*!< 0x00002000 */
N#define GPIO_BRR_BR13                        GPIO_BRR_BR13_Msk                 /*!< Port x Reset bit 13 */
N#define GPIO_BRR_BR14_Pos                    (14U)                             
N#define GPIO_BRR_BR14_Msk                    (0x1U << GPIO_BRR_BR14_Pos)       /*!< 0x00004000 */
N#define GPIO_BRR_BR14                        GPIO_BRR_BR14_Msk                 /*!< Port x Reset bit 14 */
N#define GPIO_BRR_BR15_Pos                    (15U)                             
N#define GPIO_BRR_BR15_Msk                    (0x1U << GPIO_BRR_BR15_Pos)       /*!< 0x00008000 */
N#define GPIO_BRR_BR15                        GPIO_BRR_BR15_Msk                 /*!< Port x Reset bit 15 */
N
N/******************  Bit definition for GPIO_LCKR register  *******************/
N#define GPIO_LCKR_LCK0_Pos                   (0U)                              
N#define GPIO_LCKR_LCK0_Msk                   (0x1U << GPIO_LCKR_LCK0_Pos)      /*!< 0x00000001 */
N#define GPIO_LCKR_LCK0                       GPIO_LCKR_LCK0_Msk                /*!< Port x Lock bit 0 */
N#define GPIO_LCKR_LCK1_Pos                   (1U)                              
N#define GPIO_LCKR_LCK1_Msk                   (0x1U << GPIO_LCKR_LCK1_Pos)      /*!< 0x00000002 */
N#define GPIO_LCKR_LCK1                       GPIO_LCKR_LCK1_Msk                /*!< Port x Lock bit 1 */
N#define GPIO_LCKR_LCK2_Pos                   (2U)                              
N#define GPIO_LCKR_LCK2_Msk                   (0x1U << GPIO_LCKR_LCK2_Pos)      /*!< 0x00000004 */
N#define GPIO_LCKR_LCK2                       GPIO_LCKR_LCK2_Msk                /*!< Port x Lock bit 2 */
N#define GPIO_LCKR_LCK3_Pos                   (3U)                              
N#define GPIO_LCKR_LCK3_Msk                   (0x1U << GPIO_LCKR_LCK3_Pos)      /*!< 0x00000008 */
N#define GPIO_LCKR_LCK3                       GPIO_LCKR_LCK3_Msk                /*!< Port x Lock bit 3 */
N#define GPIO_LCKR_LCK4_Pos                   (4U)                              
N#define GPIO_LCKR_LCK4_Msk                   (0x1U << GPIO_LCKR_LCK4_Pos)      /*!< 0x00000010 */
N#define GPIO_LCKR_LCK4                       GPIO_LCKR_LCK4_Msk                /*!< Port x Lock bit 4 */
N#define GPIO_LCKR_LCK5_Pos                   (5U)                              
N#define GPIO_LCKR_LCK5_Msk                   (0x1U << GPIO_LCKR_LCK5_Pos)      /*!< 0x00000020 */
N#define GPIO_LCKR_LCK5                       GPIO_LCKR_LCK5_Msk                /*!< Port x Lock bit 5 */
N#define GPIO_LCKR_LCK6_Pos                   (6U)                              
N#define GPIO_LCKR_LCK6_Msk                   (0x1U << GPIO_LCKR_LCK6_Pos)      /*!< 0x00000040 */
N#define GPIO_LCKR_LCK6                       GPIO_LCKR_LCK6_Msk                /*!< Port x Lock bit 6 */
N#define GPIO_LCKR_LCK7_Pos                   (7U)                              
N#define GPIO_LCKR_LCK7_Msk                   (0x1U << GPIO_LCKR_LCK7_Pos)      /*!< 0x00000080 */
N#define GPIO_LCKR_LCK7                       GPIO_LCKR_LCK7_Msk                /*!< Port x Lock bit 7 */
N#define GPIO_LCKR_LCK8_Pos                   (8U)                              
N#define GPIO_LCKR_LCK8_Msk                   (0x1U << GPIO_LCKR_LCK8_Pos)      /*!< 0x00000100 */
N#define GPIO_LCKR_LCK8                       GPIO_LCKR_LCK8_Msk                /*!< Port x Lock bit 8 */
N#define GPIO_LCKR_LCK9_Pos                   (9U)                              
N#define GPIO_LCKR_LCK9_Msk                   (0x1U << GPIO_LCKR_LCK9_Pos)      /*!< 0x00000200 */
N#define GPIO_LCKR_LCK9                       GPIO_LCKR_LCK9_Msk                /*!< Port x Lock bit 9 */
N#define GPIO_LCKR_LCK10_Pos                  (10U)                             
N#define GPIO_LCKR_LCK10_Msk                  (0x1U << GPIO_LCKR_LCK10_Pos)     /*!< 0x00000400 */
N#define GPIO_LCKR_LCK10                      GPIO_LCKR_LCK10_Msk               /*!< Port x Lock bit 10 */
N#define GPIO_LCKR_LCK11_Pos                  (11U)                             
N#define GPIO_LCKR_LCK11_Msk                  (0x1U << GPIO_LCKR_LCK11_Pos)     /*!< 0x00000800 */
N#define GPIO_LCKR_LCK11                      GPIO_LCKR_LCK11_Msk               /*!< Port x Lock bit 11 */
N#define GPIO_LCKR_LCK12_Pos                  (12U)                             
N#define GPIO_LCKR_LCK12_Msk                  (0x1U << GPIO_LCKR_LCK12_Pos)     /*!< 0x00001000 */
N#define GPIO_LCKR_LCK12                      GPIO_LCKR_LCK12_Msk               /*!< Port x Lock bit 12 */
N#define GPIO_LCKR_LCK13_Pos                  (13U)                             
N#define GPIO_LCKR_LCK13_Msk                  (0x1U << GPIO_LCKR_LCK13_Pos)     /*!< 0x00002000 */
N#define GPIO_LCKR_LCK13                      GPIO_LCKR_LCK13_Msk               /*!< Port x Lock bit 13 */
N#define GPIO_LCKR_LCK14_Pos                  (14U)                             
N#define GPIO_LCKR_LCK14_Msk                  (0x1U << GPIO_LCKR_LCK14_Pos)     /*!< 0x00004000 */
N#define GPIO_LCKR_LCK14                      GPIO_LCKR_LCK14_Msk               /*!< Port x Lock bit 14 */
N#define GPIO_LCKR_LCK15_Pos                  (15U)                             
N#define GPIO_LCKR_LCK15_Msk                  (0x1U << GPIO_LCKR_LCK15_Pos)     /*!< 0x00008000 */
N#define GPIO_LCKR_LCK15                      GPIO_LCKR_LCK15_Msk               /*!< Port x Lock bit 15 */
N#define GPIO_LCKR_LCKK_Pos                   (16U)                             
N#define GPIO_LCKR_LCKK_Msk                   (0x1U << GPIO_LCKR_LCKK_Pos)      /*!< 0x00010000 */
N#define GPIO_LCKR_LCKK                       GPIO_LCKR_LCKK_Msk                /*!< Lock key */
N
N/*----------------------------------------------------------------------------*/
N
N/******************  Bit definition for AFIO_EVCR register  *******************/
N#define AFIO_EVCR_PIN_Pos                    (0U)                              
N#define AFIO_EVCR_PIN_Msk                    (0xFU << AFIO_EVCR_PIN_Pos)       /*!< 0x0000000F */
N#define AFIO_EVCR_PIN                        AFIO_EVCR_PIN_Msk                 /*!< PIN[3:0] bits (Pin selection) */
N#define AFIO_EVCR_PIN_0                      (0x1U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000001 */
N#define AFIO_EVCR_PIN_1                      (0x2U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000002 */
N#define AFIO_EVCR_PIN_2                      (0x4U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000004 */
N#define AFIO_EVCR_PIN_3                      (0x8U << AFIO_EVCR_PIN_Pos)       /*!< 0x00000008 */
N
N/*!< PIN configuration */
N#define AFIO_EVCR_PIN_PX0                    0x00000000U                       /*!< Pin 0 selected */
N#define AFIO_EVCR_PIN_PX1_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX1_Msk                (0x1U << AFIO_EVCR_PIN_PX1_Pos)   /*!< 0x00000001 */
N#define AFIO_EVCR_PIN_PX1                    AFIO_EVCR_PIN_PX1_Msk             /*!< Pin 1 selected */
N#define AFIO_EVCR_PIN_PX2_Pos                (1U)                              
N#define AFIO_EVCR_PIN_PX2_Msk                (0x1U << AFIO_EVCR_PIN_PX2_Pos)   /*!< 0x00000002 */
N#define AFIO_EVCR_PIN_PX2                    AFIO_EVCR_PIN_PX2_Msk             /*!< Pin 2 selected */
N#define AFIO_EVCR_PIN_PX3_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX3_Msk                (0x3U << AFIO_EVCR_PIN_PX3_Pos)   /*!< 0x00000003 */
N#define AFIO_EVCR_PIN_PX3                    AFIO_EVCR_PIN_PX3_Msk             /*!< Pin 3 selected */
N#define AFIO_EVCR_PIN_PX4_Pos                (2U)                              
N#define AFIO_EVCR_PIN_PX4_Msk                (0x1U << AFIO_EVCR_PIN_PX4_Pos)   /*!< 0x00000004 */
N#define AFIO_EVCR_PIN_PX4                    AFIO_EVCR_PIN_PX4_Msk             /*!< Pin 4 selected */
N#define AFIO_EVCR_PIN_PX5_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX5_Msk                (0x5U << AFIO_EVCR_PIN_PX5_Pos)   /*!< 0x00000005 */
N#define AFIO_EVCR_PIN_PX5                    AFIO_EVCR_PIN_PX5_Msk             /*!< Pin 5 selected */
N#define AFIO_EVCR_PIN_PX6_Pos                (1U)                              
N#define AFIO_EVCR_PIN_PX6_Msk                (0x3U << AFIO_EVCR_PIN_PX6_Pos)   /*!< 0x00000006 */
N#define AFIO_EVCR_PIN_PX6                    AFIO_EVCR_PIN_PX6_Msk             /*!< Pin 6 selected */
N#define AFIO_EVCR_PIN_PX7_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX7_Msk                (0x7U << AFIO_EVCR_PIN_PX7_Pos)   /*!< 0x00000007 */
N#define AFIO_EVCR_PIN_PX7                    AFIO_EVCR_PIN_PX7_Msk             /*!< Pin 7 selected */
N#define AFIO_EVCR_PIN_PX8_Pos                (3U)                              
N#define AFIO_EVCR_PIN_PX8_Msk                (0x1U << AFIO_EVCR_PIN_PX8_Pos)   /*!< 0x00000008 */
N#define AFIO_EVCR_PIN_PX8                    AFIO_EVCR_PIN_PX8_Msk             /*!< Pin 8 selected */
N#define AFIO_EVCR_PIN_PX9_Pos                (0U)                              
N#define AFIO_EVCR_PIN_PX9_Msk                (0x9U << AFIO_EVCR_PIN_PX9_Pos)   /*!< 0x00000009 */
N#define AFIO_EVCR_PIN_PX9                    AFIO_EVCR_PIN_PX9_Msk             /*!< Pin 9 selected */
N#define AFIO_EVCR_PIN_PX10_Pos               (1U)                              
N#define AFIO_EVCR_PIN_PX10_Msk               (0x5U << AFIO_EVCR_PIN_PX10_Pos)  /*!< 0x0000000A */
N#define AFIO_EVCR_PIN_PX10                   AFIO_EVCR_PIN_PX10_Msk            /*!< Pin 10 selected */
N#define AFIO_EVCR_PIN_PX11_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX11_Msk               (0xBU << AFIO_EVCR_PIN_PX11_Pos)  /*!< 0x0000000B */
N#define AFIO_EVCR_PIN_PX11                   AFIO_EVCR_PIN_PX11_Msk            /*!< Pin 11 selected */
N#define AFIO_EVCR_PIN_PX12_Pos               (2U)                              
N#define AFIO_EVCR_PIN_PX12_Msk               (0x3U << AFIO_EVCR_PIN_PX12_Pos)  /*!< 0x0000000C */
N#define AFIO_EVCR_PIN_PX12                   AFIO_EVCR_PIN_PX12_Msk            /*!< Pin 12 selected */
N#define AFIO_EVCR_PIN_PX13_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX13_Msk               (0xDU << AFIO_EVCR_PIN_PX13_Pos)  /*!< 0x0000000D */
N#define AFIO_EVCR_PIN_PX13                   AFIO_EVCR_PIN_PX13_Msk            /*!< Pin 13 selected */
N#define AFIO_EVCR_PIN_PX14_Pos               (1U)                              
N#define AFIO_EVCR_PIN_PX14_Msk               (0x7U << AFIO_EVCR_PIN_PX14_Pos)  /*!< 0x0000000E */
N#define AFIO_EVCR_PIN_PX14                   AFIO_EVCR_PIN_PX14_Msk            /*!< Pin 14 selected */
N#define AFIO_EVCR_PIN_PX15_Pos               (0U)                              
N#define AFIO_EVCR_PIN_PX15_Msk               (0xFU << AFIO_EVCR_PIN_PX15_Pos)  /*!< 0x0000000F */
N#define AFIO_EVCR_PIN_PX15                   AFIO_EVCR_PIN_PX15_Msk            /*!< Pin 15 selected */
N
N#define AFIO_EVCR_PORT_Pos                   (4U)                              
N#define AFIO_EVCR_PORT_Msk                   (0x7U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000070 */
N#define AFIO_EVCR_PORT                       AFIO_EVCR_PORT_Msk                /*!< PORT[2:0] bits (Port selection) */
N#define AFIO_EVCR_PORT_0                     (0x1U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000010 */
N#define AFIO_EVCR_PORT_1                     (0x2U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000020 */
N#define AFIO_EVCR_PORT_2                     (0x4U << AFIO_EVCR_PORT_Pos)      /*!< 0x00000040 */
N
N/*!< PORT configuration */
N#define AFIO_EVCR_PORT_PA                    0x00000000                        /*!< Port A selected */
N#define AFIO_EVCR_PORT_PB_Pos                (4U)                              
N#define AFIO_EVCR_PORT_PB_Msk                (0x1U << AFIO_EVCR_PORT_PB_Pos)   /*!< 0x00000010 */
N#define AFIO_EVCR_PORT_PB                    AFIO_EVCR_PORT_PB_Msk             /*!< Port B selected */
N#define AFIO_EVCR_PORT_PC_Pos                (5U)                              
N#define AFIO_EVCR_PORT_PC_Msk                (0x1U << AFIO_EVCR_PORT_PC_Pos)   /*!< 0x00000020 */
N#define AFIO_EVCR_PORT_PC                    AFIO_EVCR_PORT_PC_Msk             /*!< Port C selected */
N#define AFIO_EVCR_PORT_PD_Pos                (4U)                              
N#define AFIO_EVCR_PORT_PD_Msk                (0x3U << AFIO_EVCR_PORT_PD_Pos)   /*!< 0x00000030 */
N#define AFIO_EVCR_PORT_PD                    AFIO_EVCR_PORT_PD_Msk             /*!< Port D selected */
N#define AFIO_EVCR_PORT_PE_Pos                (6U)                              
N#define AFIO_EVCR_PORT_PE_Msk                (0x1U << AFIO_EVCR_PORT_PE_Pos)   /*!< 0x00000040 */
N#define AFIO_EVCR_PORT_PE                    AFIO_EVCR_PORT_PE_Msk             /*!< Port E selected */
N
N#define AFIO_EVCR_EVOE_Pos                   (7U)                              
N#define AFIO_EVCR_EVOE_Msk                   (0x1U << AFIO_EVCR_EVOE_Pos)      /*!< 0x00000080 */
N#define AFIO_EVCR_EVOE                       AFIO_EVCR_EVOE_Msk                /*!< Event Output Enable */
N
N/******************  Bit definition for AFIO_MAPR register  *******************/
N#define AFIO_MAPR_SPI1_REMAP_Pos             (0U)                              
N#define AFIO_MAPR_SPI1_REMAP_Msk             (0x1U << AFIO_MAPR_SPI1_REMAP_Pos) /*!< 0x00000001 */
N#define AFIO_MAPR_SPI1_REMAP                 AFIO_MAPR_SPI1_REMAP_Msk          /*!< SPI1 remapping */
N#define AFIO_MAPR_I2C1_REMAP_Pos             (1U)                              
N#define AFIO_MAPR_I2C1_REMAP_Msk             (0x1U << AFIO_MAPR_I2C1_REMAP_Pos) /*!< 0x00000002 */
N#define AFIO_MAPR_I2C1_REMAP                 AFIO_MAPR_I2C1_REMAP_Msk          /*!< I2C1 remapping */
N#define AFIO_MAPR_USART1_REMAP_Pos           (2U)                              
N#define AFIO_MAPR_USART1_REMAP_Msk           (0x1U << AFIO_MAPR_USART1_REMAP_Pos) /*!< 0x00000004 */
N#define AFIO_MAPR_USART1_REMAP               AFIO_MAPR_USART1_REMAP_Msk        /*!< USART1 remapping */
N#define AFIO_MAPR_USART2_REMAP_Pos           (3U)                              
N#define AFIO_MAPR_USART2_REMAP_Msk           (0x1U << AFIO_MAPR_USART2_REMAP_Pos) /*!< 0x00000008 */
N#define AFIO_MAPR_USART2_REMAP               AFIO_MAPR_USART2_REMAP_Msk        /*!< USART2 remapping */
N
N#define AFIO_MAPR_USART3_REMAP_Pos           (4U)                              
N#define AFIO_MAPR_USART3_REMAP_Msk           (0x3U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000030 */
N#define AFIO_MAPR_USART3_REMAP               AFIO_MAPR_USART3_REMAP_Msk        /*!< USART3_REMAP[1:0] bits (USART3 remapping) */
N#define AFIO_MAPR_USART3_REMAP_0             (0x1U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000010 */
N#define AFIO_MAPR_USART3_REMAP_1             (0x2U << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000020 */
N
N/* USART3_REMAP configuration */
N#define AFIO_MAPR_USART3_REMAP_NOREMAP       0x00000000U                          /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)                           
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000010 */
N#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)                              
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3U << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) /*!< 0x00000030 */
N#define AFIO_MAPR_USART3_REMAP_FULLREMAP     AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
N
N#define AFIO_MAPR_TIM1_REMAP_Pos             (6U)                              
N#define AFIO_MAPR_TIM1_REMAP_Msk             (0x3U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x000000C0 */
N#define AFIO_MAPR_TIM1_REMAP                 AFIO_MAPR_TIM1_REMAP_Msk          /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */
N#define AFIO_MAPR_TIM1_REMAP_0               (0x1U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000040 */
N#define AFIO_MAPR_TIM1_REMAP_1               (0x2U << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000080 */
N
N/*!< TIM1_REMAP configuration */
N#define AFIO_MAPR_TIM1_REMAP_NOREMAP         0x00000000U                          /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)                             
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) /*!< 0x00000040 */
N#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos   (6U)                              
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) /*!< 0x000000C0 */
N#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
N
N#define AFIO_MAPR_TIM2_REMAP_Pos             (8U)                              
N#define AFIO_MAPR_TIM2_REMAP_Msk             (0x3U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000300 */
N#define AFIO_MAPR_TIM2_REMAP                 AFIO_MAPR_TIM2_REMAP_Msk          /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */
N#define AFIO_MAPR_TIM2_REMAP_0               (0x1U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000100 */
N#define AFIO_MAPR_TIM2_REMAP_1               (0x2U << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000200 */
N
N/*!< TIM2_REMAP configuration */
N#define AFIO_MAPR_TIM2_REMAP_NOREMAP         0x00000000U                          /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)                            
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) /*!< 0x00000100 */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)                            
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1U << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) /*!< 0x00000200 */
N#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos   (8U)                              
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) /*!< 0x00000300 */
N#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
N
N#define AFIO_MAPR_TIM3_REMAP_Pos             (10U)                             
N#define AFIO_MAPR_TIM3_REMAP_Msk             (0x3U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000C00 */
N#define AFIO_MAPR_TIM3_REMAP                 AFIO_MAPR_TIM3_REMAP_Msk          /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */
N#define AFIO_MAPR_TIM3_REMAP_0               (0x1U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000400 */
N#define AFIO_MAPR_TIM3_REMAP_1               (0x2U << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000800 */
N
N/*!< TIM3_REMAP configuration */
N#define AFIO_MAPR_TIM3_REMAP_NOREMAP         0x00000000U                          /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)                            
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1U << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000800 */
N#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos   (10U)                             
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk   (0x3U << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) /*!< 0x00000C00 */
N#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
N
N#define AFIO_MAPR_TIM4_REMAP_Pos             (12U)                             
N#define AFIO_MAPR_TIM4_REMAP_Msk             (0x1U << AFIO_MAPR_TIM4_REMAP_Pos) /*!< 0x00001000 */
N#define AFIO_MAPR_TIM4_REMAP                 AFIO_MAPR_TIM4_REMAP_Msk          /*!< TIM4_REMAP bit (TIM4 remapping) */
N
N#define AFIO_MAPR_CAN_REMAP_Pos              (13U)                             
N#define AFIO_MAPR_CAN_REMAP_Msk              (0x3U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00006000 */
N#define AFIO_MAPR_CAN_REMAP                  AFIO_MAPR_CAN_REMAP_Msk           /*!< CAN_REMAP[1:0] bits (CAN Alternate function remapping) */
N#define AFIO_MAPR_CAN_REMAP_0                (0x1U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00002000 */
N#define AFIO_MAPR_CAN_REMAP_1                (0x2U << AFIO_MAPR_CAN_REMAP_Pos) /*!< 0x00004000 */
N
N/*!< CAN_REMAP configuration */
N#define AFIO_MAPR_CAN_REMAP_REMAP1           0x00000000U                          /*!< CANRX mapped to PA11, CANTX mapped to PA12 */
N#define AFIO_MAPR_CAN_REMAP_REMAP2_Pos       (14U)                             
N#define AFIO_MAPR_CAN_REMAP_REMAP2_Msk       (0x1U << AFIO_MAPR_CAN_REMAP_REMAP2_Pos) /*!< 0x00004000 */
N#define AFIO_MAPR_CAN_REMAP_REMAP2           AFIO_MAPR_CAN_REMAP_REMAP2_Msk    /*!< CANRX mapped to PB8, CANTX mapped to PB9 */
N#define AFIO_MAPR_CAN_REMAP_REMAP3_Pos       (13U)                             
N#define AFIO_MAPR_CAN_REMAP_REMAP3_Msk       (0x3U << AFIO_MAPR_CAN_REMAP_REMAP3_Pos) /*!< 0x00006000 */
N#define AFIO_MAPR_CAN_REMAP_REMAP3           AFIO_MAPR_CAN_REMAP_REMAP3_Msk    /*!< CANRX mapped to PD0, CANTX mapped to PD1 */
N
N#define AFIO_MAPR_PD01_REMAP_Pos             (15U)                             
N#define AFIO_MAPR_PD01_REMAP_Msk             (0x1U << AFIO_MAPR_PD01_REMAP_Pos) /*!< 0x00008000 */
N#define AFIO_MAPR_PD01_REMAP                 AFIO_MAPR_PD01_REMAP_Msk          /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
N#define AFIO_MAPR_TIM5CH4_IREMAP_Pos         (16U)                             
N#define AFIO_MAPR_TIM5CH4_IREMAP_Msk         (0x1U << AFIO_MAPR_TIM5CH4_IREMAP_Pos) /*!< 0x00010000 */
N#define AFIO_MAPR_TIM5CH4_IREMAP             AFIO_MAPR_TIM5CH4_IREMAP_Msk      /*!< TIM5 Channel4 Internal Remap */
N#define AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos     (17U)                             
N#define AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk     (0x1U << AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos) /*!< 0x00020000 */
N#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk  /*!< ADC 1 External Trigger Injected Conversion remapping */
N#define AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos     (18U)                             
N#define AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk     (0x1U << AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos) /*!< 0x00040000 */
N#define AFIO_MAPR_ADC1_ETRGREG_REMAP         AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk  /*!< ADC 1 External Trigger Regular Conversion remapping */
N#define AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos     (19U)                             
N#define AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk     (0x1U << AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos) /*!< 0x00080000 */
N#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk  /*!< ADC 2 External Trigger Injected Conversion remapping */
N#define AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos     (20U)                             
N#define AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk     (0x1U << AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos) /*!< 0x00100000 */
N#define AFIO_MAPR_ADC2_ETRGREG_REMAP         AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk  /*!< ADC 2 External Trigger Regular Conversion remapping */
N
N/*!< SWJ_CFG configuration */
N#define AFIO_MAPR_SWJ_CFG_Pos                (24U)                             
N#define AFIO_MAPR_SWJ_CFG_Msk                (0x7U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x07000000 */
N#define AFIO_MAPR_SWJ_CFG                    AFIO_MAPR_SWJ_CFG_Msk             /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
N#define AFIO_MAPR_SWJ_CFG_0                  (0x1U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x01000000 */
N#define AFIO_MAPR_SWJ_CFG_1                  (0x2U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x02000000 */
N#define AFIO_MAPR_SWJ_CFG_2                  (0x4U << AFIO_MAPR_SWJ_CFG_Pos)   /*!< 0x04000000 */
N
N#define AFIO_MAPR_SWJ_CFG_RESET              0x00000000U                          /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos       (24U)                             
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk       (0x1U << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) /*!< 0x01000000 */
N#define AFIO_MAPR_SWJ_CFG_NOJNTRST           AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk    /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos    (25U)                             
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk    (0x1U << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) /*!< 0x02000000 */
N#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Enabled */
N#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos        (26U)                             
N#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk        (0x1U << AFIO_MAPR_SWJ_CFG_DISABLE_Pos) /*!< 0x04000000 */
N#define AFIO_MAPR_SWJ_CFG_DISABLE            AFIO_MAPR_SWJ_CFG_DISABLE_Msk     /*!< JTAG-DP Disabled and SW-DP Disabled */
N
N
N/*****************  Bit definition for AFIO_EXTICR1 register  *****************/
N#define AFIO_EXTICR1_EXTI0_Pos               (0U)                              
N#define AFIO_EXTICR1_EXTI0_Msk               (0xFU << AFIO_EXTICR1_EXTI0_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR1_EXTI0                   AFIO_EXTICR1_EXTI0_Msk            /*!< EXTI 0 configuration */
N#define AFIO_EXTICR1_EXTI1_Pos               (4U)                              
N#define AFIO_EXTICR1_EXTI1_Msk               (0xFU << AFIO_EXTICR1_EXTI1_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR1_EXTI1                   AFIO_EXTICR1_EXTI1_Msk            /*!< EXTI 1 configuration */
N#define AFIO_EXTICR1_EXTI2_Pos               (8U)                              
N#define AFIO_EXTICR1_EXTI2_Msk               (0xFU << AFIO_EXTICR1_EXTI2_Pos)  /*!< 0x00000F00 */
N#define AFIO_EXTICR1_EXTI2                   AFIO_EXTICR1_EXTI2_Msk            /*!< EXTI 2 configuration */
N#define AFIO_EXTICR1_EXTI3_Pos               (12U)                             
N#define AFIO_EXTICR1_EXTI3_Msk               (0xFU << AFIO_EXTICR1_EXTI3_Pos)  /*!< 0x0000F000 */
N#define AFIO_EXTICR1_EXTI3                   AFIO_EXTICR1_EXTI3_Msk            /*!< EXTI 3 configuration */
N
N/*!< EXTI0 configuration */
N#define AFIO_EXTICR1_EXTI0_PA                0x00000000U                          /*!< PA[0] pin */
N#define AFIO_EXTICR1_EXTI0_PB_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR1_EXTI0_PB                AFIO_EXTICR1_EXTI0_PB_Msk         /*!< PB[0] pin */
N#define AFIO_EXTICR1_EXTI0_PC_Pos            (1U)                              
N#define AFIO_EXTICR1_EXTI0_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR1_EXTI0_PC                AFIO_EXTICR1_EXTI0_PC_Msk         /*!< PC[0] pin */
N#define AFIO_EXTICR1_EXTI0_PD_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI0_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR1_EXTI0_PD                AFIO_EXTICR1_EXTI0_PD_Msk         /*!< PD[0] pin */
N#define AFIO_EXTICR1_EXTI0_PE_Pos            (2U)                              
N#define AFIO_EXTICR1_EXTI0_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI0_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR1_EXTI0_PE                AFIO_EXTICR1_EXTI0_PE_Msk         /*!< PE[0] pin */
N#define AFIO_EXTICR1_EXTI0_PF_Pos            (0U)                              
N#define AFIO_EXTICR1_EXTI0_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI0_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR1_EXTI0_PF                AFIO_EXTICR1_EXTI0_PF_Msk         /*!< PF[0] pin */
N#define AFIO_EXTICR1_EXTI0_PG_Pos            (1U)                              
N#define AFIO_EXTICR1_EXTI0_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI0_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR1_EXTI0_PG                AFIO_EXTICR1_EXTI0_PG_Msk         /*!< PG[0] pin */
N
N/*!< EXTI1 configuration */
N#define AFIO_EXTICR1_EXTI1_PA                0x00000000U                          /*!< PA[1] pin */
N#define AFIO_EXTICR1_EXTI1_PB_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR1_EXTI1_PB                AFIO_EXTICR1_EXTI1_PB_Msk         /*!< PB[1] pin */
N#define AFIO_EXTICR1_EXTI1_PC_Pos            (5U)                              
N#define AFIO_EXTICR1_EXTI1_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR1_EXTI1_PC                AFIO_EXTICR1_EXTI1_PC_Msk         /*!< PC[1] pin */
N#define AFIO_EXTICR1_EXTI1_PD_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI1_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR1_EXTI1_PD                AFIO_EXTICR1_EXTI1_PD_Msk         /*!< PD[1] pin */
N#define AFIO_EXTICR1_EXTI1_PE_Pos            (6U)                              
N#define AFIO_EXTICR1_EXTI1_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI1_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR1_EXTI1_PE                AFIO_EXTICR1_EXTI1_PE_Msk         /*!< PE[1] pin */
N#define AFIO_EXTICR1_EXTI1_PF_Pos            (4U)                              
N#define AFIO_EXTICR1_EXTI1_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI1_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR1_EXTI1_PF                AFIO_EXTICR1_EXTI1_PF_Msk         /*!< PF[1] pin */
N#define AFIO_EXTICR1_EXTI1_PG_Pos            (5U)                              
N#define AFIO_EXTICR1_EXTI1_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI1_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR1_EXTI1_PG                AFIO_EXTICR1_EXTI1_PG_Msk         /*!< PG[1] pin */
N
N/*!< EXTI2 configuration */  
N#define AFIO_EXTICR1_EXTI2_PA                0x00000000U                          /*!< PA[2] pin */
N#define AFIO_EXTICR1_EXTI2_PB_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR1_EXTI2_PB                AFIO_EXTICR1_EXTI2_PB_Msk         /*!< PB[2] pin */
N#define AFIO_EXTICR1_EXTI2_PC_Pos            (9U)                              
N#define AFIO_EXTICR1_EXTI2_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR1_EXTI2_PC                AFIO_EXTICR1_EXTI2_PC_Msk         /*!< PC[2] pin */
N#define AFIO_EXTICR1_EXTI2_PD_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI2_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR1_EXTI2_PD                AFIO_EXTICR1_EXTI2_PD_Msk         /*!< PD[2] pin */
N#define AFIO_EXTICR1_EXTI2_PE_Pos            (10U)                             
N#define AFIO_EXTICR1_EXTI2_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI2_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR1_EXTI2_PE                AFIO_EXTICR1_EXTI2_PE_Msk         /*!< PE[2] pin */
N#define AFIO_EXTICR1_EXTI2_PF_Pos            (8U)                              
N#define AFIO_EXTICR1_EXTI2_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI2_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR1_EXTI2_PF                AFIO_EXTICR1_EXTI2_PF_Msk         /*!< PF[2] pin */
N#define AFIO_EXTICR1_EXTI2_PG_Pos            (9U)                              
N#define AFIO_EXTICR1_EXTI2_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI2_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR1_EXTI2_PG                AFIO_EXTICR1_EXTI2_PG_Msk         /*!< PG[2] pin */
N
N/*!< EXTI3 configuration */
N#define AFIO_EXTICR1_EXTI3_PA                0x00000000U                          /*!< PA[3] pin */
N#define AFIO_EXTICR1_EXTI3_PB_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PB_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR1_EXTI3_PB                AFIO_EXTICR1_EXTI3_PB_Msk         /*!< PB[3] pin */
N#define AFIO_EXTICR1_EXTI3_PC_Pos            (13U)                             
N#define AFIO_EXTICR1_EXTI3_PC_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR1_EXTI3_PC                AFIO_EXTICR1_EXTI3_PC_Msk         /*!< PC[3] pin */
N#define AFIO_EXTICR1_EXTI3_PD_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PD_Msk            (0x3U << AFIO_EXTICR1_EXTI3_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR1_EXTI3_PD                AFIO_EXTICR1_EXTI3_PD_Msk         /*!< PD[3] pin */
N#define AFIO_EXTICR1_EXTI3_PE_Pos            (14U)                             
N#define AFIO_EXTICR1_EXTI3_PE_Msk            (0x1U << AFIO_EXTICR1_EXTI3_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR1_EXTI3_PE                AFIO_EXTICR1_EXTI3_PE_Msk         /*!< PE[3] pin */
N#define AFIO_EXTICR1_EXTI3_PF_Pos            (12U)                             
N#define AFIO_EXTICR1_EXTI3_PF_Msk            (0x5U << AFIO_EXTICR1_EXTI3_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR1_EXTI3_PF                AFIO_EXTICR1_EXTI3_PF_Msk         /*!< PF[3] pin */
N#define AFIO_EXTICR1_EXTI3_PG_Pos            (13U)                             
N#define AFIO_EXTICR1_EXTI3_PG_Msk            (0x3U << AFIO_EXTICR1_EXTI3_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR1_EXTI3_PG                AFIO_EXTICR1_EXTI3_PG_Msk         /*!< PG[3] pin */
N
N/*****************  Bit definition for AFIO_EXTICR2 register  *****************/
N#define AFIO_EXTICR2_EXTI4_Pos               (0U)                              
N#define AFIO_EXTICR2_EXTI4_Msk               (0xFU << AFIO_EXTICR2_EXTI4_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR2_EXTI4                   AFIO_EXTICR2_EXTI4_Msk            /*!< EXTI 4 configuration */
N#define AFIO_EXTICR2_EXTI5_Pos               (4U)                              
N#define AFIO_EXTICR2_EXTI5_Msk               (0xFU << AFIO_EXTICR2_EXTI5_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR2_EXTI5                   AFIO_EXTICR2_EXTI5_Msk            /*!< EXTI 5 configuration */
N#define AFIO_EXTICR2_EXTI6_Pos               (8U)                              
N#define AFIO_EXTICR2_EXTI6_Msk               (0xFU << AFIO_EXTICR2_EXTI6_Pos)  /*!< 0x00000F00 */
N#define AFIO_EXTICR2_EXTI6                   AFIO_EXTICR2_EXTI6_Msk            /*!< EXTI 6 configuration */
N#define AFIO_EXTICR2_EXTI7_Pos               (12U)                             
N#define AFIO_EXTICR2_EXTI7_Msk               (0xFU << AFIO_EXTICR2_EXTI7_Pos)  /*!< 0x0000F000 */
N#define AFIO_EXTICR2_EXTI7                   AFIO_EXTICR2_EXTI7_Msk            /*!< EXTI 7 configuration */
N
N/*!< EXTI4 configuration */
N#define AFIO_EXTICR2_EXTI4_PA                0x00000000U                          /*!< PA[4] pin */
N#define AFIO_EXTICR2_EXTI4_PB_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR2_EXTI4_PB                AFIO_EXTICR2_EXTI4_PB_Msk         /*!< PB[4] pin */
N#define AFIO_EXTICR2_EXTI4_PC_Pos            (1U)                              
N#define AFIO_EXTICR2_EXTI4_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR2_EXTI4_PC                AFIO_EXTICR2_EXTI4_PC_Msk         /*!< PC[4] pin */
N#define AFIO_EXTICR2_EXTI4_PD_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI4_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR2_EXTI4_PD                AFIO_EXTICR2_EXTI4_PD_Msk         /*!< PD[4] pin */
N#define AFIO_EXTICR2_EXTI4_PE_Pos            (2U)                              
N#define AFIO_EXTICR2_EXTI4_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI4_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR2_EXTI4_PE                AFIO_EXTICR2_EXTI4_PE_Msk         /*!< PE[4] pin */
N#define AFIO_EXTICR2_EXTI4_PF_Pos            (0U)                              
N#define AFIO_EXTICR2_EXTI4_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI4_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR2_EXTI4_PF                AFIO_EXTICR2_EXTI4_PF_Msk         /*!< PF[4] pin */
N#define AFIO_EXTICR2_EXTI4_PG_Pos            (1U)                              
N#define AFIO_EXTICR2_EXTI4_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI4_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR2_EXTI4_PG                AFIO_EXTICR2_EXTI4_PG_Msk         /*!< PG[4] pin */
N
N/* EXTI5 configuration */
N#define AFIO_EXTICR2_EXTI5_PA                0x00000000U                          /*!< PA[5] pin */
N#define AFIO_EXTICR2_EXTI5_PB_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR2_EXTI5_PB                AFIO_EXTICR2_EXTI5_PB_Msk         /*!< PB[5] pin */
N#define AFIO_EXTICR2_EXTI5_PC_Pos            (5U)                              
N#define AFIO_EXTICR2_EXTI5_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR2_EXTI5_PC                AFIO_EXTICR2_EXTI5_PC_Msk         /*!< PC[5] pin */
N#define AFIO_EXTICR2_EXTI5_PD_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI5_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR2_EXTI5_PD                AFIO_EXTICR2_EXTI5_PD_Msk         /*!< PD[5] pin */
N#define AFIO_EXTICR2_EXTI5_PE_Pos            (6U)                              
N#define AFIO_EXTICR2_EXTI5_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI5_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR2_EXTI5_PE                AFIO_EXTICR2_EXTI5_PE_Msk         /*!< PE[5] pin */
N#define AFIO_EXTICR2_EXTI5_PF_Pos            (4U)                              
N#define AFIO_EXTICR2_EXTI5_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI5_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR2_EXTI5_PF                AFIO_EXTICR2_EXTI5_PF_Msk         /*!< PF[5] pin */
N#define AFIO_EXTICR2_EXTI5_PG_Pos            (5U)                              
N#define AFIO_EXTICR2_EXTI5_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI5_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR2_EXTI5_PG                AFIO_EXTICR2_EXTI5_PG_Msk         /*!< PG[5] pin */
N
N/*!< EXTI6 configuration */  
N#define AFIO_EXTICR2_EXTI6_PA                0x00000000U                          /*!< PA[6] pin */
N#define AFIO_EXTICR2_EXTI6_PB_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR2_EXTI6_PB                AFIO_EXTICR2_EXTI6_PB_Msk         /*!< PB[6] pin */
N#define AFIO_EXTICR2_EXTI6_PC_Pos            (9U)                              
N#define AFIO_EXTICR2_EXTI6_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR2_EXTI6_PC                AFIO_EXTICR2_EXTI6_PC_Msk         /*!< PC[6] pin */
N#define AFIO_EXTICR2_EXTI6_PD_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI6_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR2_EXTI6_PD                AFIO_EXTICR2_EXTI6_PD_Msk         /*!< PD[6] pin */
N#define AFIO_EXTICR2_EXTI6_PE_Pos            (10U)                             
N#define AFIO_EXTICR2_EXTI6_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI6_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR2_EXTI6_PE                AFIO_EXTICR2_EXTI6_PE_Msk         /*!< PE[6] pin */
N#define AFIO_EXTICR2_EXTI6_PF_Pos            (8U)                              
N#define AFIO_EXTICR2_EXTI6_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI6_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR2_EXTI6_PF                AFIO_EXTICR2_EXTI6_PF_Msk         /*!< PF[6] pin */
N#define AFIO_EXTICR2_EXTI6_PG_Pos            (9U)                              
N#define AFIO_EXTICR2_EXTI6_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI6_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR2_EXTI6_PG                AFIO_EXTICR2_EXTI6_PG_Msk         /*!< PG[6] pin */
N
N/*!< EXTI7 configuration */
N#define AFIO_EXTICR2_EXTI7_PA                0x00000000U                          /*!< PA[7] pin */
N#define AFIO_EXTICR2_EXTI7_PB_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PB_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR2_EXTI7_PB                AFIO_EXTICR2_EXTI7_PB_Msk         /*!< PB[7] pin */
N#define AFIO_EXTICR2_EXTI7_PC_Pos            (13U)                             
N#define AFIO_EXTICR2_EXTI7_PC_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR2_EXTI7_PC                AFIO_EXTICR2_EXTI7_PC_Msk         /*!< PC[7] pin */
N#define AFIO_EXTICR2_EXTI7_PD_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PD_Msk            (0x3U << AFIO_EXTICR2_EXTI7_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR2_EXTI7_PD                AFIO_EXTICR2_EXTI7_PD_Msk         /*!< PD[7] pin */
N#define AFIO_EXTICR2_EXTI7_PE_Pos            (14U)                             
N#define AFIO_EXTICR2_EXTI7_PE_Msk            (0x1U << AFIO_EXTICR2_EXTI7_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR2_EXTI7_PE                AFIO_EXTICR2_EXTI7_PE_Msk         /*!< PE[7] pin */
N#define AFIO_EXTICR2_EXTI7_PF_Pos            (12U)                             
N#define AFIO_EXTICR2_EXTI7_PF_Msk            (0x5U << AFIO_EXTICR2_EXTI7_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR2_EXTI7_PF                AFIO_EXTICR2_EXTI7_PF_Msk         /*!< PF[7] pin */
N#define AFIO_EXTICR2_EXTI7_PG_Pos            (13U)                             
N#define AFIO_EXTICR2_EXTI7_PG_Msk            (0x3U << AFIO_EXTICR2_EXTI7_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR2_EXTI7_PG                AFIO_EXTICR2_EXTI7_PG_Msk         /*!< PG[7] pin */
N
N/*****************  Bit definition for AFIO_EXTICR3 register  *****************/
N#define AFIO_EXTICR3_EXTI8_Pos               (0U)                              
N#define AFIO_EXTICR3_EXTI8_Msk               (0xFU << AFIO_EXTICR3_EXTI8_Pos)  /*!< 0x0000000F */
N#define AFIO_EXTICR3_EXTI8                   AFIO_EXTICR3_EXTI8_Msk            /*!< EXTI 8 configuration */
N#define AFIO_EXTICR3_EXTI9_Pos               (4U)                              
N#define AFIO_EXTICR3_EXTI9_Msk               (0xFU << AFIO_EXTICR3_EXTI9_Pos)  /*!< 0x000000F0 */
N#define AFIO_EXTICR3_EXTI9                   AFIO_EXTICR3_EXTI9_Msk            /*!< EXTI 9 configuration */
N#define AFIO_EXTICR3_EXTI10_Pos              (8U)                              
N#define AFIO_EXTICR3_EXTI10_Msk              (0xFU << AFIO_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
N#define AFIO_EXTICR3_EXTI10                  AFIO_EXTICR3_EXTI10_Msk           /*!< EXTI 10 configuration */
N#define AFIO_EXTICR3_EXTI11_Pos              (12U)                             
N#define AFIO_EXTICR3_EXTI11_Msk              (0xFU << AFIO_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
N#define AFIO_EXTICR3_EXTI11                  AFIO_EXTICR3_EXTI11_Msk           /*!< EXTI 11 configuration */
N
N/*!< EXTI8 configuration */
N#define AFIO_EXTICR3_EXTI8_PA                0x00000000U                          /*!< PA[8] pin */
N#define AFIO_EXTICR3_EXTI8_PB_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PB_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR3_EXTI8_PB                AFIO_EXTICR3_EXTI8_PB_Msk         /*!< PB[8] pin */
N#define AFIO_EXTICR3_EXTI8_PC_Pos            (1U)                              
N#define AFIO_EXTICR3_EXTI8_PC_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR3_EXTI8_PC                AFIO_EXTICR3_EXTI8_PC_Msk         /*!< PC[8] pin */
N#define AFIO_EXTICR3_EXTI8_PD_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PD_Msk            (0x3U << AFIO_EXTICR3_EXTI8_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR3_EXTI8_PD                AFIO_EXTICR3_EXTI8_PD_Msk         /*!< PD[8] pin */
N#define AFIO_EXTICR3_EXTI8_PE_Pos            (2U)                              
N#define AFIO_EXTICR3_EXTI8_PE_Msk            (0x1U << AFIO_EXTICR3_EXTI8_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR3_EXTI8_PE                AFIO_EXTICR3_EXTI8_PE_Msk         /*!< PE[8] pin */
N#define AFIO_EXTICR3_EXTI8_PF_Pos            (0U)                              
N#define AFIO_EXTICR3_EXTI8_PF_Msk            (0x5U << AFIO_EXTICR3_EXTI8_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR3_EXTI8_PF                AFIO_EXTICR3_EXTI8_PF_Msk         /*!< PF[8] pin */
N#define AFIO_EXTICR3_EXTI8_PG_Pos            (1U)                              
N#define AFIO_EXTICR3_EXTI8_PG_Msk            (0x3U << AFIO_EXTICR3_EXTI8_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR3_EXTI8_PG                AFIO_EXTICR3_EXTI8_PG_Msk         /*!< PG[8] pin */
N
N/*!< EXTI9 configuration */
N#define AFIO_EXTICR3_EXTI9_PA                0x00000000U                          /*!< PA[9] pin */
N#define AFIO_EXTICR3_EXTI9_PB_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PB_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR3_EXTI9_PB                AFIO_EXTICR3_EXTI9_PB_Msk         /*!< PB[9] pin */
N#define AFIO_EXTICR3_EXTI9_PC_Pos            (5U)                              
N#define AFIO_EXTICR3_EXTI9_PC_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR3_EXTI9_PC                AFIO_EXTICR3_EXTI9_PC_Msk         /*!< PC[9] pin */
N#define AFIO_EXTICR3_EXTI9_PD_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PD_Msk            (0x3U << AFIO_EXTICR3_EXTI9_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR3_EXTI9_PD                AFIO_EXTICR3_EXTI9_PD_Msk         /*!< PD[9] pin */
N#define AFIO_EXTICR3_EXTI9_PE_Pos            (6U)                              
N#define AFIO_EXTICR3_EXTI9_PE_Msk            (0x1U << AFIO_EXTICR3_EXTI9_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR3_EXTI9_PE                AFIO_EXTICR3_EXTI9_PE_Msk         /*!< PE[9] pin */
N#define AFIO_EXTICR3_EXTI9_PF_Pos            (4U)                              
N#define AFIO_EXTICR3_EXTI9_PF_Msk            (0x5U << AFIO_EXTICR3_EXTI9_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR3_EXTI9_PF                AFIO_EXTICR3_EXTI9_PF_Msk         /*!< PF[9] pin */
N#define AFIO_EXTICR3_EXTI9_PG_Pos            (5U)                              
N#define AFIO_EXTICR3_EXTI9_PG_Msk            (0x3U << AFIO_EXTICR3_EXTI9_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR3_EXTI9_PG                AFIO_EXTICR3_EXTI9_PG_Msk         /*!< PG[9] pin */
N
N/*!< EXTI10 configuration */  
N#define AFIO_EXTICR3_EXTI10_PA               0x00000000U                          /*!< PA[10] pin */
N#define AFIO_EXTICR3_EXTI10_PB_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PB_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR3_EXTI10_PB               AFIO_EXTICR3_EXTI10_PB_Msk        /*!< PB[10] pin */
N#define AFIO_EXTICR3_EXTI10_PC_Pos           (9U)                              
N#define AFIO_EXTICR3_EXTI10_PC_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR3_EXTI10_PC               AFIO_EXTICR3_EXTI10_PC_Msk        /*!< PC[10] pin */
N#define AFIO_EXTICR3_EXTI10_PD_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PD_Msk           (0x3U << AFIO_EXTICR3_EXTI10_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR3_EXTI10_PD               AFIO_EXTICR3_EXTI10_PD_Msk        /*!< PD[10] pin */
N#define AFIO_EXTICR3_EXTI10_PE_Pos           (10U)                             
N#define AFIO_EXTICR3_EXTI10_PE_Msk           (0x1U << AFIO_EXTICR3_EXTI10_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR3_EXTI10_PE               AFIO_EXTICR3_EXTI10_PE_Msk        /*!< PE[10] pin */
N#define AFIO_EXTICR3_EXTI10_PF_Pos           (8U)                              
N#define AFIO_EXTICR3_EXTI10_PF_Msk           (0x5U << AFIO_EXTICR3_EXTI10_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR3_EXTI10_PF               AFIO_EXTICR3_EXTI10_PF_Msk        /*!< PF[10] pin */
N#define AFIO_EXTICR3_EXTI10_PG_Pos           (9U)                              
N#define AFIO_EXTICR3_EXTI10_PG_Msk           (0x3U << AFIO_EXTICR3_EXTI10_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR3_EXTI10_PG               AFIO_EXTICR3_EXTI10_PG_Msk        /*!< PG[10] pin */
N
N/*!< EXTI11 configuration */
N#define AFIO_EXTICR3_EXTI11_PA               0x00000000U                          /*!< PA[11] pin */
N#define AFIO_EXTICR3_EXTI11_PB_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PB_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR3_EXTI11_PB               AFIO_EXTICR3_EXTI11_PB_Msk        /*!< PB[11] pin */
N#define AFIO_EXTICR3_EXTI11_PC_Pos           (13U)                             
N#define AFIO_EXTICR3_EXTI11_PC_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR3_EXTI11_PC               AFIO_EXTICR3_EXTI11_PC_Msk        /*!< PC[11] pin */
N#define AFIO_EXTICR3_EXTI11_PD_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PD_Msk           (0x3U << AFIO_EXTICR3_EXTI11_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR3_EXTI11_PD               AFIO_EXTICR3_EXTI11_PD_Msk        /*!< PD[11] pin */
N#define AFIO_EXTICR3_EXTI11_PE_Pos           (14U)                             
N#define AFIO_EXTICR3_EXTI11_PE_Msk           (0x1U << AFIO_EXTICR3_EXTI11_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR3_EXTI11_PE               AFIO_EXTICR3_EXTI11_PE_Msk        /*!< PE[11] pin */
N#define AFIO_EXTICR3_EXTI11_PF_Pos           (12U)                             
N#define AFIO_EXTICR3_EXTI11_PF_Msk           (0x5U << AFIO_EXTICR3_EXTI11_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR3_EXTI11_PF               AFIO_EXTICR3_EXTI11_PF_Msk        /*!< PF[11] pin */
N#define AFIO_EXTICR3_EXTI11_PG_Pos           (13U)                             
N#define AFIO_EXTICR3_EXTI11_PG_Msk           (0x3U << AFIO_EXTICR3_EXTI11_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR3_EXTI11_PG               AFIO_EXTICR3_EXTI11_PG_Msk        /*!< PG[11] pin */
N
N/*****************  Bit definition for AFIO_EXTICR4 register  *****************/
N#define AFIO_EXTICR4_EXTI12_Pos              (0U)                              
N#define AFIO_EXTICR4_EXTI12_Msk              (0xFU << AFIO_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
N#define AFIO_EXTICR4_EXTI12                  AFIO_EXTICR4_EXTI12_Msk           /*!< EXTI 12 configuration */
N#define AFIO_EXTICR4_EXTI13_Pos              (4U)                              
N#define AFIO_EXTICR4_EXTI13_Msk              (0xFU << AFIO_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
N#define AFIO_EXTICR4_EXTI13                  AFIO_EXTICR4_EXTI13_Msk           /*!< EXTI 13 configuration */
N#define AFIO_EXTICR4_EXTI14_Pos              (8U)                              
N#define AFIO_EXTICR4_EXTI14_Msk              (0xFU << AFIO_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
N#define AFIO_EXTICR4_EXTI14                  AFIO_EXTICR4_EXTI14_Msk           /*!< EXTI 14 configuration */
N#define AFIO_EXTICR4_EXTI15_Pos              (12U)                             
N#define AFIO_EXTICR4_EXTI15_Msk              (0xFU << AFIO_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
N#define AFIO_EXTICR4_EXTI15                  AFIO_EXTICR4_EXTI15_Msk           /*!< EXTI 15 configuration */
N
N/* EXTI12 configuration */
N#define AFIO_EXTICR4_EXTI12_PA               0x00000000U                          /*!< PA[12] pin */
N#define AFIO_EXTICR4_EXTI12_PB_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PB_Pos) /*!< 0x00000001 */
N#define AFIO_EXTICR4_EXTI12_PB               AFIO_EXTICR4_EXTI12_PB_Msk        /*!< PB[12] pin */
N#define AFIO_EXTICR4_EXTI12_PC_Pos           (1U)                              
N#define AFIO_EXTICR4_EXTI12_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PC_Pos) /*!< 0x00000002 */
N#define AFIO_EXTICR4_EXTI12_PC               AFIO_EXTICR4_EXTI12_PC_Msk        /*!< PC[12] pin */
N#define AFIO_EXTICR4_EXTI12_PD_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI12_PD_Pos) /*!< 0x00000003 */
N#define AFIO_EXTICR4_EXTI12_PD               AFIO_EXTICR4_EXTI12_PD_Msk        /*!< PD[12] pin */
N#define AFIO_EXTICR4_EXTI12_PE_Pos           (2U)                              
N#define AFIO_EXTICR4_EXTI12_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI12_PE_Pos) /*!< 0x00000004 */
N#define AFIO_EXTICR4_EXTI12_PE               AFIO_EXTICR4_EXTI12_PE_Msk        /*!< PE[12] pin */
N#define AFIO_EXTICR4_EXTI12_PF_Pos           (0U)                              
N#define AFIO_EXTICR4_EXTI12_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI12_PF_Pos) /*!< 0x00000005 */
N#define AFIO_EXTICR4_EXTI12_PF               AFIO_EXTICR4_EXTI12_PF_Msk        /*!< PF[12] pin */
N#define AFIO_EXTICR4_EXTI12_PG_Pos           (1U)                              
N#define AFIO_EXTICR4_EXTI12_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI12_PG_Pos) /*!< 0x00000006 */
N#define AFIO_EXTICR4_EXTI12_PG               AFIO_EXTICR4_EXTI12_PG_Msk        /*!< PG[12] pin */
N
N/* EXTI13 configuration */
N#define AFIO_EXTICR4_EXTI13_PA               0x00000000U                          /*!< PA[13] pin */
N#define AFIO_EXTICR4_EXTI13_PB_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PB_Pos) /*!< 0x00000010 */
N#define AFIO_EXTICR4_EXTI13_PB               AFIO_EXTICR4_EXTI13_PB_Msk        /*!< PB[13] pin */
N#define AFIO_EXTICR4_EXTI13_PC_Pos           (5U)                              
N#define AFIO_EXTICR4_EXTI13_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PC_Pos) /*!< 0x00000020 */
N#define AFIO_EXTICR4_EXTI13_PC               AFIO_EXTICR4_EXTI13_PC_Msk        /*!< PC[13] pin */
N#define AFIO_EXTICR4_EXTI13_PD_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI13_PD_Pos) /*!< 0x00000030 */
N#define AFIO_EXTICR4_EXTI13_PD               AFIO_EXTICR4_EXTI13_PD_Msk        /*!< PD[13] pin */
N#define AFIO_EXTICR4_EXTI13_PE_Pos           (6U)                              
N#define AFIO_EXTICR4_EXTI13_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI13_PE_Pos) /*!< 0x00000040 */
N#define AFIO_EXTICR4_EXTI13_PE               AFIO_EXTICR4_EXTI13_PE_Msk        /*!< PE[13] pin */
N#define AFIO_EXTICR4_EXTI13_PF_Pos           (4U)                              
N#define AFIO_EXTICR4_EXTI13_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI13_PF_Pos) /*!< 0x00000050 */
N#define AFIO_EXTICR4_EXTI13_PF               AFIO_EXTICR4_EXTI13_PF_Msk        /*!< PF[13] pin */
N#define AFIO_EXTICR4_EXTI13_PG_Pos           (5U)                              
N#define AFIO_EXTICR4_EXTI13_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI13_PG_Pos) /*!< 0x00000060 */
N#define AFIO_EXTICR4_EXTI13_PG               AFIO_EXTICR4_EXTI13_PG_Msk        /*!< PG[13] pin */
N
N/*!< EXTI14 configuration */  
N#define AFIO_EXTICR4_EXTI14_PA               0x00000000U                          /*!< PA[14] pin */
N#define AFIO_EXTICR4_EXTI14_PB_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PB_Pos) /*!< 0x00000100 */
N#define AFIO_EXTICR4_EXTI14_PB               AFIO_EXTICR4_EXTI14_PB_Msk        /*!< PB[14] pin */
N#define AFIO_EXTICR4_EXTI14_PC_Pos           (9U)                              
N#define AFIO_EXTICR4_EXTI14_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PC_Pos) /*!< 0x00000200 */
N#define AFIO_EXTICR4_EXTI14_PC               AFIO_EXTICR4_EXTI14_PC_Msk        /*!< PC[14] pin */
N#define AFIO_EXTICR4_EXTI14_PD_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI14_PD_Pos) /*!< 0x00000300 */
N#define AFIO_EXTICR4_EXTI14_PD               AFIO_EXTICR4_EXTI14_PD_Msk        /*!< PD[14] pin */
N#define AFIO_EXTICR4_EXTI14_PE_Pos           (10U)                             
N#define AFIO_EXTICR4_EXTI14_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI14_PE_Pos) /*!< 0x00000400 */
N#define AFIO_EXTICR4_EXTI14_PE               AFIO_EXTICR4_EXTI14_PE_Msk        /*!< PE[14] pin */
N#define AFIO_EXTICR4_EXTI14_PF_Pos           (8U)                              
N#define AFIO_EXTICR4_EXTI14_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI14_PF_Pos) /*!< 0x00000500 */
N#define AFIO_EXTICR4_EXTI14_PF               AFIO_EXTICR4_EXTI14_PF_Msk        /*!< PF[14] pin */
N#define AFIO_EXTICR4_EXTI14_PG_Pos           (9U)                              
N#define AFIO_EXTICR4_EXTI14_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI14_PG_Pos) /*!< 0x00000600 */
N#define AFIO_EXTICR4_EXTI14_PG               AFIO_EXTICR4_EXTI14_PG_Msk        /*!< PG[14] pin */
N
N/*!< EXTI15 configuration */
N#define AFIO_EXTICR4_EXTI15_PA               0x00000000U                          /*!< PA[15] pin */
N#define AFIO_EXTICR4_EXTI15_PB_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PB_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PB_Pos) /*!< 0x00001000 */
N#define AFIO_EXTICR4_EXTI15_PB               AFIO_EXTICR4_EXTI15_PB_Msk        /*!< PB[15] pin */
N#define AFIO_EXTICR4_EXTI15_PC_Pos           (13U)                             
N#define AFIO_EXTICR4_EXTI15_PC_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PC_Pos) /*!< 0x00002000 */
N#define AFIO_EXTICR4_EXTI15_PC               AFIO_EXTICR4_EXTI15_PC_Msk        /*!< PC[15] pin */
N#define AFIO_EXTICR4_EXTI15_PD_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PD_Msk           (0x3U << AFIO_EXTICR4_EXTI15_PD_Pos) /*!< 0x00003000 */
N#define AFIO_EXTICR4_EXTI15_PD               AFIO_EXTICR4_EXTI15_PD_Msk        /*!< PD[15] pin */
N#define AFIO_EXTICR4_EXTI15_PE_Pos           (14U)                             
N#define AFIO_EXTICR4_EXTI15_PE_Msk           (0x1U << AFIO_EXTICR4_EXTI15_PE_Pos) /*!< 0x00004000 */
N#define AFIO_EXTICR4_EXTI15_PE               AFIO_EXTICR4_EXTI15_PE_Msk        /*!< PE[15] pin */
N#define AFIO_EXTICR4_EXTI15_PF_Pos           (12U)                             
N#define AFIO_EXTICR4_EXTI15_PF_Msk           (0x5U << AFIO_EXTICR4_EXTI15_PF_Pos) /*!< 0x00005000 */
N#define AFIO_EXTICR4_EXTI15_PF               AFIO_EXTICR4_EXTI15_PF_Msk        /*!< PF[15] pin */
N#define AFIO_EXTICR4_EXTI15_PG_Pos           (13U)                             
N#define AFIO_EXTICR4_EXTI15_PG_Msk           (0x3U << AFIO_EXTICR4_EXTI15_PG_Pos) /*!< 0x00006000 */
N#define AFIO_EXTICR4_EXTI15_PG               AFIO_EXTICR4_EXTI15_PG_Msk        /*!< PG[15] pin */
N
N/******************  Bit definition for AFIO_MAPR2 register  ******************/
N
N
N#define AFIO_MAPR2_FSMC_NADV_REMAP_Pos       (10U)                             
N#define AFIO_MAPR2_FSMC_NADV_REMAP_Msk       (0x1U << AFIO_MAPR2_FSMC_NADV_REMAP_Pos) /*!< 0x00000400 */
N#define AFIO_MAPR2_FSMC_NADV_REMAP           AFIO_MAPR2_FSMC_NADV_REMAP_Msk    /*!< FSMC NADV remapping */
N
N/******************************************************************************/
N/*                                                                            */
N/*                    External Interrupt/Event Controller                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for EXTI_IMR register  *******************/
N#define EXTI_IMR_MR0_Pos                    (0U)                               
N#define EXTI_IMR_MR0_Msk                    (0x1U << EXTI_IMR_MR0_Pos)         /*!< 0x00000001 */
N#define EXTI_IMR_MR0                        EXTI_IMR_MR0_Msk                   /*!< Interrupt Mask on line 0 */
N#define EXTI_IMR_MR1_Pos                    (1U)                               
N#define EXTI_IMR_MR1_Msk                    (0x1U << EXTI_IMR_MR1_Pos)         /*!< 0x00000002 */
N#define EXTI_IMR_MR1                        EXTI_IMR_MR1_Msk                   /*!< Interrupt Mask on line 1 */
N#define EXTI_IMR_MR2_Pos                    (2U)                               
N#define EXTI_IMR_MR2_Msk                    (0x1U << EXTI_IMR_MR2_Pos)         /*!< 0x00000004 */
N#define EXTI_IMR_MR2                        EXTI_IMR_MR2_Msk                   /*!< Interrupt Mask on line 2 */
N#define EXTI_IMR_MR3_Pos                    (3U)                               
N#define EXTI_IMR_MR3_Msk                    (0x1U << EXTI_IMR_MR3_Pos)         /*!< 0x00000008 */
N#define EXTI_IMR_MR3                        EXTI_IMR_MR3_Msk                   /*!< Interrupt Mask on line 3 */
N#define EXTI_IMR_MR4_Pos                    (4U)                               
N#define EXTI_IMR_MR4_Msk                    (0x1U << EXTI_IMR_MR4_Pos)         /*!< 0x00000010 */
N#define EXTI_IMR_MR4                        EXTI_IMR_MR4_Msk                   /*!< Interrupt Mask on line 4 */
N#define EXTI_IMR_MR5_Pos                    (5U)                               
N#define EXTI_IMR_MR5_Msk                    (0x1U << EXTI_IMR_MR5_Pos)         /*!< 0x00000020 */
N#define EXTI_IMR_MR5                        EXTI_IMR_MR5_Msk                   /*!< Interrupt Mask on line 5 */
N#define EXTI_IMR_MR6_Pos                    (6U)                               
N#define EXTI_IMR_MR6_Msk                    (0x1U << EXTI_IMR_MR6_Pos)         /*!< 0x00000040 */
N#define EXTI_IMR_MR6                        EXTI_IMR_MR6_Msk                   /*!< Interrupt Mask on line 6 */
N#define EXTI_IMR_MR7_Pos                    (7U)                               
N#define EXTI_IMR_MR7_Msk                    (0x1U << EXTI_IMR_MR7_Pos)         /*!< 0x00000080 */
N#define EXTI_IMR_MR7                        EXTI_IMR_MR7_Msk                   /*!< Interrupt Mask on line 7 */
N#define EXTI_IMR_MR8_Pos                    (8U)                               
N#define EXTI_IMR_MR8_Msk                    (0x1U << EXTI_IMR_MR8_Pos)         /*!< 0x00000100 */
N#define EXTI_IMR_MR8                        EXTI_IMR_MR8_Msk                   /*!< Interrupt Mask on line 8 */
N#define EXTI_IMR_MR9_Pos                    (9U)                               
N#define EXTI_IMR_MR9_Msk                    (0x1U << EXTI_IMR_MR9_Pos)         /*!< 0x00000200 */
N#define EXTI_IMR_MR9                        EXTI_IMR_MR9_Msk                   /*!< Interrupt Mask on line 9 */
N#define EXTI_IMR_MR10_Pos                   (10U)                              
N#define EXTI_IMR_MR10_Msk                   (0x1U << EXTI_IMR_MR10_Pos)        /*!< 0x00000400 */
N#define EXTI_IMR_MR10                       EXTI_IMR_MR10_Msk                  /*!< Interrupt Mask on line 10 */
N#define EXTI_IMR_MR11_Pos                   (11U)                              
N#define EXTI_IMR_MR11_Msk                   (0x1U << EXTI_IMR_MR11_Pos)        /*!< 0x00000800 */
N#define EXTI_IMR_MR11                       EXTI_IMR_MR11_Msk                  /*!< Interrupt Mask on line 11 */
N#define EXTI_IMR_MR12_Pos                   (12U)                              
N#define EXTI_IMR_MR12_Msk                   (0x1U << EXTI_IMR_MR12_Pos)        /*!< 0x00001000 */
N#define EXTI_IMR_MR12                       EXTI_IMR_MR12_Msk                  /*!< Interrupt Mask on line 12 */
N#define EXTI_IMR_MR13_Pos                   (13U)                              
N#define EXTI_IMR_MR13_Msk                   (0x1U << EXTI_IMR_MR13_Pos)        /*!< 0x00002000 */
N#define EXTI_IMR_MR13                       EXTI_IMR_MR13_Msk                  /*!< Interrupt Mask on line 13 */
N#define EXTI_IMR_MR14_Pos                   (14U)                              
N#define EXTI_IMR_MR14_Msk                   (0x1U << EXTI_IMR_MR14_Pos)        /*!< 0x00004000 */
N#define EXTI_IMR_MR14                       EXTI_IMR_MR14_Msk                  /*!< Interrupt Mask on line 14 */
N#define EXTI_IMR_MR15_Pos                   (15U)                              
N#define EXTI_IMR_MR15_Msk                   (0x1U << EXTI_IMR_MR15_Pos)        /*!< 0x00008000 */
N#define EXTI_IMR_MR15                       EXTI_IMR_MR15_Msk                  /*!< Interrupt Mask on line 15 */
N#define EXTI_IMR_MR16_Pos                   (16U)                              
N#define EXTI_IMR_MR16_Msk                   (0x1U << EXTI_IMR_MR16_Pos)        /*!< 0x00010000 */
N#define EXTI_IMR_MR16                       EXTI_IMR_MR16_Msk                  /*!< Interrupt Mask on line 16 */
N#define EXTI_IMR_MR17_Pos                   (17U)                              
N#define EXTI_IMR_MR17_Msk                   (0x1U << EXTI_IMR_MR17_Pos)        /*!< 0x00020000 */
N#define EXTI_IMR_MR17                       EXTI_IMR_MR17_Msk                  /*!< Interrupt Mask on line 17 */
N#define EXTI_IMR_MR18_Pos                   (18U)                              
N#define EXTI_IMR_MR18_Msk                   (0x1U << EXTI_IMR_MR18_Pos)        /*!< 0x00040000 */
N#define EXTI_IMR_MR18                       EXTI_IMR_MR18_Msk                  /*!< Interrupt Mask on line 18 */
N
N/* References Defines */
N#define  EXTI_IMR_IM0 EXTI_IMR_MR0
N#define  EXTI_IMR_IM1 EXTI_IMR_MR1
N#define  EXTI_IMR_IM2 EXTI_IMR_MR2
N#define  EXTI_IMR_IM3 EXTI_IMR_MR3
N#define  EXTI_IMR_IM4 EXTI_IMR_MR4
N#define  EXTI_IMR_IM5 EXTI_IMR_MR5
N#define  EXTI_IMR_IM6 EXTI_IMR_MR6
N#define  EXTI_IMR_IM7 EXTI_IMR_MR7
N#define  EXTI_IMR_IM8 EXTI_IMR_MR8
N#define  EXTI_IMR_IM9 EXTI_IMR_MR9
N#define  EXTI_IMR_IM10 EXTI_IMR_MR10
N#define  EXTI_IMR_IM11 EXTI_IMR_MR11
N#define  EXTI_IMR_IM12 EXTI_IMR_MR12
N#define  EXTI_IMR_IM13 EXTI_IMR_MR13
N#define  EXTI_IMR_IM14 EXTI_IMR_MR14
N#define  EXTI_IMR_IM15 EXTI_IMR_MR15
N#define  EXTI_IMR_IM16 EXTI_IMR_MR16
N#define  EXTI_IMR_IM17 EXTI_IMR_MR17
N#define  EXTI_IMR_IM18 EXTI_IMR_MR18
N#define  EXTI_IMR_IM   0x0007FFFFU        /*!< Interrupt Mask All */
N 
N/*******************  Bit definition for EXTI_EMR register  *******************/
N#define EXTI_EMR_MR0_Pos                    (0U)                               
N#define EXTI_EMR_MR0_Msk                    (0x1U << EXTI_EMR_MR0_Pos)         /*!< 0x00000001 */
N#define EXTI_EMR_MR0                        EXTI_EMR_MR0_Msk                   /*!< Event Mask on line 0 */
N#define EXTI_EMR_MR1_Pos                    (1U)                               
N#define EXTI_EMR_MR1_Msk                    (0x1U << EXTI_EMR_MR1_Pos)         /*!< 0x00000002 */
N#define EXTI_EMR_MR1                        EXTI_EMR_MR1_Msk                   /*!< Event Mask on line 1 */
N#define EXTI_EMR_MR2_Pos                    (2U)                               
N#define EXTI_EMR_MR2_Msk                    (0x1U << EXTI_EMR_MR2_Pos)         /*!< 0x00000004 */
N#define EXTI_EMR_MR2                        EXTI_EMR_MR2_Msk                   /*!< Event Mask on line 2 */
N#define EXTI_EMR_MR3_Pos                    (3U)                               
N#define EXTI_EMR_MR3_Msk                    (0x1U << EXTI_EMR_MR3_Pos)         /*!< 0x00000008 */
N#define EXTI_EMR_MR3                        EXTI_EMR_MR3_Msk                   /*!< Event Mask on line 3 */
N#define EXTI_EMR_MR4_Pos                    (4U)                               
N#define EXTI_EMR_MR4_Msk                    (0x1U << EXTI_EMR_MR4_Pos)         /*!< 0x00000010 */
N#define EXTI_EMR_MR4                        EXTI_EMR_MR4_Msk                   /*!< Event Mask on line 4 */
N#define EXTI_EMR_MR5_Pos                    (5U)                               
N#define EXTI_EMR_MR5_Msk                    (0x1U << EXTI_EMR_MR5_Pos)         /*!< 0x00000020 */
N#define EXTI_EMR_MR5                        EXTI_EMR_MR5_Msk                   /*!< Event Mask on line 5 */
N#define EXTI_EMR_MR6_Pos                    (6U)                               
N#define EXTI_EMR_MR6_Msk                    (0x1U << EXTI_EMR_MR6_Pos)         /*!< 0x00000040 */
N#define EXTI_EMR_MR6                        EXTI_EMR_MR6_Msk                   /*!< Event Mask on line 6 */
N#define EXTI_EMR_MR7_Pos                    (7U)                               
N#define EXTI_EMR_MR7_Msk                    (0x1U << EXTI_EMR_MR7_Pos)         /*!< 0x00000080 */
N#define EXTI_EMR_MR7                        EXTI_EMR_MR7_Msk                   /*!< Event Mask on line 7 */
N#define EXTI_EMR_MR8_Pos                    (8U)                               
N#define EXTI_EMR_MR8_Msk                    (0x1U << EXTI_EMR_MR8_Pos)         /*!< 0x00000100 */
N#define EXTI_EMR_MR8                        EXTI_EMR_MR8_Msk                   /*!< Event Mask on line 8 */
N#define EXTI_EMR_MR9_Pos                    (9U)                               
N#define EXTI_EMR_MR9_Msk                    (0x1U << EXTI_EMR_MR9_Pos)         /*!< 0x00000200 */
N#define EXTI_EMR_MR9                        EXTI_EMR_MR9_Msk                   /*!< Event Mask on line 9 */
N#define EXTI_EMR_MR10_Pos                   (10U)                              
N#define EXTI_EMR_MR10_Msk                   (0x1U << EXTI_EMR_MR10_Pos)        /*!< 0x00000400 */
N#define EXTI_EMR_MR10                       EXTI_EMR_MR10_Msk                  /*!< Event Mask on line 10 */
N#define EXTI_EMR_MR11_Pos                   (11U)                              
N#define EXTI_EMR_MR11_Msk                   (0x1U << EXTI_EMR_MR11_Pos)        /*!< 0x00000800 */
N#define EXTI_EMR_MR11                       EXTI_EMR_MR11_Msk                  /*!< Event Mask on line 11 */
N#define EXTI_EMR_MR12_Pos                   (12U)                              
N#define EXTI_EMR_MR12_Msk                   (0x1U << EXTI_EMR_MR12_Pos)        /*!< 0x00001000 */
N#define EXTI_EMR_MR12                       EXTI_EMR_MR12_Msk                  /*!< Event Mask on line 12 */
N#define EXTI_EMR_MR13_Pos                   (13U)                              
N#define EXTI_EMR_MR13_Msk                   (0x1U << EXTI_EMR_MR13_Pos)        /*!< 0x00002000 */
N#define EXTI_EMR_MR13                       EXTI_EMR_MR13_Msk                  /*!< Event Mask on line 13 */
N#define EXTI_EMR_MR14_Pos                   (14U)                              
N#define EXTI_EMR_MR14_Msk                   (0x1U << EXTI_EMR_MR14_Pos)        /*!< 0x00004000 */
N#define EXTI_EMR_MR14                       EXTI_EMR_MR14_Msk                  /*!< Event Mask on line 14 */
N#define EXTI_EMR_MR15_Pos                   (15U)                              
N#define EXTI_EMR_MR15_Msk                   (0x1U << EXTI_EMR_MR15_Pos)        /*!< 0x00008000 */
N#define EXTI_EMR_MR15                       EXTI_EMR_MR15_Msk                  /*!< Event Mask on line 15 */
N#define EXTI_EMR_MR16_Pos                   (16U)                              
N#define EXTI_EMR_MR16_Msk                   (0x1U << EXTI_EMR_MR16_Pos)        /*!< 0x00010000 */
N#define EXTI_EMR_MR16                       EXTI_EMR_MR16_Msk                  /*!< Event Mask on line 16 */
N#define EXTI_EMR_MR17_Pos                   (17U)                              
N#define EXTI_EMR_MR17_Msk                   (0x1U << EXTI_EMR_MR17_Pos)        /*!< 0x00020000 */
N#define EXTI_EMR_MR17                       EXTI_EMR_MR17_Msk                  /*!< Event Mask on line 17 */
N#define EXTI_EMR_MR18_Pos                   (18U)                              
N#define EXTI_EMR_MR18_Msk                   (0x1U << EXTI_EMR_MR18_Pos)        /*!< 0x00040000 */
N#define EXTI_EMR_MR18                       EXTI_EMR_MR18_Msk                  /*!< Event Mask on line 18 */
N
N/* References Defines */
N#define  EXTI_EMR_EM0 EXTI_EMR_MR0
N#define  EXTI_EMR_EM1 EXTI_EMR_MR1
N#define  EXTI_EMR_EM2 EXTI_EMR_MR2
N#define  EXTI_EMR_EM3 EXTI_EMR_MR3
N#define  EXTI_EMR_EM4 EXTI_EMR_MR4
N#define  EXTI_EMR_EM5 EXTI_EMR_MR5
N#define  EXTI_EMR_EM6 EXTI_EMR_MR6
N#define  EXTI_EMR_EM7 EXTI_EMR_MR7
N#define  EXTI_EMR_EM8 EXTI_EMR_MR8
N#define  EXTI_EMR_EM9 EXTI_EMR_MR9
N#define  EXTI_EMR_EM10 EXTI_EMR_MR10
N#define  EXTI_EMR_EM11 EXTI_EMR_MR11
N#define  EXTI_EMR_EM12 EXTI_EMR_MR12
N#define  EXTI_EMR_EM13 EXTI_EMR_MR13
N#define  EXTI_EMR_EM14 EXTI_EMR_MR14
N#define  EXTI_EMR_EM15 EXTI_EMR_MR15
N#define  EXTI_EMR_EM16 EXTI_EMR_MR16
N#define  EXTI_EMR_EM17 EXTI_EMR_MR17
N#define  EXTI_EMR_EM18 EXTI_EMR_MR18
N
N/******************  Bit definition for EXTI_RTSR register  *******************/
N#define EXTI_RTSR_TR0_Pos                   (0U)                               
N#define EXTI_RTSR_TR0_Msk                   (0x1U << EXTI_RTSR_TR0_Pos)        /*!< 0x00000001 */
N#define EXTI_RTSR_TR0                       EXTI_RTSR_TR0_Msk                  /*!< Rising trigger event configuration bit of line 0 */
N#define EXTI_RTSR_TR1_Pos                   (1U)                               
N#define EXTI_RTSR_TR1_Msk                   (0x1U << EXTI_RTSR_TR1_Pos)        /*!< 0x00000002 */
N#define EXTI_RTSR_TR1                       EXTI_RTSR_TR1_Msk                  /*!< Rising trigger event configuration bit of line 1 */
N#define EXTI_RTSR_TR2_Pos                   (2U)                               
N#define EXTI_RTSR_TR2_Msk                   (0x1U << EXTI_RTSR_TR2_Pos)        /*!< 0x00000004 */
N#define EXTI_RTSR_TR2                       EXTI_RTSR_TR2_Msk                  /*!< Rising trigger event configuration bit of line 2 */
N#define EXTI_RTSR_TR3_Pos                   (3U)                               
N#define EXTI_RTSR_TR3_Msk                   (0x1U << EXTI_RTSR_TR3_Pos)        /*!< 0x00000008 */
N#define EXTI_RTSR_TR3                       EXTI_RTSR_TR3_Msk                  /*!< Rising trigger event configuration bit of line 3 */
N#define EXTI_RTSR_TR4_Pos                   (4U)                               
N#define EXTI_RTSR_TR4_Msk                   (0x1U << EXTI_RTSR_TR4_Pos)        /*!< 0x00000010 */
N#define EXTI_RTSR_TR4                       EXTI_RTSR_TR4_Msk                  /*!< Rising trigger event configuration bit of line 4 */
N#define EXTI_RTSR_TR5_Pos                   (5U)                               
N#define EXTI_RTSR_TR5_Msk                   (0x1U << EXTI_RTSR_TR5_Pos)        /*!< 0x00000020 */
N#define EXTI_RTSR_TR5                       EXTI_RTSR_TR5_Msk                  /*!< Rising trigger event configuration bit of line 5 */
N#define EXTI_RTSR_TR6_Pos                   (6U)                               
N#define EXTI_RTSR_TR6_Msk                   (0x1U << EXTI_RTSR_TR6_Pos)        /*!< 0x00000040 */
N#define EXTI_RTSR_TR6                       EXTI_RTSR_TR6_Msk                  /*!< Rising trigger event configuration bit of line 6 */
N#define EXTI_RTSR_TR7_Pos                   (7U)                               
N#define EXTI_RTSR_TR7_Msk                   (0x1U << EXTI_RTSR_TR7_Pos)        /*!< 0x00000080 */
N#define EXTI_RTSR_TR7                       EXTI_RTSR_TR7_Msk                  /*!< Rising trigger event configuration bit of line 7 */
N#define EXTI_RTSR_TR8_Pos                   (8U)                               
N#define EXTI_RTSR_TR8_Msk                   (0x1U << EXTI_RTSR_TR8_Pos)        /*!< 0x00000100 */
N#define EXTI_RTSR_TR8                       EXTI_RTSR_TR8_Msk                  /*!< Rising trigger event configuration bit of line 8 */
N#define EXTI_RTSR_TR9_Pos                   (9U)                               
N#define EXTI_RTSR_TR9_Msk                   (0x1U << EXTI_RTSR_TR9_Pos)        /*!< 0x00000200 */
N#define EXTI_RTSR_TR9                       EXTI_RTSR_TR9_Msk                  /*!< Rising trigger event configuration bit of line 9 */
N#define EXTI_RTSR_TR10_Pos                  (10U)                              
N#define EXTI_RTSR_TR10_Msk                  (0x1U << EXTI_RTSR_TR10_Pos)       /*!< 0x00000400 */
N#define EXTI_RTSR_TR10                      EXTI_RTSR_TR10_Msk                 /*!< Rising trigger event configuration bit of line 10 */
N#define EXTI_RTSR_TR11_Pos                  (11U)                              
N#define EXTI_RTSR_TR11_Msk                  (0x1U << EXTI_RTSR_TR11_Pos)       /*!< 0x00000800 */
N#define EXTI_RTSR_TR11                      EXTI_RTSR_TR11_Msk                 /*!< Rising trigger event configuration bit of line 11 */
N#define EXTI_RTSR_TR12_Pos                  (12U)                              
N#define EXTI_RTSR_TR12_Msk                  (0x1U << EXTI_RTSR_TR12_Pos)       /*!< 0x00001000 */
N#define EXTI_RTSR_TR12                      EXTI_RTSR_TR12_Msk                 /*!< Rising trigger event configuration bit of line 12 */
N#define EXTI_RTSR_TR13_Pos                  (13U)                              
N#define EXTI_RTSR_TR13_Msk                  (0x1U << EXTI_RTSR_TR13_Pos)       /*!< 0x00002000 */
N#define EXTI_RTSR_TR13                      EXTI_RTSR_TR13_Msk                 /*!< Rising trigger event configuration bit of line 13 */
N#define EXTI_RTSR_TR14_Pos                  (14U)                              
N#define EXTI_RTSR_TR14_Msk                  (0x1U << EXTI_RTSR_TR14_Pos)       /*!< 0x00004000 */
N#define EXTI_RTSR_TR14                      EXTI_RTSR_TR14_Msk                 /*!< Rising trigger event configuration bit of line 14 */
N#define EXTI_RTSR_TR15_Pos                  (15U)                              
N#define EXTI_RTSR_TR15_Msk                  (0x1U << EXTI_RTSR_TR15_Pos)       /*!< 0x00008000 */
N#define EXTI_RTSR_TR15                      EXTI_RTSR_TR15_Msk                 /*!< Rising trigger event configuration bit of line 15 */
N#define EXTI_RTSR_TR16_Pos                  (16U)                              
N#define EXTI_RTSR_TR16_Msk                  (0x1U << EXTI_RTSR_TR16_Pos)       /*!< 0x00010000 */
N#define EXTI_RTSR_TR16                      EXTI_RTSR_TR16_Msk                 /*!< Rising trigger event configuration bit of line 16 */
N#define EXTI_RTSR_TR17_Pos                  (17U)                              
N#define EXTI_RTSR_TR17_Msk                  (0x1U << EXTI_RTSR_TR17_Pos)       /*!< 0x00020000 */
N#define EXTI_RTSR_TR17                      EXTI_RTSR_TR17_Msk                 /*!< Rising trigger event configuration bit of line 17 */
N#define EXTI_RTSR_TR18_Pos                  (18U)                              
N#define EXTI_RTSR_TR18_Msk                  (0x1U << EXTI_RTSR_TR18_Pos)       /*!< 0x00040000 */
N#define EXTI_RTSR_TR18                      EXTI_RTSR_TR18_Msk                 /*!< Rising trigger event configuration bit of line 18 */
N
N/* References Defines */
N#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0
N#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1
N#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2
N#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3
N#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4
N#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5
N#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6
N#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7
N#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8
N#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9
N#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10
N#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11
N#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12
N#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13
N#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14
N#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15
N#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16
N#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17
N#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18
N
N/******************  Bit definition for EXTI_FTSR register  *******************/
N#define EXTI_FTSR_TR0_Pos                   (0U)                               
N#define EXTI_FTSR_TR0_Msk                   (0x1U << EXTI_FTSR_TR0_Pos)        /*!< 0x00000001 */
N#define EXTI_FTSR_TR0                       EXTI_FTSR_TR0_Msk                  /*!< Falling trigger event configuration bit of line 0 */
N#define EXTI_FTSR_TR1_Pos                   (1U)                               
N#define EXTI_FTSR_TR1_Msk                   (0x1U << EXTI_FTSR_TR1_Pos)        /*!< 0x00000002 */
N#define EXTI_FTSR_TR1                       EXTI_FTSR_TR1_Msk                  /*!< Falling trigger event configuration bit of line 1 */
N#define EXTI_FTSR_TR2_Pos                   (2U)                               
N#define EXTI_FTSR_TR2_Msk                   (0x1U << EXTI_FTSR_TR2_Pos)        /*!< 0x00000004 */
N#define EXTI_FTSR_TR2                       EXTI_FTSR_TR2_Msk                  /*!< Falling trigger event configuration bit of line 2 */
N#define EXTI_FTSR_TR3_Pos                   (3U)                               
N#define EXTI_FTSR_TR3_Msk                   (0x1U << EXTI_FTSR_TR3_Pos)        /*!< 0x00000008 */
N#define EXTI_FTSR_TR3                       EXTI_FTSR_TR3_Msk                  /*!< Falling trigger event configuration bit of line 3 */
N#define EXTI_FTSR_TR4_Pos                   (4U)                               
N#define EXTI_FTSR_TR4_Msk                   (0x1U << EXTI_FTSR_TR4_Pos)        /*!< 0x00000010 */
N#define EXTI_FTSR_TR4                       EXTI_FTSR_TR4_Msk                  /*!< Falling trigger event configuration bit of line 4 */
N#define EXTI_FTSR_TR5_Pos                   (5U)                               
N#define EXTI_FTSR_TR5_Msk                   (0x1U << EXTI_FTSR_TR5_Pos)        /*!< 0x00000020 */
N#define EXTI_FTSR_TR5                       EXTI_FTSR_TR5_Msk                  /*!< Falling trigger event configuration bit of line 5 */
N#define EXTI_FTSR_TR6_Pos                   (6U)                               
N#define EXTI_FTSR_TR6_Msk                   (0x1U << EXTI_FTSR_TR6_Pos)        /*!< 0x00000040 */
N#define EXTI_FTSR_TR6                       EXTI_FTSR_TR6_Msk                  /*!< Falling trigger event configuration bit of line 6 */
N#define EXTI_FTSR_TR7_Pos                   (7U)                               
N#define EXTI_FTSR_TR7_Msk                   (0x1U << EXTI_FTSR_TR7_Pos)        /*!< 0x00000080 */
N#define EXTI_FTSR_TR7                       EXTI_FTSR_TR7_Msk                  /*!< Falling trigger event configuration bit of line 7 */
N#define EXTI_FTSR_TR8_Pos                   (8U)                               
N#define EXTI_FTSR_TR8_Msk                   (0x1U << EXTI_FTSR_TR8_Pos)        /*!< 0x00000100 */
N#define EXTI_FTSR_TR8                       EXTI_FTSR_TR8_Msk                  /*!< Falling trigger event configuration bit of line 8 */
N#define EXTI_FTSR_TR9_Pos                   (9U)                               
N#define EXTI_FTSR_TR9_Msk                   (0x1U << EXTI_FTSR_TR9_Pos)        /*!< 0x00000200 */
N#define EXTI_FTSR_TR9                       EXTI_FTSR_TR9_Msk                  /*!< Falling trigger event configuration bit of line 9 */
N#define EXTI_FTSR_TR10_Pos                  (10U)                              
N#define EXTI_FTSR_TR10_Msk                  (0x1U << EXTI_FTSR_TR10_Pos)       /*!< 0x00000400 */
N#define EXTI_FTSR_TR10                      EXTI_FTSR_TR10_Msk                 /*!< Falling trigger event configuration bit of line 10 */
N#define EXTI_FTSR_TR11_Pos                  (11U)                              
N#define EXTI_FTSR_TR11_Msk                  (0x1U << EXTI_FTSR_TR11_Pos)       /*!< 0x00000800 */
N#define EXTI_FTSR_TR11                      EXTI_FTSR_TR11_Msk                 /*!< Falling trigger event configuration bit of line 11 */
N#define EXTI_FTSR_TR12_Pos                  (12U)                              
N#define EXTI_FTSR_TR12_Msk                  (0x1U << EXTI_FTSR_TR12_Pos)       /*!< 0x00001000 */
N#define EXTI_FTSR_TR12                      EXTI_FTSR_TR12_Msk                 /*!< Falling trigger event configuration bit of line 12 */
N#define EXTI_FTSR_TR13_Pos                  (13U)                              
N#define EXTI_FTSR_TR13_Msk                  (0x1U << EXTI_FTSR_TR13_Pos)       /*!< 0x00002000 */
N#define EXTI_FTSR_TR13                      EXTI_FTSR_TR13_Msk                 /*!< Falling trigger event configuration bit of line 13 */
N#define EXTI_FTSR_TR14_Pos                  (14U)                              
N#define EXTI_FTSR_TR14_Msk                  (0x1U << EXTI_FTSR_TR14_Pos)       /*!< 0x00004000 */
N#define EXTI_FTSR_TR14                      EXTI_FTSR_TR14_Msk                 /*!< Falling trigger event configuration bit of line 14 */
N#define EXTI_FTSR_TR15_Pos                  (15U)                              
N#define EXTI_FTSR_TR15_Msk                  (0x1U << EXTI_FTSR_TR15_Pos)       /*!< 0x00008000 */
N#define EXTI_FTSR_TR15                      EXTI_FTSR_TR15_Msk                 /*!< Falling trigger event configuration bit of line 15 */
N#define EXTI_FTSR_TR16_Pos                  (16U)                              
N#define EXTI_FTSR_TR16_Msk                  (0x1U << EXTI_FTSR_TR16_Pos)       /*!< 0x00010000 */
N#define EXTI_FTSR_TR16                      EXTI_FTSR_TR16_Msk                 /*!< Falling trigger event configuration bit of line 16 */
N#define EXTI_FTSR_TR17_Pos                  (17U)                              
N#define EXTI_FTSR_TR17_Msk                  (0x1U << EXTI_FTSR_TR17_Pos)       /*!< 0x00020000 */
N#define EXTI_FTSR_TR17                      EXTI_FTSR_TR17_Msk                 /*!< Falling trigger event configuration bit of line 17 */
N#define EXTI_FTSR_TR18_Pos                  (18U)                              
N#define EXTI_FTSR_TR18_Msk                  (0x1U << EXTI_FTSR_TR18_Pos)       /*!< 0x00040000 */
N#define EXTI_FTSR_TR18                      EXTI_FTSR_TR18_Msk                 /*!< Falling trigger event configuration bit of line 18 */
N
N/* References Defines */
N#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0
N#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1
N#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2
N#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3
N#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4
N#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5
N#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6
N#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7
N#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8
N#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9
N#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10
N#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11
N#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12
N#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13
N#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14
N#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15
N#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16
N#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17
N#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18
N
N/******************  Bit definition for EXTI_SWIER register  ******************/
N#define EXTI_SWIER_SWIER0_Pos               (0U)                               
N#define EXTI_SWIER_SWIER0_Msk               (0x1U << EXTI_SWIER_SWIER0_Pos)    /*!< 0x00000001 */
N#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWIER0_Msk              /*!< Software Interrupt on line 0 */
N#define EXTI_SWIER_SWIER1_Pos               (1U)                               
N#define EXTI_SWIER_SWIER1_Msk               (0x1U << EXTI_SWIER_SWIER1_Pos)    /*!< 0x00000002 */
N#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWIER1_Msk              /*!< Software Interrupt on line 1 */
N#define EXTI_SWIER_SWIER2_Pos               (2U)                               
N#define EXTI_SWIER_SWIER2_Msk               (0x1U << EXTI_SWIER_SWIER2_Pos)    /*!< 0x00000004 */
N#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWIER2_Msk              /*!< Software Interrupt on line 2 */
N#define EXTI_SWIER_SWIER3_Pos               (3U)                               
N#define EXTI_SWIER_SWIER3_Msk               (0x1U << EXTI_SWIER_SWIER3_Pos)    /*!< 0x00000008 */
N#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWIER3_Msk              /*!< Software Interrupt on line 3 */
N#define EXTI_SWIER_SWIER4_Pos               (4U)                               
N#define EXTI_SWIER_SWIER4_Msk               (0x1U << EXTI_SWIER_SWIER4_Pos)    /*!< 0x00000010 */
N#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWIER4_Msk              /*!< Software Interrupt on line 4 */
N#define EXTI_SWIER_SWIER5_Pos               (5U)                               
N#define EXTI_SWIER_SWIER5_Msk               (0x1U << EXTI_SWIER_SWIER5_Pos)    /*!< 0x00000020 */
N#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWIER5_Msk              /*!< Software Interrupt on line 5 */
N#define EXTI_SWIER_SWIER6_Pos               (6U)                               
N#define EXTI_SWIER_SWIER6_Msk               (0x1U << EXTI_SWIER_SWIER6_Pos)    /*!< 0x00000040 */
N#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWIER6_Msk              /*!< Software Interrupt on line 6 */
N#define EXTI_SWIER_SWIER7_Pos               (7U)                               
N#define EXTI_SWIER_SWIER7_Msk               (0x1U << EXTI_SWIER_SWIER7_Pos)    /*!< 0x00000080 */
N#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWIER7_Msk              /*!< Software Interrupt on line 7 */
N#define EXTI_SWIER_SWIER8_Pos               (8U)                               
N#define EXTI_SWIER_SWIER8_Msk               (0x1U << EXTI_SWIER_SWIER8_Pos)    /*!< 0x00000100 */
N#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWIER8_Msk              /*!< Software Interrupt on line 8 */
N#define EXTI_SWIER_SWIER9_Pos               (9U)                               
N#define EXTI_SWIER_SWIER9_Msk               (0x1U << EXTI_SWIER_SWIER9_Pos)    /*!< 0x00000200 */
N#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWIER9_Msk              /*!< Software Interrupt on line 9 */
N#define EXTI_SWIER_SWIER10_Pos              (10U)                              
N#define EXTI_SWIER_SWIER10_Msk              (0x1U << EXTI_SWIER_SWIER10_Pos)   /*!< 0x00000400 */
N#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWIER10_Msk             /*!< Software Interrupt on line 10 */
N#define EXTI_SWIER_SWIER11_Pos              (11U)                              
N#define EXTI_SWIER_SWIER11_Msk              (0x1U << EXTI_SWIER_SWIER11_Pos)   /*!< 0x00000800 */
N#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWIER11_Msk             /*!< Software Interrupt on line 11 */
N#define EXTI_SWIER_SWIER12_Pos              (12U)                              
N#define EXTI_SWIER_SWIER12_Msk              (0x1U << EXTI_SWIER_SWIER12_Pos)   /*!< 0x00001000 */
N#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWIER12_Msk             /*!< Software Interrupt on line 12 */
N#define EXTI_SWIER_SWIER13_Pos              (13U)                              
N#define EXTI_SWIER_SWIER13_Msk              (0x1U << EXTI_SWIER_SWIER13_Pos)   /*!< 0x00002000 */
N#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWIER13_Msk             /*!< Software Interrupt on line 13 */
N#define EXTI_SWIER_SWIER14_Pos              (14U)                              
N#define EXTI_SWIER_SWIER14_Msk              (0x1U << EXTI_SWIER_SWIER14_Pos)   /*!< 0x00004000 */
N#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWIER14_Msk             /*!< Software Interrupt on line 14 */
N#define EXTI_SWIER_SWIER15_Pos              (15U)                              
N#define EXTI_SWIER_SWIER15_Msk              (0x1U << EXTI_SWIER_SWIER15_Pos)   /*!< 0x00008000 */
N#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWIER15_Msk             /*!< Software Interrupt on line 15 */
N#define EXTI_SWIER_SWIER16_Pos              (16U)                              
N#define EXTI_SWIER_SWIER16_Msk              (0x1U << EXTI_SWIER_SWIER16_Pos)   /*!< 0x00010000 */
N#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWIER16_Msk             /*!< Software Interrupt on line 16 */
N#define EXTI_SWIER_SWIER17_Pos              (17U)                              
N#define EXTI_SWIER_SWIER17_Msk              (0x1U << EXTI_SWIER_SWIER17_Pos)   /*!< 0x00020000 */
N#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWIER17_Msk             /*!< Software Interrupt on line 17 */
N#define EXTI_SWIER_SWIER18_Pos              (18U)                              
N#define EXTI_SWIER_SWIER18_Msk              (0x1U << EXTI_SWIER_SWIER18_Pos)   /*!< 0x00040000 */
N#define EXTI_SWIER_SWIER18                  EXTI_SWIER_SWIER18_Msk             /*!< Software Interrupt on line 18 */
N
N/* References Defines */
N#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
N#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
N#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
N#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
N#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
N#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
N#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
N#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
N#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
N#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
N#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
N#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
N#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
N#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
N#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
N#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
N#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
N#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
N#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
N
N/*******************  Bit definition for EXTI_PR register  ********************/
N#define EXTI_PR_PR0_Pos                     (0U)                               
N#define EXTI_PR_PR0_Msk                     (0x1U << EXTI_PR_PR0_Pos)          /*!< 0x00000001 */
N#define EXTI_PR_PR0                         EXTI_PR_PR0_Msk                    /*!< Pending bit for line 0 */
N#define EXTI_PR_PR1_Pos                     (1U)                               
N#define EXTI_PR_PR1_Msk                     (0x1U << EXTI_PR_PR1_Pos)          /*!< 0x00000002 */
N#define EXTI_PR_PR1                         EXTI_PR_PR1_Msk                    /*!< Pending bit for line 1 */
N#define EXTI_PR_PR2_Pos                     (2U)                               
N#define EXTI_PR_PR2_Msk                     (0x1U << EXTI_PR_PR2_Pos)          /*!< 0x00000004 */
N#define EXTI_PR_PR2                         EXTI_PR_PR2_Msk                    /*!< Pending bit for line 2 */
N#define EXTI_PR_PR3_Pos                     (3U)                               
N#define EXTI_PR_PR3_Msk                     (0x1U << EXTI_PR_PR3_Pos)          /*!< 0x00000008 */
N#define EXTI_PR_PR3                         EXTI_PR_PR3_Msk                    /*!< Pending bit for line 3 */
N#define EXTI_PR_PR4_Pos                     (4U)                               
N#define EXTI_PR_PR4_Msk                     (0x1U << EXTI_PR_PR4_Pos)          /*!< 0x00000010 */
N#define EXTI_PR_PR4                         EXTI_PR_PR4_Msk                    /*!< Pending bit for line 4 */
N#define EXTI_PR_PR5_Pos                     (5U)                               
N#define EXTI_PR_PR5_Msk                     (0x1U << EXTI_PR_PR5_Pos)          /*!< 0x00000020 */
N#define EXTI_PR_PR5                         EXTI_PR_PR5_Msk                    /*!< Pending bit for line 5 */
N#define EXTI_PR_PR6_Pos                     (6U)                               
N#define EXTI_PR_PR6_Msk                     (0x1U << EXTI_PR_PR6_Pos)          /*!< 0x00000040 */
N#define EXTI_PR_PR6                         EXTI_PR_PR6_Msk                    /*!< Pending bit for line 6 */
N#define EXTI_PR_PR7_Pos                     (7U)                               
N#define EXTI_PR_PR7_Msk                     (0x1U << EXTI_PR_PR7_Pos)          /*!< 0x00000080 */
N#define EXTI_PR_PR7                         EXTI_PR_PR7_Msk                    /*!< Pending bit for line 7 */
N#define EXTI_PR_PR8_Pos                     (8U)                               
N#define EXTI_PR_PR8_Msk                     (0x1U << EXTI_PR_PR8_Pos)          /*!< 0x00000100 */
N#define EXTI_PR_PR8                         EXTI_PR_PR8_Msk                    /*!< Pending bit for line 8 */
N#define EXTI_PR_PR9_Pos                     (9U)                               
N#define EXTI_PR_PR9_Msk                     (0x1U << EXTI_PR_PR9_Pos)          /*!< 0x00000200 */
N#define EXTI_PR_PR9                         EXTI_PR_PR9_Msk                    /*!< Pending bit for line 9 */
N#define EXTI_PR_PR10_Pos                    (10U)                              
N#define EXTI_PR_PR10_Msk                    (0x1U << EXTI_PR_PR10_Pos)         /*!< 0x00000400 */
N#define EXTI_PR_PR10                        EXTI_PR_PR10_Msk                   /*!< Pending bit for line 10 */
N#define EXTI_PR_PR11_Pos                    (11U)                              
N#define EXTI_PR_PR11_Msk                    (0x1U << EXTI_PR_PR11_Pos)         /*!< 0x00000800 */
N#define EXTI_PR_PR11                        EXTI_PR_PR11_Msk                   /*!< Pending bit for line 11 */
N#define EXTI_PR_PR12_Pos                    (12U)                              
N#define EXTI_PR_PR12_Msk                    (0x1U << EXTI_PR_PR12_Pos)         /*!< 0x00001000 */
N#define EXTI_PR_PR12                        EXTI_PR_PR12_Msk                   /*!< Pending bit for line 12 */
N#define EXTI_PR_PR13_Pos                    (13U)                              
N#define EXTI_PR_PR13_Msk                    (0x1U << EXTI_PR_PR13_Pos)         /*!< 0x00002000 */
N#define EXTI_PR_PR13                        EXTI_PR_PR13_Msk                   /*!< Pending bit for line 13 */
N#define EXTI_PR_PR14_Pos                    (14U)                              
N#define EXTI_PR_PR14_Msk                    (0x1U << EXTI_PR_PR14_Pos)         /*!< 0x00004000 */
N#define EXTI_PR_PR14                        EXTI_PR_PR14_Msk                   /*!< Pending bit for line 14 */
N#define EXTI_PR_PR15_Pos                    (15U)                              
N#define EXTI_PR_PR15_Msk                    (0x1U << EXTI_PR_PR15_Pos)         /*!< 0x00008000 */
N#define EXTI_PR_PR15                        EXTI_PR_PR15_Msk                   /*!< Pending bit for line 15 */
N#define EXTI_PR_PR16_Pos                    (16U)                              
N#define EXTI_PR_PR16_Msk                    (0x1U << EXTI_PR_PR16_Pos)         /*!< 0x00010000 */
N#define EXTI_PR_PR16                        EXTI_PR_PR16_Msk                   /*!< Pending bit for line 16 */
N#define EXTI_PR_PR17_Pos                    (17U)                              
N#define EXTI_PR_PR17_Msk                    (0x1U << EXTI_PR_PR17_Pos)         /*!< 0x00020000 */
N#define EXTI_PR_PR17                        EXTI_PR_PR17_Msk                   /*!< Pending bit for line 17 */
N#define EXTI_PR_PR18_Pos                    (18U)                              
N#define EXTI_PR_PR18_Msk                    (0x1U << EXTI_PR_PR18_Pos)         /*!< 0x00040000 */
N#define EXTI_PR_PR18                        EXTI_PR_PR18_Msk                   /*!< Pending bit for line 18 */
N
N/* References Defines */
N#define  EXTI_PR_PIF0 EXTI_PR_PR0
N#define  EXTI_PR_PIF1 EXTI_PR_PR1
N#define  EXTI_PR_PIF2 EXTI_PR_PR2
N#define  EXTI_PR_PIF3 EXTI_PR_PR3
N#define  EXTI_PR_PIF4 EXTI_PR_PR4
N#define  EXTI_PR_PIF5 EXTI_PR_PR5
N#define  EXTI_PR_PIF6 EXTI_PR_PR6
N#define  EXTI_PR_PIF7 EXTI_PR_PR7
N#define  EXTI_PR_PIF8 EXTI_PR_PR8
N#define  EXTI_PR_PIF9 EXTI_PR_PR9
N#define  EXTI_PR_PIF10 EXTI_PR_PR10
N#define  EXTI_PR_PIF11 EXTI_PR_PR11
N#define  EXTI_PR_PIF12 EXTI_PR_PR12
N#define  EXTI_PR_PIF13 EXTI_PR_PR13
N#define  EXTI_PR_PIF14 EXTI_PR_PR14
N#define  EXTI_PR_PIF15 EXTI_PR_PR15
N#define  EXTI_PR_PIF16 EXTI_PR_PR16
N#define  EXTI_PR_PIF17 EXTI_PR_PR17
N#define  EXTI_PR_PIF18 EXTI_PR_PR18
N
N/******************************************************************************/
N/*                                                                            */
N/*                             DMA Controller                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for DMA_ISR register  ********************/
N#define DMA_ISR_GIF1_Pos                    (0U)                               
N#define DMA_ISR_GIF1_Msk                    (0x1U << DMA_ISR_GIF1_Pos)         /*!< 0x00000001 */
N#define DMA_ISR_GIF1                        DMA_ISR_GIF1_Msk                   /*!< Channel 1 Global interrupt flag */
N#define DMA_ISR_TCIF1_Pos                   (1U)                               
N#define DMA_ISR_TCIF1_Msk                   (0x1U << DMA_ISR_TCIF1_Pos)        /*!< 0x00000002 */
N#define DMA_ISR_TCIF1                       DMA_ISR_TCIF1_Msk                  /*!< Channel 1 Transfer Complete flag */
N#define DMA_ISR_HTIF1_Pos                   (2U)                               
N#define DMA_ISR_HTIF1_Msk                   (0x1U << DMA_ISR_HTIF1_Pos)        /*!< 0x00000004 */
N#define DMA_ISR_HTIF1                       DMA_ISR_HTIF1_Msk                  /*!< Channel 1 Half Transfer flag */
N#define DMA_ISR_TEIF1_Pos                   (3U)                               
N#define DMA_ISR_TEIF1_Msk                   (0x1U << DMA_ISR_TEIF1_Pos)        /*!< 0x00000008 */
N#define DMA_ISR_TEIF1                       DMA_ISR_TEIF1_Msk                  /*!< Channel 1 Transfer Error flag */
N#define DMA_ISR_GIF2_Pos                    (4U)                               
N#define DMA_ISR_GIF2_Msk                    (0x1U << DMA_ISR_GIF2_Pos)         /*!< 0x00000010 */
N#define DMA_ISR_GIF2                        DMA_ISR_GIF2_Msk                   /*!< Channel 2 Global interrupt flag */
N#define DMA_ISR_TCIF2_Pos                   (5U)                               
N#define DMA_ISR_TCIF2_Msk                   (0x1U << DMA_ISR_TCIF2_Pos)        /*!< 0x00000020 */
N#define DMA_ISR_TCIF2                       DMA_ISR_TCIF2_Msk                  /*!< Channel 2 Transfer Complete flag */
N#define DMA_ISR_HTIF2_Pos                   (6U)                               
N#define DMA_ISR_HTIF2_Msk                   (0x1U << DMA_ISR_HTIF2_Pos)        /*!< 0x00000040 */
N#define DMA_ISR_HTIF2                       DMA_ISR_HTIF2_Msk                  /*!< Channel 2 Half Transfer flag */
N#define DMA_ISR_TEIF2_Pos                   (7U)                               
N#define DMA_ISR_TEIF2_Msk                   (0x1U << DMA_ISR_TEIF2_Pos)        /*!< 0x00000080 */
N#define DMA_ISR_TEIF2                       DMA_ISR_TEIF2_Msk                  /*!< Channel 2 Transfer Error flag */
N#define DMA_ISR_GIF3_Pos                    (8U)                               
N#define DMA_ISR_GIF3_Msk                    (0x1U << DMA_ISR_GIF3_Pos)         /*!< 0x00000100 */
N#define DMA_ISR_GIF3                        DMA_ISR_GIF3_Msk                   /*!< Channel 3 Global interrupt flag */
N#define DMA_ISR_TCIF3_Pos                   (9U)                               
N#define DMA_ISR_TCIF3_Msk                   (0x1U << DMA_ISR_TCIF3_Pos)        /*!< 0x00000200 */
N#define DMA_ISR_TCIF3                       DMA_ISR_TCIF3_Msk                  /*!< Channel 3 Transfer Complete flag */
N#define DMA_ISR_HTIF3_Pos                   (10U)                              
N#define DMA_ISR_HTIF3_Msk                   (0x1U << DMA_ISR_HTIF3_Pos)        /*!< 0x00000400 */
N#define DMA_ISR_HTIF3                       DMA_ISR_HTIF3_Msk                  /*!< Channel 3 Half Transfer flag */
N#define DMA_ISR_TEIF3_Pos                   (11U)                              
N#define DMA_ISR_TEIF3_Msk                   (0x1U << DMA_ISR_TEIF3_Pos)        /*!< 0x00000800 */
N#define DMA_ISR_TEIF3                       DMA_ISR_TEIF3_Msk                  /*!< Channel 3 Transfer Error flag */
N#define DMA_ISR_GIF4_Pos                    (12U)                              
N#define DMA_ISR_GIF4_Msk                    (0x1U << DMA_ISR_GIF4_Pos)         /*!< 0x00001000 */
N#define DMA_ISR_GIF4                        DMA_ISR_GIF4_Msk                   /*!< Channel 4 Global interrupt flag */
N#define DMA_ISR_TCIF4_Pos                   (13U)                              
N#define DMA_ISR_TCIF4_Msk                   (0x1U << DMA_ISR_TCIF4_Pos)        /*!< 0x00002000 */
N#define DMA_ISR_TCIF4                       DMA_ISR_TCIF4_Msk                  /*!< Channel 4 Transfer Complete flag */
N#define DMA_ISR_HTIF4_Pos                   (14U)                              
N#define DMA_ISR_HTIF4_Msk                   (0x1U << DMA_ISR_HTIF4_Pos)        /*!< 0x00004000 */
N#define DMA_ISR_HTIF4                       DMA_ISR_HTIF4_Msk                  /*!< Channel 4 Half Transfer flag */
N#define DMA_ISR_TEIF4_Pos                   (15U)                              
N#define DMA_ISR_TEIF4_Msk                   (0x1U << DMA_ISR_TEIF4_Pos)        /*!< 0x00008000 */
N#define DMA_ISR_TEIF4                       DMA_ISR_TEIF4_Msk                  /*!< Channel 4 Transfer Error flag */
N#define DMA_ISR_GIF5_Pos                    (16U)                              
N#define DMA_ISR_GIF5_Msk                    (0x1U << DMA_ISR_GIF5_Pos)         /*!< 0x00010000 */
N#define DMA_ISR_GIF5                        DMA_ISR_GIF5_Msk                   /*!< Channel 5 Global interrupt flag */
N#define DMA_ISR_TCIF5_Pos                   (17U)                              
N#define DMA_ISR_TCIF5_Msk                   (0x1U << DMA_ISR_TCIF5_Pos)        /*!< 0x00020000 */
N#define DMA_ISR_TCIF5                       DMA_ISR_TCIF5_Msk                  /*!< Channel 5 Transfer Complete flag */
N#define DMA_ISR_HTIF5_Pos                   (18U)                              
N#define DMA_ISR_HTIF5_Msk                   (0x1U << DMA_ISR_HTIF5_Pos)        /*!< 0x00040000 */
N#define DMA_ISR_HTIF5                       DMA_ISR_HTIF5_Msk                  /*!< Channel 5 Half Transfer flag */
N#define DMA_ISR_TEIF5_Pos                   (19U)                              
N#define DMA_ISR_TEIF5_Msk                   (0x1U << DMA_ISR_TEIF5_Pos)        /*!< 0x00080000 */
N#define DMA_ISR_TEIF5                       DMA_ISR_TEIF5_Msk                  /*!< Channel 5 Transfer Error flag */
N#define DMA_ISR_GIF6_Pos                    (20U)                              
N#define DMA_ISR_GIF6_Msk                    (0x1U << DMA_ISR_GIF6_Pos)         /*!< 0x00100000 */
N#define DMA_ISR_GIF6                        DMA_ISR_GIF6_Msk                   /*!< Channel 6 Global interrupt flag */
N#define DMA_ISR_TCIF6_Pos                   (21U)                              
N#define DMA_ISR_TCIF6_Msk                   (0x1U << DMA_ISR_TCIF6_Pos)        /*!< 0x00200000 */
N#define DMA_ISR_TCIF6                       DMA_ISR_TCIF6_Msk                  /*!< Channel 6 Transfer Complete flag */
N#define DMA_ISR_HTIF6_Pos                   (22U)                              
N#define DMA_ISR_HTIF6_Msk                   (0x1U << DMA_ISR_HTIF6_Pos)        /*!< 0x00400000 */
N#define DMA_ISR_HTIF6                       DMA_ISR_HTIF6_Msk                  /*!< Channel 6 Half Transfer flag */
N#define DMA_ISR_TEIF6_Pos                   (23U)                              
N#define DMA_ISR_TEIF6_Msk                   (0x1U << DMA_ISR_TEIF6_Pos)        /*!< 0x00800000 */
N#define DMA_ISR_TEIF6                       DMA_ISR_TEIF6_Msk                  /*!< Channel 6 Transfer Error flag */
N#define DMA_ISR_GIF7_Pos                    (24U)                              
N#define DMA_ISR_GIF7_Msk                    (0x1U << DMA_ISR_GIF7_Pos)         /*!< 0x01000000 */
N#define DMA_ISR_GIF7                        DMA_ISR_GIF7_Msk                   /*!< Channel 7 Global interrupt flag */
N#define DMA_ISR_TCIF7_Pos                   (25U)                              
N#define DMA_ISR_TCIF7_Msk                   (0x1U << DMA_ISR_TCIF7_Pos)        /*!< 0x02000000 */
N#define DMA_ISR_TCIF7                       DMA_ISR_TCIF7_Msk                  /*!< Channel 7 Transfer Complete flag */
N#define DMA_ISR_HTIF7_Pos                   (26U)                              
N#define DMA_ISR_HTIF7_Msk                   (0x1U << DMA_ISR_HTIF7_Pos)        /*!< 0x04000000 */
N#define DMA_ISR_HTIF7                       DMA_ISR_HTIF7_Msk                  /*!< Channel 7 Half Transfer flag */
N#define DMA_ISR_TEIF7_Pos                   (27U)                              
N#define DMA_ISR_TEIF7_Msk                   (0x1U << DMA_ISR_TEIF7_Pos)        /*!< 0x08000000 */
N#define DMA_ISR_TEIF7                       DMA_ISR_TEIF7_Msk                  /*!< Channel 7 Transfer Error flag */
N
N/*******************  Bit definition for DMA_IFCR register  *******************/
N#define DMA_IFCR_CGIF1_Pos                  (0U)                               
N#define DMA_IFCR_CGIF1_Msk                  (0x1U << DMA_IFCR_CGIF1_Pos)       /*!< 0x00000001 */
N#define DMA_IFCR_CGIF1                      DMA_IFCR_CGIF1_Msk                 /*!< Channel 1 Global interrupt clear */
N#define DMA_IFCR_CTCIF1_Pos                 (1U)                               
N#define DMA_IFCR_CTCIF1_Msk                 (0x1U << DMA_IFCR_CTCIF1_Pos)      /*!< 0x00000002 */
N#define DMA_IFCR_CTCIF1                     DMA_IFCR_CTCIF1_Msk                /*!< Channel 1 Transfer Complete clear */
N#define DMA_IFCR_CHTIF1_Pos                 (2U)                               
N#define DMA_IFCR_CHTIF1_Msk                 (0x1U << DMA_IFCR_CHTIF1_Pos)      /*!< 0x00000004 */
N#define DMA_IFCR_CHTIF1                     DMA_IFCR_CHTIF1_Msk                /*!< Channel 1 Half Transfer clear */
N#define DMA_IFCR_CTEIF1_Pos                 (3U)                               
N#define DMA_IFCR_CTEIF1_Msk                 (0x1U << DMA_IFCR_CTEIF1_Pos)      /*!< 0x00000008 */
N#define DMA_IFCR_CTEIF1                     DMA_IFCR_CTEIF1_Msk                /*!< Channel 1 Transfer Error clear */
N#define DMA_IFCR_CGIF2_Pos                  (4U)                               
N#define DMA_IFCR_CGIF2_Msk                  (0x1U << DMA_IFCR_CGIF2_Pos)       /*!< 0x00000010 */
N#define DMA_IFCR_CGIF2                      DMA_IFCR_CGIF2_Msk                 /*!< Channel 2 Global interrupt clear */
N#define DMA_IFCR_CTCIF2_Pos                 (5U)                               
N#define DMA_IFCR_CTCIF2_Msk                 (0x1U << DMA_IFCR_CTCIF2_Pos)      /*!< 0x00000020 */
N#define DMA_IFCR_CTCIF2                     DMA_IFCR_CTCIF2_Msk                /*!< Channel 2 Transfer Complete clear */
N#define DMA_IFCR_CHTIF2_Pos                 (6U)                               
N#define DMA_IFCR_CHTIF2_Msk                 (0x1U << DMA_IFCR_CHTIF2_Pos)      /*!< 0x00000040 */
N#define DMA_IFCR_CHTIF2                     DMA_IFCR_CHTIF2_Msk                /*!< Channel 2 Half Transfer clear */
N#define DMA_IFCR_CTEIF2_Pos                 (7U)                               
N#define DMA_IFCR_CTEIF2_Msk                 (0x1U << DMA_IFCR_CTEIF2_Pos)      /*!< 0x00000080 */
N#define DMA_IFCR_CTEIF2                     DMA_IFCR_CTEIF2_Msk                /*!< Channel 2 Transfer Error clear */
N#define DMA_IFCR_CGIF3_Pos                  (8U)                               
N#define DMA_IFCR_CGIF3_Msk                  (0x1U << DMA_IFCR_CGIF3_Pos)       /*!< 0x00000100 */
N#define DMA_IFCR_CGIF3                      DMA_IFCR_CGIF3_Msk                 /*!< Channel 3 Global interrupt clear */
N#define DMA_IFCR_CTCIF3_Pos                 (9U)                               
N#define DMA_IFCR_CTCIF3_Msk                 (0x1U << DMA_IFCR_CTCIF3_Pos)      /*!< 0x00000200 */
N#define DMA_IFCR_CTCIF3                     DMA_IFCR_CTCIF3_Msk                /*!< Channel 3 Transfer Complete clear */
N#define DMA_IFCR_CHTIF3_Pos                 (10U)                              
N#define DMA_IFCR_CHTIF3_Msk                 (0x1U << DMA_IFCR_CHTIF3_Pos)      /*!< 0x00000400 */
N#define DMA_IFCR_CHTIF3                     DMA_IFCR_CHTIF3_Msk                /*!< Channel 3 Half Transfer clear */
N#define DMA_IFCR_CTEIF3_Pos                 (11U)                              
N#define DMA_IFCR_CTEIF3_Msk                 (0x1U << DMA_IFCR_CTEIF3_Pos)      /*!< 0x00000800 */
N#define DMA_IFCR_CTEIF3                     DMA_IFCR_CTEIF3_Msk                /*!< Channel 3 Transfer Error clear */
N#define DMA_IFCR_CGIF4_Pos                  (12U)                              
N#define DMA_IFCR_CGIF4_Msk                  (0x1U << DMA_IFCR_CGIF4_Pos)       /*!< 0x00001000 */
N#define DMA_IFCR_CGIF4                      DMA_IFCR_CGIF4_Msk                 /*!< Channel 4 Global interrupt clear */
N#define DMA_IFCR_CTCIF4_Pos                 (13U)                              
N#define DMA_IFCR_CTCIF4_Msk                 (0x1U << DMA_IFCR_CTCIF4_Pos)      /*!< 0x00002000 */
N#define DMA_IFCR_CTCIF4                     DMA_IFCR_CTCIF4_Msk                /*!< Channel 4 Transfer Complete clear */
N#define DMA_IFCR_CHTIF4_Pos                 (14U)                              
N#define DMA_IFCR_CHTIF4_Msk                 (0x1U << DMA_IFCR_CHTIF4_Pos)      /*!< 0x00004000 */
N#define DMA_IFCR_CHTIF4                     DMA_IFCR_CHTIF4_Msk                /*!< Channel 4 Half Transfer clear */
N#define DMA_IFCR_CTEIF4_Pos                 (15U)                              
N#define DMA_IFCR_CTEIF4_Msk                 (0x1U << DMA_IFCR_CTEIF4_Pos)      /*!< 0x00008000 */
N#define DMA_IFCR_CTEIF4                     DMA_IFCR_CTEIF4_Msk                /*!< Channel 4 Transfer Error clear */
N#define DMA_IFCR_CGIF5_Pos                  (16U)                              
N#define DMA_IFCR_CGIF5_Msk                  (0x1U << DMA_IFCR_CGIF5_Pos)       /*!< 0x00010000 */
N#define DMA_IFCR_CGIF5                      DMA_IFCR_CGIF5_Msk                 /*!< Channel 5 Global interrupt clear */
N#define DMA_IFCR_CTCIF5_Pos                 (17U)                              
N#define DMA_IFCR_CTCIF5_Msk                 (0x1U << DMA_IFCR_CTCIF5_Pos)      /*!< 0x00020000 */
N#define DMA_IFCR_CTCIF5                     DMA_IFCR_CTCIF5_Msk                /*!< Channel 5 Transfer Complete clear */
N#define DMA_IFCR_CHTIF5_Pos                 (18U)                              
N#define DMA_IFCR_CHTIF5_Msk                 (0x1U << DMA_IFCR_CHTIF5_Pos)      /*!< 0x00040000 */
N#define DMA_IFCR_CHTIF5                     DMA_IFCR_CHTIF5_Msk                /*!< Channel 5 Half Transfer clear */
N#define DMA_IFCR_CTEIF5_Pos                 (19U)                              
N#define DMA_IFCR_CTEIF5_Msk                 (0x1U << DMA_IFCR_CTEIF5_Pos)      /*!< 0x00080000 */
N#define DMA_IFCR_CTEIF5                     DMA_IFCR_CTEIF5_Msk                /*!< Channel 5 Transfer Error clear */
N#define DMA_IFCR_CGIF6_Pos                  (20U)                              
N#define DMA_IFCR_CGIF6_Msk                  (0x1U << DMA_IFCR_CGIF6_Pos)       /*!< 0x00100000 */
N#define DMA_IFCR_CGIF6                      DMA_IFCR_CGIF6_Msk                 /*!< Channel 6 Global interrupt clear */
N#define DMA_IFCR_CTCIF6_Pos                 (21U)                              
N#define DMA_IFCR_CTCIF6_Msk                 (0x1U << DMA_IFCR_CTCIF6_Pos)      /*!< 0x00200000 */
N#define DMA_IFCR_CTCIF6                     DMA_IFCR_CTCIF6_Msk                /*!< Channel 6 Transfer Complete clear */
N#define DMA_IFCR_CHTIF6_Pos                 (22U)                              
N#define DMA_IFCR_CHTIF6_Msk                 (0x1U << DMA_IFCR_CHTIF6_Pos)      /*!< 0x00400000 */
N#define DMA_IFCR_CHTIF6                     DMA_IFCR_CHTIF6_Msk                /*!< Channel 6 Half Transfer clear */
N#define DMA_IFCR_CTEIF6_Pos                 (23U)                              
N#define DMA_IFCR_CTEIF6_Msk                 (0x1U << DMA_IFCR_CTEIF6_Pos)      /*!< 0x00800000 */
N#define DMA_IFCR_CTEIF6                     DMA_IFCR_CTEIF6_Msk                /*!< Channel 6 Transfer Error clear */
N#define DMA_IFCR_CGIF7_Pos                  (24U)                              
N#define DMA_IFCR_CGIF7_Msk                  (0x1U << DMA_IFCR_CGIF7_Pos)       /*!< 0x01000000 */
N#define DMA_IFCR_CGIF7                      DMA_IFCR_CGIF7_Msk                 /*!< Channel 7 Global interrupt clear */
N#define DMA_IFCR_CTCIF7_Pos                 (25U)                              
N#define DMA_IFCR_CTCIF7_Msk                 (0x1U << DMA_IFCR_CTCIF7_Pos)      /*!< 0x02000000 */
N#define DMA_IFCR_CTCIF7                     DMA_IFCR_CTCIF7_Msk                /*!< Channel 7 Transfer Complete clear */
N#define DMA_IFCR_CHTIF7_Pos                 (26U)                              
N#define DMA_IFCR_CHTIF7_Msk                 (0x1U << DMA_IFCR_CHTIF7_Pos)      /*!< 0x04000000 */
N#define DMA_IFCR_CHTIF7                     DMA_IFCR_CHTIF7_Msk                /*!< Channel 7 Half Transfer clear */
N#define DMA_IFCR_CTEIF7_Pos                 (27U)                              
N#define DMA_IFCR_CTEIF7_Msk                 (0x1U << DMA_IFCR_CTEIF7_Pos)      /*!< 0x08000000 */
N#define DMA_IFCR_CTEIF7                     DMA_IFCR_CTEIF7_Msk                /*!< Channel 7 Transfer Error clear */
N
N/*******************  Bit definition for DMA_CCR register   *******************/
N#define DMA_CCR_EN_Pos                      (0U)                               
N#define DMA_CCR_EN_Msk                      (0x1U << DMA_CCR_EN_Pos)           /*!< 0x00000001 */
N#define DMA_CCR_EN                          DMA_CCR_EN_Msk                     /*!< Channel enable */
N#define DMA_CCR_TCIE_Pos                    (1U)                               
N#define DMA_CCR_TCIE_Msk                    (0x1U << DMA_CCR_TCIE_Pos)         /*!< 0x00000002 */
N#define DMA_CCR_TCIE                        DMA_CCR_TCIE_Msk                   /*!< Transfer complete interrupt enable */
N#define DMA_CCR_HTIE_Pos                    (2U)                               
N#define DMA_CCR_HTIE_Msk                    (0x1U << DMA_CCR_HTIE_Pos)         /*!< 0x00000004 */
N#define DMA_CCR_HTIE                        DMA_CCR_HTIE_Msk                   /*!< Half Transfer interrupt enable */
N#define DMA_CCR_TEIE_Pos                    (3U)                               
N#define DMA_CCR_TEIE_Msk                    (0x1U << DMA_CCR_TEIE_Pos)         /*!< 0x00000008 */
N#define DMA_CCR_TEIE                        DMA_CCR_TEIE_Msk                   /*!< Transfer error interrupt enable */
N#define DMA_CCR_DIR_Pos                     (4U)                               
N#define DMA_CCR_DIR_Msk                     (0x1U << DMA_CCR_DIR_Pos)          /*!< 0x00000010 */
N#define DMA_CCR_DIR                         DMA_CCR_DIR_Msk                    /*!< Data transfer direction */
N#define DMA_CCR_CIRC_Pos                    (5U)                               
N#define DMA_CCR_CIRC_Msk                    (0x1U << DMA_CCR_CIRC_Pos)         /*!< 0x00000020 */
N#define DMA_CCR_CIRC                        DMA_CCR_CIRC_Msk                   /*!< Circular mode */
N#define DMA_CCR_PINC_Pos                    (6U)                               
N#define DMA_CCR_PINC_Msk                    (0x1U << DMA_CCR_PINC_Pos)         /*!< 0x00000040 */
N#define DMA_CCR_PINC                        DMA_CCR_PINC_Msk                   /*!< Peripheral increment mode */
N#define DMA_CCR_MINC_Pos                    (7U)                               
N#define DMA_CCR_MINC_Msk                    (0x1U << DMA_CCR_MINC_Pos)         /*!< 0x00000080 */
N#define DMA_CCR_MINC                        DMA_CCR_MINC_Msk                   /*!< Memory increment mode */
N
N#define DMA_CCR_PSIZE_Pos                   (8U)                               
N#define DMA_CCR_PSIZE_Msk                   (0x3U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000300 */
N#define DMA_CCR_PSIZE                       DMA_CCR_PSIZE_Msk                  /*!< PSIZE[1:0] bits (Peripheral size) */
N#define DMA_CCR_PSIZE_0                     (0x1U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000100 */
N#define DMA_CCR_PSIZE_1                     (0x2U << DMA_CCR_PSIZE_Pos)        /*!< 0x00000200 */
N
N#define DMA_CCR_MSIZE_Pos                   (10U)                              
N#define DMA_CCR_MSIZE_Msk                   (0x3U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000C00 */
N#define DMA_CCR_MSIZE                       DMA_CCR_MSIZE_Msk                  /*!< MSIZE[1:0] bits (Memory size) */
N#define DMA_CCR_MSIZE_0                     (0x1U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000400 */
N#define DMA_CCR_MSIZE_1                     (0x2U << DMA_CCR_MSIZE_Pos)        /*!< 0x00000800 */
N
N#define DMA_CCR_PL_Pos                      (12U)                              
N#define DMA_CCR_PL_Msk                      (0x3U << DMA_CCR_PL_Pos)           /*!< 0x00003000 */
N#define DMA_CCR_PL                          DMA_CCR_PL_Msk                     /*!< PL[1:0] bits(Channel Priority level) */
N#define DMA_CCR_PL_0                        (0x1U << DMA_CCR_PL_Pos)           /*!< 0x00001000 */
N#define DMA_CCR_PL_1                        (0x2U << DMA_CCR_PL_Pos)           /*!< 0x00002000 */
N
N#define DMA_CCR_MEM2MEM_Pos                 (14U)                              
N#define DMA_CCR_MEM2MEM_Msk                 (0x1U << DMA_CCR_MEM2MEM_Pos)      /*!< 0x00004000 */
N#define DMA_CCR_MEM2MEM                     DMA_CCR_MEM2MEM_Msk                /*!< Memory to memory mode */
N
N/******************  Bit definition for DMA_CNDTR  register  ******************/
N#define DMA_CNDTR_NDT_Pos                   (0U)                               
N#define DMA_CNDTR_NDT_Msk                   (0xFFFFU << DMA_CNDTR_NDT_Pos)     /*!< 0x0000FFFF */
N#define DMA_CNDTR_NDT                       DMA_CNDTR_NDT_Msk                  /*!< Number of data to Transfer */
N
N/******************  Bit definition for DMA_CPAR  register  *******************/
N#define DMA_CPAR_PA_Pos                     (0U)                               
N#define DMA_CPAR_PA_Msk                     (0xFFFFFFFFU << DMA_CPAR_PA_Pos)   /*!< 0xFFFFFFFF */
N#define DMA_CPAR_PA                         DMA_CPAR_PA_Msk                    /*!< Peripheral Address */
N
N/******************  Bit definition for DMA_CMAR  register  *******************/
N#define DMA_CMAR_MA_Pos                     (0U)                               
N#define DMA_CMAR_MA_Msk                     (0xFFFFFFFFU << DMA_CMAR_MA_Pos)   /*!< 0xFFFFFFFF */
N#define DMA_CMAR_MA                         DMA_CMAR_MA_Msk                    /*!< Memory Address */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Analog to Digital Converter (ADC)                     */
N/*                                                                            */
N/******************************************************************************/
N
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F1 family)
N */
N#define ADC_MULTIMODE_SUPPORT                          /*!< ADC feature available only on specific devices: multimode available on devices with several ADC instances */
N
N/********************  Bit definition for ADC_SR register  ********************/
N#define ADC_SR_AWD_Pos                      (0U)                               
N#define ADC_SR_AWD_Msk                      (0x1U << ADC_SR_AWD_Pos)           /*!< 0x00000001 */
N#define ADC_SR_AWD                          ADC_SR_AWD_Msk                     /*!< ADC analog watchdog 1 flag */
N#define ADC_SR_EOS_Pos                      (1U)                               
N#define ADC_SR_EOS_Msk                      (0x1U << ADC_SR_EOS_Pos)           /*!< 0x00000002 */
N#define ADC_SR_EOS                          ADC_SR_EOS_Msk                     /*!< ADC group regular end of sequence conversions flag */
N#define ADC_SR_JEOS_Pos                     (2U)                               
N#define ADC_SR_JEOS_Msk                     (0x1U << ADC_SR_JEOS_Pos)          /*!< 0x00000004 */
N#define ADC_SR_JEOS                         ADC_SR_JEOS_Msk                    /*!< ADC group injected end of sequence conversions flag */
N#define ADC_SR_JSTRT_Pos                    (3U)                               
N#define ADC_SR_JSTRT_Msk                    (0x1U << ADC_SR_JSTRT_Pos)         /*!< 0x00000008 */
N#define ADC_SR_JSTRT                        ADC_SR_JSTRT_Msk                   /*!< ADC group injected conversion start flag */
N#define ADC_SR_STRT_Pos                     (4U)                               
N#define ADC_SR_STRT_Msk                     (0x1U << ADC_SR_STRT_Pos)          /*!< 0x00000010 */
N#define ADC_SR_STRT                         ADC_SR_STRT_Msk                    /*!< ADC group regular conversion start flag */
N
N/* Legacy defines */
N#define  ADC_SR_EOC                          (ADC_SR_EOS)
N#define  ADC_SR_JEOC                         (ADC_SR_JEOS)
N
N/*******************  Bit definition for ADC_CR1 register  ********************/
N#define ADC_CR1_AWDCH_Pos                   (0U)                               
N#define ADC_CR1_AWDCH_Msk                   (0x1FU << ADC_CR1_AWDCH_Pos)       /*!< 0x0000001F */
N#define ADC_CR1_AWDCH                       ADC_CR1_AWDCH_Msk                  /*!< ADC analog watchdog 1 monitored channel selection */
N#define ADC_CR1_AWDCH_0                     (0x01U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000001 */
N#define ADC_CR1_AWDCH_1                     (0x02U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000002 */
N#define ADC_CR1_AWDCH_2                     (0x04U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000004 */
N#define ADC_CR1_AWDCH_3                     (0x08U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000008 */
N#define ADC_CR1_AWDCH_4                     (0x10U << ADC_CR1_AWDCH_Pos)       /*!< 0x00000010 */
N
N#define ADC_CR1_EOSIE_Pos                   (5U)                               
N#define ADC_CR1_EOSIE_Msk                   (0x1U << ADC_CR1_EOSIE_Pos)        /*!< 0x00000020 */
N#define ADC_CR1_EOSIE                       ADC_CR1_EOSIE_Msk                  /*!< ADC group regular end of sequence conversions interrupt */
N#define ADC_CR1_AWDIE_Pos                   (6U)                               
N#define ADC_CR1_AWDIE_Msk                   (0x1U << ADC_CR1_AWDIE_Pos)        /*!< 0x00000040 */
N#define ADC_CR1_AWDIE                       ADC_CR1_AWDIE_Msk                  /*!< ADC analog watchdog 1 interrupt */
N#define ADC_CR1_JEOSIE_Pos                  (7U)                               
N#define ADC_CR1_JEOSIE_Msk                  (0x1U << ADC_CR1_JEOSIE_Pos)       /*!< 0x00000080 */
N#define ADC_CR1_JEOSIE                      ADC_CR1_JEOSIE_Msk                 /*!< ADC group injected end of sequence conversions interrupt */
N#define ADC_CR1_SCAN_Pos                    (8U)                               
N#define ADC_CR1_SCAN_Msk                    (0x1U << ADC_CR1_SCAN_Pos)         /*!< 0x00000100 */
N#define ADC_CR1_SCAN                        ADC_CR1_SCAN_Msk                   /*!< ADC scan mode */
N#define ADC_CR1_AWDSGL_Pos                  (9U)                               
N#define ADC_CR1_AWDSGL_Msk                  (0x1U << ADC_CR1_AWDSGL_Pos)       /*!< 0x00000200 */
N#define ADC_CR1_AWDSGL                      ADC_CR1_AWDSGL_Msk                 /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
N#define ADC_CR1_JAUTO_Pos                   (10U)                              
N#define ADC_CR1_JAUTO_Msk                   (0x1U << ADC_CR1_JAUTO_Pos)        /*!< 0x00000400 */
N#define ADC_CR1_JAUTO                       ADC_CR1_JAUTO_Msk                  /*!< ADC group injected automatic trigger mode */
N#define ADC_CR1_DISCEN_Pos                  (11U)                              
N#define ADC_CR1_DISCEN_Msk                  (0x1U << ADC_CR1_DISCEN_Pos)       /*!< 0x00000800 */
N#define ADC_CR1_DISCEN                      ADC_CR1_DISCEN_Msk                 /*!< ADC group regular sequencer discontinuous mode */
N#define ADC_CR1_JDISCEN_Pos                 (12U)                              
N#define ADC_CR1_JDISCEN_Msk                 (0x1U << ADC_CR1_JDISCEN_Pos)      /*!< 0x00001000 */
N#define ADC_CR1_JDISCEN                     ADC_CR1_JDISCEN_Msk                /*!< ADC group injected sequencer discontinuous mode */
N
N#define ADC_CR1_DISCNUM_Pos                 (13U)                              
N#define ADC_CR1_DISCNUM_Msk                 (0x7U << ADC_CR1_DISCNUM_Pos)      /*!< 0x0000E000 */
N#define ADC_CR1_DISCNUM                     ADC_CR1_DISCNUM_Msk                /*!< ADC group regular sequencer discontinuous number of ranks */
N#define ADC_CR1_DISCNUM_0                   (0x1U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00002000 */
N#define ADC_CR1_DISCNUM_1                   (0x2U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00004000 */
N#define ADC_CR1_DISCNUM_2                   (0x4U << ADC_CR1_DISCNUM_Pos)      /*!< 0x00008000 */
N
N#define ADC_CR1_DUALMOD_Pos                 (16U)                              
N#define ADC_CR1_DUALMOD_Msk                 (0xFU << ADC_CR1_DUALMOD_Pos)      /*!< 0x000F0000 */
N#define ADC_CR1_DUALMOD                     ADC_CR1_DUALMOD_Msk                /*!< ADC multimode mode selection */
N#define ADC_CR1_DUALMOD_0                   (0x1U << ADC_CR1_DUALMOD_Pos)      /*!< 0x00010000 */
N#define ADC_CR1_DUALMOD_1                   (0x2U << ADC_CR1_DUALMOD_Pos)      /*!< 0x00020000 */
N#define ADC_CR1_DUALMOD_2                   (0x4U << ADC_CR1_DUALMOD_Pos)      /*!< 0x00040000 */
N#define ADC_CR1_DUALMOD_3                   (0x8U << ADC_CR1_DUALMOD_Pos)      /*!< 0x00080000 */
N
N#define ADC_CR1_JAWDEN_Pos                  (22U)                              
N#define ADC_CR1_JAWDEN_Msk                  (0x1U << ADC_CR1_JAWDEN_Pos)       /*!< 0x00400000 */
N#define ADC_CR1_JAWDEN                      ADC_CR1_JAWDEN_Msk                 /*!< ADC analog watchdog 1 enable on scope ADC group injected */
N#define ADC_CR1_AWDEN_Pos                   (23U)                              
N#define ADC_CR1_AWDEN_Msk                   (0x1U << ADC_CR1_AWDEN_Pos)        /*!< 0x00800000 */
N#define ADC_CR1_AWDEN                       ADC_CR1_AWDEN_Msk                  /*!< ADC analog watchdog 1 enable on scope ADC group regular */
N
N/* Legacy defines */
N#define  ADC_CR1_EOCIE                       (ADC_CR1_EOSIE)
N#define  ADC_CR1_JEOCIE                      (ADC_CR1_JEOSIE)
N
N/*******************  Bit definition for ADC_CR2 register  ********************/
N#define ADC_CR2_ADON_Pos                    (0U)                               
N#define ADC_CR2_ADON_Msk                    (0x1U << ADC_CR2_ADON_Pos)         /*!< 0x00000001 */
N#define ADC_CR2_ADON                        ADC_CR2_ADON_Msk                   /*!< ADC enable */
N#define ADC_CR2_CONT_Pos                    (1U)                               
N#define ADC_CR2_CONT_Msk                    (0x1U << ADC_CR2_CONT_Pos)         /*!< 0x00000002 */
N#define ADC_CR2_CONT                        ADC_CR2_CONT_Msk                   /*!< ADC group regular continuous conversion mode */
N#define ADC_CR2_CAL_Pos                     (2U)                               
N#define ADC_CR2_CAL_Msk                     (0x1U << ADC_CR2_CAL_Pos)          /*!< 0x00000004 */
N#define ADC_CR2_CAL                         ADC_CR2_CAL_Msk                    /*!< ADC calibration start */
N#define ADC_CR2_RSTCAL_Pos                  (3U)                               
N#define ADC_CR2_RSTCAL_Msk                  (0x1U << ADC_CR2_RSTCAL_Pos)       /*!< 0x00000008 */
N#define ADC_CR2_RSTCAL                      ADC_CR2_RSTCAL_Msk                 /*!< ADC calibration reset */
N#define ADC_CR2_DMA_Pos                     (8U)                               
N#define ADC_CR2_DMA_Msk                     (0x1U << ADC_CR2_DMA_Pos)          /*!< 0x00000100 */
N#define ADC_CR2_DMA                         ADC_CR2_DMA_Msk                    /*!< ADC DMA transfer enable */
N#define ADC_CR2_ALIGN_Pos                   (11U)                              
N#define ADC_CR2_ALIGN_Msk                   (0x1U << ADC_CR2_ALIGN_Pos)        /*!< 0x00000800 */
N#define ADC_CR2_ALIGN                       ADC_CR2_ALIGN_Msk                  /*!< ADC data alignement */
N
N#define ADC_CR2_JEXTSEL_Pos                 (12U)                              
N#define ADC_CR2_JEXTSEL_Msk                 (0x7U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00007000 */
N#define ADC_CR2_JEXTSEL                     ADC_CR2_JEXTSEL_Msk                /*!< ADC group injected external trigger source */
N#define ADC_CR2_JEXTSEL_0                   (0x1U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00001000 */
N#define ADC_CR2_JEXTSEL_1                   (0x2U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00002000 */
N#define ADC_CR2_JEXTSEL_2                   (0x4U << ADC_CR2_JEXTSEL_Pos)      /*!< 0x00004000 */
N
N#define ADC_CR2_JEXTTRIG_Pos                (15U)                              
N#define ADC_CR2_JEXTTRIG_Msk                (0x1U << ADC_CR2_JEXTTRIG_Pos)     /*!< 0x00008000 */
N#define ADC_CR2_JEXTTRIG                    ADC_CR2_JEXTTRIG_Msk               /*!< ADC group injected external trigger enable */
N
N#define ADC_CR2_EXTSEL_Pos                  (17U)                              
N#define ADC_CR2_EXTSEL_Msk                  (0x7U << ADC_CR2_EXTSEL_Pos)       /*!< 0x000E0000 */
N#define ADC_CR2_EXTSEL                      ADC_CR2_EXTSEL_Msk                 /*!< ADC group regular external trigger source */
N#define ADC_CR2_EXTSEL_0                    (0x1U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00020000 */
N#define ADC_CR2_EXTSEL_1                    (0x2U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00040000 */
N#define ADC_CR2_EXTSEL_2                    (0x4U << ADC_CR2_EXTSEL_Pos)       /*!< 0x00080000 */
N
N#define ADC_CR2_EXTTRIG_Pos                 (20U)                              
N#define ADC_CR2_EXTTRIG_Msk                 (0x1U << ADC_CR2_EXTTRIG_Pos)      /*!< 0x00100000 */
N#define ADC_CR2_EXTTRIG                     ADC_CR2_EXTTRIG_Msk                /*!< ADC group regular external trigger enable */
N#define ADC_CR2_JSWSTART_Pos                (21U)                              
N#define ADC_CR2_JSWSTART_Msk                (0x1U << ADC_CR2_JSWSTART_Pos)     /*!< 0x00200000 */
N#define ADC_CR2_JSWSTART                    ADC_CR2_JSWSTART_Msk               /*!< ADC group injected conversion start */
N#define ADC_CR2_SWSTART_Pos                 (22U)                              
N#define ADC_CR2_SWSTART_Msk                 (0x1U << ADC_CR2_SWSTART_Pos)      /*!< 0x00400000 */
N#define ADC_CR2_SWSTART                     ADC_CR2_SWSTART_Msk                /*!< ADC group regular conversion start */
N#define ADC_CR2_TSVREFE_Pos                 (23U)                              
N#define ADC_CR2_TSVREFE_Msk                 (0x1U << ADC_CR2_TSVREFE_Pos)      /*!< 0x00800000 */
N#define ADC_CR2_TSVREFE                     ADC_CR2_TSVREFE_Msk                /*!< ADC internal path to VrefInt and temperature sensor enable */
N
N/******************  Bit definition for ADC_SMPR1 register  *******************/
N#define ADC_SMPR1_SMP10_Pos                 (0U)                               
N#define ADC_SMPR1_SMP10_Msk                 (0x7U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000007 */
N#define ADC_SMPR1_SMP10                     ADC_SMPR1_SMP10_Msk                /*!< ADC channel 10 sampling time selection  */
N#define ADC_SMPR1_SMP10_0                   (0x1U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000001 */
N#define ADC_SMPR1_SMP10_1                   (0x2U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000002 */
N#define ADC_SMPR1_SMP10_2                   (0x4U << ADC_SMPR1_SMP10_Pos)      /*!< 0x00000004 */
N
N#define ADC_SMPR1_SMP11_Pos                 (3U)                               
N#define ADC_SMPR1_SMP11_Msk                 (0x7U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000038 */
N#define ADC_SMPR1_SMP11                     ADC_SMPR1_SMP11_Msk                /*!< ADC channel 11 sampling time selection  */
N#define ADC_SMPR1_SMP11_0                   (0x1U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000008 */
N#define ADC_SMPR1_SMP11_1                   (0x2U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000010 */
N#define ADC_SMPR1_SMP11_2                   (0x4U << ADC_SMPR1_SMP11_Pos)      /*!< 0x00000020 */
N
N#define ADC_SMPR1_SMP12_Pos                 (6U)                               
N#define ADC_SMPR1_SMP12_Msk                 (0x7U << ADC_SMPR1_SMP12_Pos)      /*!< 0x000001C0 */
N#define ADC_SMPR1_SMP12                     ADC_SMPR1_SMP12_Msk                /*!< ADC channel 12 sampling time selection  */
N#define ADC_SMPR1_SMP12_0                   (0x1U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000040 */
N#define ADC_SMPR1_SMP12_1                   (0x2U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000080 */
N#define ADC_SMPR1_SMP12_2                   (0x4U << ADC_SMPR1_SMP12_Pos)      /*!< 0x00000100 */
N
N#define ADC_SMPR1_SMP13_Pos                 (9U)                               
N#define ADC_SMPR1_SMP13_Msk                 (0x7U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000E00 */
N#define ADC_SMPR1_SMP13                     ADC_SMPR1_SMP13_Msk                /*!< ADC channel 13 sampling time selection  */
N#define ADC_SMPR1_SMP13_0                   (0x1U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000200 */
N#define ADC_SMPR1_SMP13_1                   (0x2U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000400 */
N#define ADC_SMPR1_SMP13_2                   (0x4U << ADC_SMPR1_SMP13_Pos)      /*!< 0x00000800 */
N
N#define ADC_SMPR1_SMP14_Pos                 (12U)                              
N#define ADC_SMPR1_SMP14_Msk                 (0x7U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00007000 */
N#define ADC_SMPR1_SMP14                     ADC_SMPR1_SMP14_Msk                /*!< ADC channel 14 sampling time selection  */
N#define ADC_SMPR1_SMP14_0                   (0x1U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00001000 */
N#define ADC_SMPR1_SMP14_1                   (0x2U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00002000 */
N#define ADC_SMPR1_SMP14_2                   (0x4U << ADC_SMPR1_SMP14_Pos)      /*!< 0x00004000 */
N
N#define ADC_SMPR1_SMP15_Pos                 (15U)                              
N#define ADC_SMPR1_SMP15_Msk                 (0x7U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00038000 */
N#define ADC_SMPR1_SMP15                     ADC_SMPR1_SMP15_Msk                /*!< ADC channel 15 sampling time selection  */
N#define ADC_SMPR1_SMP15_0                   (0x1U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00008000 */
N#define ADC_SMPR1_SMP15_1                   (0x2U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00010000 */
N#define ADC_SMPR1_SMP15_2                   (0x4U << ADC_SMPR1_SMP15_Pos)      /*!< 0x00020000 */
N
N#define ADC_SMPR1_SMP16_Pos                 (18U)                              
N#define ADC_SMPR1_SMP16_Msk                 (0x7U << ADC_SMPR1_SMP16_Pos)      /*!< 0x001C0000 */
N#define ADC_SMPR1_SMP16                     ADC_SMPR1_SMP16_Msk                /*!< ADC channel 16 sampling time selection  */
N#define ADC_SMPR1_SMP16_0                   (0x1U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00040000 */
N#define ADC_SMPR1_SMP16_1                   (0x2U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00080000 */
N#define ADC_SMPR1_SMP16_2                   (0x4U << ADC_SMPR1_SMP16_Pos)      /*!< 0x00100000 */
N
N#define ADC_SMPR1_SMP17_Pos                 (21U)                              
N#define ADC_SMPR1_SMP17_Msk                 (0x7U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00E00000 */
N#define ADC_SMPR1_SMP17                     ADC_SMPR1_SMP17_Msk                /*!< ADC channel 17 sampling time selection  */
N#define ADC_SMPR1_SMP17_0                   (0x1U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00200000 */
N#define ADC_SMPR1_SMP17_1                   (0x2U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00400000 */
N#define ADC_SMPR1_SMP17_2                   (0x4U << ADC_SMPR1_SMP17_Pos)      /*!< 0x00800000 */
N
N/******************  Bit definition for ADC_SMPR2 register  *******************/
N#define ADC_SMPR2_SMP0_Pos                  (0U)                               
N#define ADC_SMPR2_SMP0_Msk                  (0x7U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000007 */
N#define ADC_SMPR2_SMP0                      ADC_SMPR2_SMP0_Msk                 /*!< ADC channel 0 sampling time selection  */
N#define ADC_SMPR2_SMP0_0                    (0x1U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000001 */
N#define ADC_SMPR2_SMP0_1                    (0x2U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000002 */
N#define ADC_SMPR2_SMP0_2                    (0x4U << ADC_SMPR2_SMP0_Pos)       /*!< 0x00000004 */
N
N#define ADC_SMPR2_SMP1_Pos                  (3U)                               
N#define ADC_SMPR2_SMP1_Msk                  (0x7U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000038 */
N#define ADC_SMPR2_SMP1                      ADC_SMPR2_SMP1_Msk                 /*!< ADC channel 1 sampling time selection  */
N#define ADC_SMPR2_SMP1_0                    (0x1U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000008 */
N#define ADC_SMPR2_SMP1_1                    (0x2U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000010 */
N#define ADC_SMPR2_SMP1_2                    (0x4U << ADC_SMPR2_SMP1_Pos)       /*!< 0x00000020 */
N
N#define ADC_SMPR2_SMP2_Pos                  (6U)                               
N#define ADC_SMPR2_SMP2_Msk                  (0x7U << ADC_SMPR2_SMP2_Pos)       /*!< 0x000001C0 */
N#define ADC_SMPR2_SMP2                      ADC_SMPR2_SMP2_Msk                 /*!< ADC channel 2 sampling time selection  */
N#define ADC_SMPR2_SMP2_0                    (0x1U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000040 */
N#define ADC_SMPR2_SMP2_1                    (0x2U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000080 */
N#define ADC_SMPR2_SMP2_2                    (0x4U << ADC_SMPR2_SMP2_Pos)       /*!< 0x00000100 */
N
N#define ADC_SMPR2_SMP3_Pos                  (9U)                               
N#define ADC_SMPR2_SMP3_Msk                  (0x7U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000E00 */
N#define ADC_SMPR2_SMP3                      ADC_SMPR2_SMP3_Msk                 /*!< ADC channel 3 sampling time selection  */
N#define ADC_SMPR2_SMP3_0                    (0x1U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000200 */
N#define ADC_SMPR2_SMP3_1                    (0x2U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000400 */
N#define ADC_SMPR2_SMP3_2                    (0x4U << ADC_SMPR2_SMP3_Pos)       /*!< 0x00000800 */
N
N#define ADC_SMPR2_SMP4_Pos                  (12U)                              
N#define ADC_SMPR2_SMP4_Msk                  (0x7U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00007000 */
N#define ADC_SMPR2_SMP4                      ADC_SMPR2_SMP4_Msk                 /*!< ADC channel 4 sampling time selection  */
N#define ADC_SMPR2_SMP4_0                    (0x1U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00001000 */
N#define ADC_SMPR2_SMP4_1                    (0x2U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00002000 */
N#define ADC_SMPR2_SMP4_2                    (0x4U << ADC_SMPR2_SMP4_Pos)       /*!< 0x00004000 */
N
N#define ADC_SMPR2_SMP5_Pos                  (15U)                              
N#define ADC_SMPR2_SMP5_Msk                  (0x7U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00038000 */
N#define ADC_SMPR2_SMP5                      ADC_SMPR2_SMP5_Msk                 /*!< ADC channel 5 sampling time selection  */
N#define ADC_SMPR2_SMP5_0                    (0x1U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00008000 */
N#define ADC_SMPR2_SMP5_1                    (0x2U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00010000 */
N#define ADC_SMPR2_SMP5_2                    (0x4U << ADC_SMPR2_SMP5_Pos)       /*!< 0x00020000 */
N
N#define ADC_SMPR2_SMP6_Pos                  (18U)                              
N#define ADC_SMPR2_SMP6_Msk                  (0x7U << ADC_SMPR2_SMP6_Pos)       /*!< 0x001C0000 */
N#define ADC_SMPR2_SMP6                      ADC_SMPR2_SMP6_Msk                 /*!< ADC channel 6 sampling time selection  */
N#define ADC_SMPR2_SMP6_0                    (0x1U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00040000 */
N#define ADC_SMPR2_SMP6_1                    (0x2U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00080000 */
N#define ADC_SMPR2_SMP6_2                    (0x4U << ADC_SMPR2_SMP6_Pos)       /*!< 0x00100000 */
N
N#define ADC_SMPR2_SMP7_Pos                  (21U)                              
N#define ADC_SMPR2_SMP7_Msk                  (0x7U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00E00000 */
N#define ADC_SMPR2_SMP7                      ADC_SMPR2_SMP7_Msk                 /*!< ADC channel 7 sampling time selection  */
N#define ADC_SMPR2_SMP7_0                    (0x1U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00200000 */
N#define ADC_SMPR2_SMP7_1                    (0x2U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00400000 */
N#define ADC_SMPR2_SMP7_2                    (0x4U << ADC_SMPR2_SMP7_Pos)       /*!< 0x00800000 */
N
N#define ADC_SMPR2_SMP8_Pos                  (24U)                              
N#define ADC_SMPR2_SMP8_Msk                  (0x7U << ADC_SMPR2_SMP8_Pos)       /*!< 0x07000000 */
N#define ADC_SMPR2_SMP8                      ADC_SMPR2_SMP8_Msk                 /*!< ADC channel 8 sampling time selection  */
N#define ADC_SMPR2_SMP8_0                    (0x1U << ADC_SMPR2_SMP8_Pos)       /*!< 0x01000000 */
N#define ADC_SMPR2_SMP8_1                    (0x2U << ADC_SMPR2_SMP8_Pos)       /*!< 0x02000000 */
N#define ADC_SMPR2_SMP8_2                    (0x4U << ADC_SMPR2_SMP8_Pos)       /*!< 0x04000000 */
N
N#define ADC_SMPR2_SMP9_Pos                  (27U)                              
N#define ADC_SMPR2_SMP9_Msk                  (0x7U << ADC_SMPR2_SMP9_Pos)       /*!< 0x38000000 */
N#define ADC_SMPR2_SMP9                      ADC_SMPR2_SMP9_Msk                 /*!< ADC channel 9 sampling time selection  */
N#define ADC_SMPR2_SMP9_0                    (0x1U << ADC_SMPR2_SMP9_Pos)       /*!< 0x08000000 */
N#define ADC_SMPR2_SMP9_1                    (0x2U << ADC_SMPR2_SMP9_Pos)       /*!< 0x10000000 */
N#define ADC_SMPR2_SMP9_2                    (0x4U << ADC_SMPR2_SMP9_Pos)       /*!< 0x20000000 */
N
N/******************  Bit definition for ADC_JOFR1 register  *******************/
N#define ADC_JOFR1_JOFFSET1_Pos              (0U)                               
N#define ADC_JOFR1_JOFFSET1_Msk              (0xFFFU << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR1_JOFFSET1                  ADC_JOFR1_JOFFSET1_Msk             /*!< ADC group injected sequencer rank 1 offset value */
N
N/******************  Bit definition for ADC_JOFR2 register  *******************/
N#define ADC_JOFR2_JOFFSET2_Pos              (0U)                               
N#define ADC_JOFR2_JOFFSET2_Msk              (0xFFFU << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR2_JOFFSET2                  ADC_JOFR2_JOFFSET2_Msk             /*!< ADC group injected sequencer rank 2 offset value */
N
N/******************  Bit definition for ADC_JOFR3 register  *******************/
N#define ADC_JOFR3_JOFFSET3_Pos              (0U)                               
N#define ADC_JOFR3_JOFFSET3_Msk              (0xFFFU << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR3_JOFFSET3                  ADC_JOFR3_JOFFSET3_Msk             /*!< ADC group injected sequencer rank 3 offset value */
N
N/******************  Bit definition for ADC_JOFR4 register  *******************/
N#define ADC_JOFR4_JOFFSET4_Pos              (0U)                               
N#define ADC_JOFR4_JOFFSET4_Msk              (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
N#define ADC_JOFR4_JOFFSET4                  ADC_JOFR4_JOFFSET4_Msk             /*!< ADC group injected sequencer rank 4 offset value */
N
N/*******************  Bit definition for ADC_HTR register  ********************/
N#define ADC_HTR_HT_Pos                      (0U)                               
N#define ADC_HTR_HT_Msk                      (0xFFFU << ADC_HTR_HT_Pos)         /*!< 0x00000FFF */
N#define ADC_HTR_HT                          ADC_HTR_HT_Msk                     /*!< ADC analog watchdog 1 threshold high */
N
N/*******************  Bit definition for ADC_LTR register  ********************/
N#define ADC_LTR_LT_Pos                      (0U)                               
N#define ADC_LTR_LT_Msk                      (0xFFFU << ADC_LTR_LT_Pos)         /*!< 0x00000FFF */
N#define ADC_LTR_LT                          ADC_LTR_LT_Msk                     /*!< ADC analog watchdog 1 threshold low */
N
N/*******************  Bit definition for ADC_SQR1 register  *******************/
N#define ADC_SQR1_SQ13_Pos                   (0U)                               
N#define ADC_SQR1_SQ13_Msk                   (0x1FU << ADC_SQR1_SQ13_Pos)       /*!< 0x0000001F */
N#define ADC_SQR1_SQ13                       ADC_SQR1_SQ13_Msk                  /*!< ADC group regular sequencer rank 13 */
N#define ADC_SQR1_SQ13_0                     (0x01U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000001 */
N#define ADC_SQR1_SQ13_1                     (0x02U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000002 */
N#define ADC_SQR1_SQ13_2                     (0x04U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000004 */
N#define ADC_SQR1_SQ13_3                     (0x08U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000008 */
N#define ADC_SQR1_SQ13_4                     (0x10U << ADC_SQR1_SQ13_Pos)       /*!< 0x00000010 */
N
N#define ADC_SQR1_SQ14_Pos                   (5U)                               
N#define ADC_SQR1_SQ14_Msk                   (0x1FU << ADC_SQR1_SQ14_Pos)       /*!< 0x000003E0 */
N#define ADC_SQR1_SQ14                       ADC_SQR1_SQ14_Msk                  /*!< ADC group regular sequencer rank 14 */
N#define ADC_SQR1_SQ14_0                     (0x01U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000020 */
N#define ADC_SQR1_SQ14_1                     (0x02U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000040 */
N#define ADC_SQR1_SQ14_2                     (0x04U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000080 */
N#define ADC_SQR1_SQ14_3                     (0x08U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000100 */
N#define ADC_SQR1_SQ14_4                     (0x10U << ADC_SQR1_SQ14_Pos)       /*!< 0x00000200 */
N
N#define ADC_SQR1_SQ15_Pos                   (10U)                              
N#define ADC_SQR1_SQ15_Msk                   (0x1FU << ADC_SQR1_SQ15_Pos)       /*!< 0x00007C00 */
N#define ADC_SQR1_SQ15                       ADC_SQR1_SQ15_Msk                  /*!< ADC group regular sequencer rank 15 */
N#define ADC_SQR1_SQ15_0                     (0x01U << ADC_SQR1_SQ15_Pos)       /*!< 0x00000400 */
N#define ADC_SQR1_SQ15_1                     (0x02U << ADC_SQR1_SQ15_Pos)       /*!< 0x00000800 */
N#define ADC_SQR1_SQ15_2                     (0x04U << ADC_SQR1_SQ15_Pos)       /*!< 0x00001000 */
N#define ADC_SQR1_SQ15_3                     (0x08U << ADC_SQR1_SQ15_Pos)       /*!< 0x00002000 */
N#define ADC_SQR1_SQ15_4                     (0x10U << ADC_SQR1_SQ15_Pos)       /*!< 0x00004000 */
N
N#define ADC_SQR1_SQ16_Pos                   (15U)                              
N#define ADC_SQR1_SQ16_Msk                   (0x1FU << ADC_SQR1_SQ16_Pos)       /*!< 0x000F8000 */
N#define ADC_SQR1_SQ16                       ADC_SQR1_SQ16_Msk                  /*!< ADC group regular sequencer rank 16 */
N#define ADC_SQR1_SQ16_0                     (0x01U << ADC_SQR1_SQ16_Pos)       /*!< 0x00008000 */
N#define ADC_SQR1_SQ16_1                     (0x02U << ADC_SQR1_SQ16_Pos)       /*!< 0x00010000 */
N#define ADC_SQR1_SQ16_2                     (0x04U << ADC_SQR1_SQ16_Pos)       /*!< 0x00020000 */
N#define ADC_SQR1_SQ16_3                     (0x08U << ADC_SQR1_SQ16_Pos)       /*!< 0x00040000 */
N#define ADC_SQR1_SQ16_4                     (0x10U << ADC_SQR1_SQ16_Pos)       /*!< 0x00080000 */
N
N#define ADC_SQR1_L_Pos                      (20U)                              
N#define ADC_SQR1_L_Msk                      (0xFU << ADC_SQR1_L_Pos)           /*!< 0x00F00000 */
N#define ADC_SQR1_L                          ADC_SQR1_L_Msk                     /*!< ADC group regular sequencer scan length */
N#define ADC_SQR1_L_0                        (0x1U << ADC_SQR1_L_Pos)           /*!< 0x00100000 */
N#define ADC_SQR1_L_1                        (0x2U << ADC_SQR1_L_Pos)           /*!< 0x00200000 */
N#define ADC_SQR1_L_2                        (0x4U << ADC_SQR1_L_Pos)           /*!< 0x00400000 */
N#define ADC_SQR1_L_3                        (0x8U << ADC_SQR1_L_Pos)           /*!< 0x00800000 */
N
N/*******************  Bit definition for ADC_SQR2 register  *******************/
N#define ADC_SQR2_SQ7_Pos                    (0U)                               
N#define ADC_SQR2_SQ7_Msk                    (0x1FU << ADC_SQR2_SQ7_Pos)        /*!< 0x0000001F */
N#define ADC_SQR2_SQ7                        ADC_SQR2_SQ7_Msk                   /*!< ADC group regular sequencer rank 7 */
N#define ADC_SQR2_SQ7_0                      (0x01U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000001 */
N#define ADC_SQR2_SQ7_1                      (0x02U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000002 */
N#define ADC_SQR2_SQ7_2                      (0x04U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000004 */
N#define ADC_SQR2_SQ7_3                      (0x08U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000008 */
N#define ADC_SQR2_SQ7_4                      (0x10U << ADC_SQR2_SQ7_Pos)        /*!< 0x00000010 */
N
N#define ADC_SQR2_SQ8_Pos                    (5U)                               
N#define ADC_SQR2_SQ8_Msk                    (0x1FU << ADC_SQR2_SQ8_Pos)        /*!< 0x000003E0 */
N#define ADC_SQR2_SQ8                        ADC_SQR2_SQ8_Msk                   /*!< ADC group regular sequencer rank 8 */
N#define ADC_SQR2_SQ8_0                      (0x01U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000020 */
N#define ADC_SQR2_SQ8_1                      (0x02U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000040 */
N#define ADC_SQR2_SQ8_2                      (0x04U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000080 */
N#define ADC_SQR2_SQ8_3                      (0x08U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000100 */
N#define ADC_SQR2_SQ8_4                      (0x10U << ADC_SQR2_SQ8_Pos)        /*!< 0x00000200 */
N
N#define ADC_SQR2_SQ9_Pos                    (10U)                              
N#define ADC_SQR2_SQ9_Msk                    (0x1FU << ADC_SQR2_SQ9_Pos)        /*!< 0x00007C00 */
N#define ADC_SQR2_SQ9                        ADC_SQR2_SQ9_Msk                   /*!< ADC group regular sequencer rank 9 */
N#define ADC_SQR2_SQ9_0                      (0x01U << ADC_SQR2_SQ9_Pos)        /*!< 0x00000400 */
N#define ADC_SQR2_SQ9_1                      (0x02U << ADC_SQR2_SQ9_Pos)        /*!< 0x00000800 */
N#define ADC_SQR2_SQ9_2                      (0x04U << ADC_SQR2_SQ9_Pos)        /*!< 0x00001000 */
N#define ADC_SQR2_SQ9_3                      (0x08U << ADC_SQR2_SQ9_Pos)        /*!< 0x00002000 */
N#define ADC_SQR2_SQ9_4                      (0x10U << ADC_SQR2_SQ9_Pos)        /*!< 0x00004000 */
N
N#define ADC_SQR2_SQ10_Pos                   (15U)                              
N#define ADC_SQR2_SQ10_Msk                   (0x1FU << ADC_SQR2_SQ10_Pos)       /*!< 0x000F8000 */
N#define ADC_SQR2_SQ10                       ADC_SQR2_SQ10_Msk                  /*!< ADC group regular sequencer rank 10 */
N#define ADC_SQR2_SQ10_0                     (0x01U << ADC_SQR2_SQ10_Pos)       /*!< 0x00008000 */
N#define ADC_SQR2_SQ10_1                     (0x02U << ADC_SQR2_SQ10_Pos)       /*!< 0x00010000 */
N#define ADC_SQR2_SQ10_2                     (0x04U << ADC_SQR2_SQ10_Pos)       /*!< 0x00020000 */
N#define ADC_SQR2_SQ10_3                     (0x08U << ADC_SQR2_SQ10_Pos)       /*!< 0x00040000 */
N#define ADC_SQR2_SQ10_4                     (0x10U << ADC_SQR2_SQ10_Pos)       /*!< 0x00080000 */
N
N#define ADC_SQR2_SQ11_Pos                   (20U)                              
N#define ADC_SQR2_SQ11_Msk                   (0x1FU << ADC_SQR2_SQ11_Pos)       /*!< 0x01F00000 */
N#define ADC_SQR2_SQ11                       ADC_SQR2_SQ11_Msk                  /*!< ADC group regular sequencer rank 1 */
N#define ADC_SQR2_SQ11_0                     (0x01U << ADC_SQR2_SQ11_Pos)       /*!< 0x00100000 */
N#define ADC_SQR2_SQ11_1                     (0x02U << ADC_SQR2_SQ11_Pos)       /*!< 0x00200000 */
N#define ADC_SQR2_SQ11_2                     (0x04U << ADC_SQR2_SQ11_Pos)       /*!< 0x00400000 */
N#define ADC_SQR2_SQ11_3                     (0x08U << ADC_SQR2_SQ11_Pos)       /*!< 0x00800000 */
N#define ADC_SQR2_SQ11_4                     (0x10U << ADC_SQR2_SQ11_Pos)       /*!< 0x01000000 */
N
N#define ADC_SQR2_SQ12_Pos                   (25U)                              
N#define ADC_SQR2_SQ12_Msk                   (0x1FU << ADC_SQR2_SQ12_Pos)       /*!< 0x3E000000 */
N#define ADC_SQR2_SQ12                       ADC_SQR2_SQ12_Msk                  /*!< ADC group regular sequencer rank 12 */
N#define ADC_SQR2_SQ12_0                     (0x01U << ADC_SQR2_SQ12_Pos)       /*!< 0x02000000 */
N#define ADC_SQR2_SQ12_1                     (0x02U << ADC_SQR2_SQ12_Pos)       /*!< 0x04000000 */
N#define ADC_SQR2_SQ12_2                     (0x04U << ADC_SQR2_SQ12_Pos)       /*!< 0x08000000 */
N#define ADC_SQR2_SQ12_3                     (0x08U << ADC_SQR2_SQ12_Pos)       /*!< 0x10000000 */
N#define ADC_SQR2_SQ12_4                     (0x10U << ADC_SQR2_SQ12_Pos)       /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_SQR3 register  *******************/
N#define ADC_SQR3_SQ1_Pos                    (0U)                               
N#define ADC_SQR3_SQ1_Msk                    (0x1FU << ADC_SQR3_SQ1_Pos)        /*!< 0x0000001F */
N#define ADC_SQR3_SQ1                        ADC_SQR3_SQ1_Msk                   /*!< ADC group regular sequencer rank 1 */
N#define ADC_SQR3_SQ1_0                      (0x01U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000001 */
N#define ADC_SQR3_SQ1_1                      (0x02U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000002 */
N#define ADC_SQR3_SQ1_2                      (0x04U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000004 */
N#define ADC_SQR3_SQ1_3                      (0x08U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000008 */
N#define ADC_SQR3_SQ1_4                      (0x10U << ADC_SQR3_SQ1_Pos)        /*!< 0x00000010 */
N
N#define ADC_SQR3_SQ2_Pos                    (5U)                               
N#define ADC_SQR3_SQ2_Msk                    (0x1FU << ADC_SQR3_SQ2_Pos)        /*!< 0x000003E0 */
N#define ADC_SQR3_SQ2                        ADC_SQR3_SQ2_Msk                   /*!< ADC group regular sequencer rank 2 */
N#define ADC_SQR3_SQ2_0                      (0x01U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000020 */
N#define ADC_SQR3_SQ2_1                      (0x02U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000040 */
N#define ADC_SQR3_SQ2_2                      (0x04U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000080 */
N#define ADC_SQR3_SQ2_3                      (0x08U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000100 */
N#define ADC_SQR3_SQ2_4                      (0x10U << ADC_SQR3_SQ2_Pos)        /*!< 0x00000200 */
N
N#define ADC_SQR3_SQ3_Pos                    (10U)                              
N#define ADC_SQR3_SQ3_Msk                    (0x1FU << ADC_SQR3_SQ3_Pos)        /*!< 0x00007C00 */
N#define ADC_SQR3_SQ3                        ADC_SQR3_SQ3_Msk                   /*!< ADC group regular sequencer rank 3 */
N#define ADC_SQR3_SQ3_0                      (0x01U << ADC_SQR3_SQ3_Pos)        /*!< 0x00000400 */
N#define ADC_SQR3_SQ3_1                      (0x02U << ADC_SQR3_SQ3_Pos)        /*!< 0x00000800 */
N#define ADC_SQR3_SQ3_2                      (0x04U << ADC_SQR3_SQ3_Pos)        /*!< 0x00001000 */
N#define ADC_SQR3_SQ3_3                      (0x08U << ADC_SQR3_SQ3_Pos)        /*!< 0x00002000 */
N#define ADC_SQR3_SQ3_4                      (0x10U << ADC_SQR3_SQ3_Pos)        /*!< 0x00004000 */
N
N#define ADC_SQR3_SQ4_Pos                    (15U)                              
N#define ADC_SQR3_SQ4_Msk                    (0x1FU << ADC_SQR3_SQ4_Pos)        /*!< 0x000F8000 */
N#define ADC_SQR3_SQ4                        ADC_SQR3_SQ4_Msk                   /*!< ADC group regular sequencer rank 4 */
N#define ADC_SQR3_SQ4_0                      (0x01U << ADC_SQR3_SQ4_Pos)        /*!< 0x00008000 */
N#define ADC_SQR3_SQ4_1                      (0x02U << ADC_SQR3_SQ4_Pos)        /*!< 0x00010000 */
N#define ADC_SQR3_SQ4_2                      (0x04U << ADC_SQR3_SQ4_Pos)        /*!< 0x00020000 */
N#define ADC_SQR3_SQ4_3                      (0x08U << ADC_SQR3_SQ4_Pos)        /*!< 0x00040000 */
N#define ADC_SQR3_SQ4_4                      (0x10U << ADC_SQR3_SQ4_Pos)        /*!< 0x00080000 */
N
N#define ADC_SQR3_SQ5_Pos                    (20U)                              
N#define ADC_SQR3_SQ5_Msk                    (0x1FU << ADC_SQR3_SQ5_Pos)        /*!< 0x01F00000 */
N#define ADC_SQR3_SQ5                        ADC_SQR3_SQ5_Msk                   /*!< ADC group regular sequencer rank 5 */
N#define ADC_SQR3_SQ5_0                      (0x01U << ADC_SQR3_SQ5_Pos)        /*!< 0x00100000 */
N#define ADC_SQR3_SQ5_1                      (0x02U << ADC_SQR3_SQ5_Pos)        /*!< 0x00200000 */
N#define ADC_SQR3_SQ5_2                      (0x04U << ADC_SQR3_SQ5_Pos)        /*!< 0x00400000 */
N#define ADC_SQR3_SQ5_3                      (0x08U << ADC_SQR3_SQ5_Pos)        /*!< 0x00800000 */
N#define ADC_SQR3_SQ5_4                      (0x10U << ADC_SQR3_SQ5_Pos)        /*!< 0x01000000 */
N
N#define ADC_SQR3_SQ6_Pos                    (25U)                              
N#define ADC_SQR3_SQ6_Msk                    (0x1FU << ADC_SQR3_SQ6_Pos)        /*!< 0x3E000000 */
N#define ADC_SQR3_SQ6                        ADC_SQR3_SQ6_Msk                   /*!< ADC group regular sequencer rank 6 */
N#define ADC_SQR3_SQ6_0                      (0x01U << ADC_SQR3_SQ6_Pos)        /*!< 0x02000000 */
N#define ADC_SQR3_SQ6_1                      (0x02U << ADC_SQR3_SQ6_Pos)        /*!< 0x04000000 */
N#define ADC_SQR3_SQ6_2                      (0x04U << ADC_SQR3_SQ6_Pos)        /*!< 0x08000000 */
N#define ADC_SQR3_SQ6_3                      (0x08U << ADC_SQR3_SQ6_Pos)        /*!< 0x10000000 */
N#define ADC_SQR3_SQ6_4                      (0x10U << ADC_SQR3_SQ6_Pos)        /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_JSQR register  *******************/
N#define ADC_JSQR_JSQ1_Pos                   (0U)                               
N#define ADC_JSQR_JSQ1_Msk                   (0x1FU << ADC_JSQR_JSQ1_Pos)       /*!< 0x0000001F */
N#define ADC_JSQR_JSQ1                       ADC_JSQR_JSQ1_Msk                  /*!< ADC group injected sequencer rank 1 */
N#define ADC_JSQR_JSQ1_0                     (0x01U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000001 */
N#define ADC_JSQR_JSQ1_1                     (0x02U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000002 */
N#define ADC_JSQR_JSQ1_2                     (0x04U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000004 */
N#define ADC_JSQR_JSQ1_3                     (0x08U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000008 */
N#define ADC_JSQR_JSQ1_4                     (0x10U << ADC_JSQR_JSQ1_Pos)       /*!< 0x00000010 */
N
N#define ADC_JSQR_JSQ2_Pos                   (5U)                               
N#define ADC_JSQR_JSQ2_Msk                   (0x1FU << ADC_JSQR_JSQ2_Pos)       /*!< 0x000003E0 */
N#define ADC_JSQR_JSQ2                       ADC_JSQR_JSQ2_Msk                  /*!< ADC group injected sequencer rank 2 */
N#define ADC_JSQR_JSQ2_0                     (0x01U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000020 */
N#define ADC_JSQR_JSQ2_1                     (0x02U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000040 */
N#define ADC_JSQR_JSQ2_2                     (0x04U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000080 */
N#define ADC_JSQR_JSQ2_3                     (0x08U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000100 */
N#define ADC_JSQR_JSQ2_4                     (0x10U << ADC_JSQR_JSQ2_Pos)       /*!< 0x00000200 */
N
N#define ADC_JSQR_JSQ3_Pos                   (10U)                              
N#define ADC_JSQR_JSQ3_Msk                   (0x1FU << ADC_JSQR_JSQ3_Pos)       /*!< 0x00007C00 */
N#define ADC_JSQR_JSQ3                       ADC_JSQR_JSQ3_Msk                  /*!< ADC group injected sequencer rank 3 */
N#define ADC_JSQR_JSQ3_0                     (0x01U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00000400 */
N#define ADC_JSQR_JSQ3_1                     (0x02U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00000800 */
N#define ADC_JSQR_JSQ3_2                     (0x04U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00001000 */
N#define ADC_JSQR_JSQ3_3                     (0x08U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00002000 */
N#define ADC_JSQR_JSQ3_4                     (0x10U << ADC_JSQR_JSQ3_Pos)       /*!< 0x00004000 */
N
N#define ADC_JSQR_JSQ4_Pos                   (15U)                              
N#define ADC_JSQR_JSQ4_Msk                   (0x1FU << ADC_JSQR_JSQ4_Pos)       /*!< 0x000F8000 */
N#define ADC_JSQR_JSQ4                       ADC_JSQR_JSQ4_Msk                  /*!< ADC group injected sequencer rank 4 */
N#define ADC_JSQR_JSQ4_0                     (0x01U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00008000 */
N#define ADC_JSQR_JSQ4_1                     (0x02U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00010000 */
N#define ADC_JSQR_JSQ4_2                     (0x04U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00020000 */
N#define ADC_JSQR_JSQ4_3                     (0x08U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00040000 */
N#define ADC_JSQR_JSQ4_4                     (0x10U << ADC_JSQR_JSQ4_Pos)       /*!< 0x00080000 */
N
N#define ADC_JSQR_JL_Pos                     (20U)                              
N#define ADC_JSQR_JL_Msk                     (0x3U << ADC_JSQR_JL_Pos)          /*!< 0x00300000 */
N#define ADC_JSQR_JL                         ADC_JSQR_JL_Msk                    /*!< ADC group injected sequencer scan length */
N#define ADC_JSQR_JL_0                       (0x1U << ADC_JSQR_JL_Pos)          /*!< 0x00100000 */
N#define ADC_JSQR_JL_1                       (0x2U << ADC_JSQR_JL_Pos)          /*!< 0x00200000 */
N
N/*******************  Bit definition for ADC_JDR1 register  *******************/
N#define ADC_JDR1_JDATA_Pos                  (0U)                               
N#define ADC_JDR1_JDATA_Msk                  (0xFFFFU << ADC_JDR1_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR1_JDATA                      ADC_JDR1_JDATA_Msk                 /*!< ADC group injected sequencer rank 1 conversion data */
N
N/*******************  Bit definition for ADC_JDR2 register  *******************/
N#define ADC_JDR2_JDATA_Pos                  (0U)                               
N#define ADC_JDR2_JDATA_Msk                  (0xFFFFU << ADC_JDR2_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR2_JDATA                      ADC_JDR2_JDATA_Msk                 /*!< ADC group injected sequencer rank 2 conversion data */
N
N/*******************  Bit definition for ADC_JDR3 register  *******************/
N#define ADC_JDR3_JDATA_Pos                  (0U)                               
N#define ADC_JDR3_JDATA_Msk                  (0xFFFFU << ADC_JDR3_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR3_JDATA                      ADC_JDR3_JDATA_Msk                 /*!< ADC group injected sequencer rank 3 conversion data */
N
N/*******************  Bit definition for ADC_JDR4 register  *******************/
N#define ADC_JDR4_JDATA_Pos                  (0U)                               
N#define ADC_JDR4_JDATA_Msk                  (0xFFFFU << ADC_JDR4_JDATA_Pos)    /*!< 0x0000FFFF */
N#define ADC_JDR4_JDATA                      ADC_JDR4_JDATA_Msk                 /*!< ADC group injected sequencer rank 4 conversion data */
N
N/********************  Bit definition for ADC_DR register  ********************/
N#define ADC_DR_DATA_Pos                     (0U)                               
N#define ADC_DR_DATA_Msk                     (0xFFFFU << ADC_DR_DATA_Pos)       /*!< 0x0000FFFF */
N#define ADC_DR_DATA                         ADC_DR_DATA_Msk                    /*!< ADC group regular conversion data */
N#define ADC_DR_ADC2DATA_Pos                 (16U)                              
N#define ADC_DR_ADC2DATA_Msk                 (0xFFFFU << ADC_DR_ADC2DATA_Pos)   /*!< 0xFFFF0000 */
N#define ADC_DR_ADC2DATA                     ADC_DR_ADC2DATA_Msk                /*!< ADC group regular conversion data for ADC slave, in multimode */
N/******************************************************************************/
N/*                                                                            */
N/*                      Digital to Analog Converter                           */
N/*                                                                            */
N/******************************************************************************/
N
N/********************  Bit definition for DAC_CR register  ********************/
N#define DAC_CR_EN1_Pos                      (0U)                               
N#define DAC_CR_EN1_Msk                      (0x1U << DAC_CR_EN1_Pos)           /*!< 0x00000001 */
N#define DAC_CR_EN1                          DAC_CR_EN1_Msk                     /*!< DAC channel1 enable */
N#define DAC_CR_BOFF1_Pos                    (1U)                               
N#define DAC_CR_BOFF1_Msk                    (0x1U << DAC_CR_BOFF1_Pos)         /*!< 0x00000002 */
N#define DAC_CR_BOFF1                        DAC_CR_BOFF1_Msk                   /*!< DAC channel1 output buffer disable */
N#define DAC_CR_TEN1_Pos                     (2U)                               
N#define DAC_CR_TEN1_Msk                     (0x1U << DAC_CR_TEN1_Pos)          /*!< 0x00000004 */
N#define DAC_CR_TEN1                         DAC_CR_TEN1_Msk                    /*!< DAC channel1 Trigger enable */
N
N#define DAC_CR_TSEL1_Pos                    (3U)                               
N#define DAC_CR_TSEL1_Msk                    (0x7U << DAC_CR_TSEL1_Pos)         /*!< 0x00000038 */
N#define DAC_CR_TSEL1                        DAC_CR_TSEL1_Msk                   /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */
N#define DAC_CR_TSEL1_0                      (0x1U << DAC_CR_TSEL1_Pos)         /*!< 0x00000008 */
N#define DAC_CR_TSEL1_1                      (0x2U << DAC_CR_TSEL1_Pos)         /*!< 0x00000010 */
N#define DAC_CR_TSEL1_2                      (0x4U << DAC_CR_TSEL1_Pos)         /*!< 0x00000020 */
N
N#define DAC_CR_WAVE1_Pos                    (6U)                               
N#define DAC_CR_WAVE1_Msk                    (0x3U << DAC_CR_WAVE1_Pos)         /*!< 0x000000C0 */
N#define DAC_CR_WAVE1                        DAC_CR_WAVE1_Msk                   /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
N#define DAC_CR_WAVE1_0                      (0x1U << DAC_CR_WAVE1_Pos)         /*!< 0x00000040 */
N#define DAC_CR_WAVE1_1                      (0x2U << DAC_CR_WAVE1_Pos)         /*!< 0x00000080 */
N
N#define DAC_CR_MAMP1_Pos                    (8U)                               
N#define DAC_CR_MAMP1_Msk                    (0xFU << DAC_CR_MAMP1_Pos)         /*!< 0x00000F00 */
N#define DAC_CR_MAMP1                        DAC_CR_MAMP1_Msk                   /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
N#define DAC_CR_MAMP1_0                      (0x1U << DAC_CR_MAMP1_Pos)         /*!< 0x00000100 */
N#define DAC_CR_MAMP1_1                      (0x2U << DAC_CR_MAMP1_Pos)         /*!< 0x00000200 */
N#define DAC_CR_MAMP1_2                      (0x4U << DAC_CR_MAMP1_Pos)         /*!< 0x00000400 */
N#define DAC_CR_MAMP1_3                      (0x8U << DAC_CR_MAMP1_Pos)         /*!< 0x00000800 */
N
N#define DAC_CR_DMAEN1_Pos                   (12U)                              
N#define DAC_CR_DMAEN1_Msk                   (0x1U << DAC_CR_DMAEN1_Pos)        /*!< 0x00001000 */
N#define DAC_CR_DMAEN1                       DAC_CR_DMAEN1_Msk                  /*!< DAC channel1 DMA enable */
N#define DAC_CR_EN2_Pos                      (16U)                              
N#define DAC_CR_EN2_Msk                      (0x1U << DAC_CR_EN2_Pos)           /*!< 0x00010000 */
N#define DAC_CR_EN2                          DAC_CR_EN2_Msk                     /*!< DAC channel2 enable */
N#define DAC_CR_BOFF2_Pos                    (17U)                              
N#define DAC_CR_BOFF2_Msk                    (0x1U << DAC_CR_BOFF2_Pos)         /*!< 0x00020000 */
N#define DAC_CR_BOFF2                        DAC_CR_BOFF2_Msk                   /*!< DAC channel2 output buffer disable */
N#define DAC_CR_TEN2_Pos                     (18U)                              
N#define DAC_CR_TEN2_Msk                     (0x1U << DAC_CR_TEN2_Pos)          /*!< 0x00040000 */
N#define DAC_CR_TEN2                         DAC_CR_TEN2_Msk                    /*!< DAC channel2 Trigger enable */
N
N#define DAC_CR_TSEL2_Pos                    (19U)                              
N#define DAC_CR_TSEL2_Msk                    (0x7U << DAC_CR_TSEL2_Pos)         /*!< 0x00380000 */
N#define DAC_CR_TSEL2                        DAC_CR_TSEL2_Msk                   /*!< TSEL2[2:0] (DAC channel2 Trigger selection) */
N#define DAC_CR_TSEL2_0                      (0x1U << DAC_CR_TSEL2_Pos)         /*!< 0x00080000 */
N#define DAC_CR_TSEL2_1                      (0x2U << DAC_CR_TSEL2_Pos)         /*!< 0x00100000 */
N#define DAC_CR_TSEL2_2                      (0x4U << DAC_CR_TSEL2_Pos)         /*!< 0x00200000 */
N
N#define DAC_CR_WAVE2_Pos                    (22U)                              
N#define DAC_CR_WAVE2_Msk                    (0x3U << DAC_CR_WAVE2_Pos)         /*!< 0x00C00000 */
N#define DAC_CR_WAVE2                        DAC_CR_WAVE2_Msk                   /*!< WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
N#define DAC_CR_WAVE2_0                      (0x1U << DAC_CR_WAVE2_Pos)         /*!< 0x00400000 */
N#define DAC_CR_WAVE2_1                      (0x2U << DAC_CR_WAVE2_Pos)         /*!< 0x00800000 */
N
N#define DAC_CR_MAMP2_Pos                    (24U)                              
N#define DAC_CR_MAMP2_Msk                    (0xFU << DAC_CR_MAMP2_Pos)         /*!< 0x0F000000 */
N#define DAC_CR_MAMP2                        DAC_CR_MAMP2_Msk                   /*!< MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
N#define DAC_CR_MAMP2_0                      (0x1U << DAC_CR_MAMP2_Pos)         /*!< 0x01000000 */
N#define DAC_CR_MAMP2_1                      (0x2U << DAC_CR_MAMP2_Pos)         /*!< 0x02000000 */
N#define DAC_CR_MAMP2_2                      (0x4U << DAC_CR_MAMP2_Pos)         /*!< 0x04000000 */
N#define DAC_CR_MAMP2_3                      (0x8U << DAC_CR_MAMP2_Pos)         /*!< 0x08000000 */
N
N#define DAC_CR_DMAEN2_Pos                   (28U)                              
N#define DAC_CR_DMAEN2_Msk                   (0x1U << DAC_CR_DMAEN2_Pos)        /*!< 0x10000000 */
N#define DAC_CR_DMAEN2                       DAC_CR_DMAEN2_Msk                  /*!< DAC channel2 DMA enabled */
N
N
N/*****************  Bit definition for DAC_SWTRIGR register  ******************/
N#define DAC_SWTRIGR_SWTRIG1_Pos             (0U)                               
N#define DAC_SWTRIGR_SWTRIG1_Msk             (0x1U << DAC_SWTRIGR_SWTRIG1_Pos)  /*!< 0x00000001 */
N#define DAC_SWTRIGR_SWTRIG1                 DAC_SWTRIGR_SWTRIG1_Msk            /*!< DAC channel1 software trigger */
N#define DAC_SWTRIGR_SWTRIG2_Pos             (1U)                               
N#define DAC_SWTRIGR_SWTRIG2_Msk             (0x1U << DAC_SWTRIGR_SWTRIG2_Pos)  /*!< 0x00000002 */
N#define DAC_SWTRIGR_SWTRIG2                 DAC_SWTRIGR_SWTRIG2_Msk            /*!< DAC channel2 software trigger */
N
N/*****************  Bit definition for DAC_DHR12R1 register  ******************/
N#define DAC_DHR12R1_DACC1DHR_Pos            (0U)                               
N#define DAC_DHR12R1_DACC1DHR_Msk            (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */
N#define DAC_DHR12R1_DACC1DHR                DAC_DHR12R1_DACC1DHR_Msk           /*!< DAC channel1 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12L1 register  ******************/
N#define DAC_DHR12L1_DACC1DHR_Pos            (4U)                               
N#define DAC_DHR12L1_DACC1DHR_Msk            (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */
N#define DAC_DHR12L1_DACC1DHR                DAC_DHR12L1_DACC1DHR_Msk           /*!< DAC channel1 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8R1 register  ******************/
N#define DAC_DHR8R1_DACC1DHR_Pos             (0U)                               
N#define DAC_DHR8R1_DACC1DHR_Msk             (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */
N#define DAC_DHR8R1_DACC1DHR                 DAC_DHR8R1_DACC1DHR_Msk            /*!< DAC channel1 8-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12R2 register  ******************/
N#define DAC_DHR12R2_DACC2DHR_Pos            (0U)                               
N#define DAC_DHR12R2_DACC2DHR_Msk            (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */
N#define DAC_DHR12R2_DACC2DHR                DAC_DHR12R2_DACC2DHR_Msk           /*!< DAC channel2 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12L2 register  ******************/
N#define DAC_DHR12L2_DACC2DHR_Pos            (4U)                               
N#define DAC_DHR12L2_DACC2DHR_Msk            (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */
N#define DAC_DHR12L2_DACC2DHR                DAC_DHR12L2_DACC2DHR_Msk           /*!< DAC channel2 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8R2 register  ******************/
N#define DAC_DHR8R2_DACC2DHR_Pos             (0U)                               
N#define DAC_DHR8R2_DACC2DHR_Msk             (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */
N#define DAC_DHR8R2_DACC2DHR                 DAC_DHR8R2_DACC2DHR_Msk            /*!< DAC channel2 8-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12RD register  ******************/
N#define DAC_DHR12RD_DACC1DHR_Pos            (0U)                               
N#define DAC_DHR12RD_DACC1DHR_Msk            (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */
N#define DAC_DHR12RD_DACC1DHR                DAC_DHR12RD_DACC1DHR_Msk           /*!< DAC channel1 12-bit Right aligned data */
N#define DAC_DHR12RD_DACC2DHR_Pos            (16U)                              
N#define DAC_DHR12RD_DACC2DHR_Msk            (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */
N#define DAC_DHR12RD_DACC2DHR                DAC_DHR12RD_DACC2DHR_Msk           /*!< DAC channel2 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12LD register  ******************/
N#define DAC_DHR12LD_DACC1DHR_Pos            (4U)                               
N#define DAC_DHR12LD_DACC1DHR_Msk            (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */
N#define DAC_DHR12LD_DACC1DHR                DAC_DHR12LD_DACC1DHR_Msk           /*!< DAC channel1 12-bit Left aligned data */
N#define DAC_DHR12LD_DACC2DHR_Pos            (20U)                              
N#define DAC_DHR12LD_DACC2DHR_Msk            (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */
N#define DAC_DHR12LD_DACC2DHR                DAC_DHR12LD_DACC2DHR_Msk           /*!< DAC channel2 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8RD register  ******************/
N#define DAC_DHR8RD_DACC1DHR_Pos             (0U)                               
N#define DAC_DHR8RD_DACC1DHR_Msk             (0xFFU << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */
N#define DAC_DHR8RD_DACC1DHR                 DAC_DHR8RD_DACC1DHR_Msk            /*!< DAC channel1 8-bit Right aligned data */
N#define DAC_DHR8RD_DACC2DHR_Pos             (8U)                               
N#define DAC_DHR8RD_DACC2DHR_Msk             (0xFFU << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */
N#define DAC_DHR8RD_DACC2DHR                 DAC_DHR8RD_DACC2DHR_Msk            /*!< DAC channel2 8-bit Right aligned data */
N
N/*******************  Bit definition for DAC_DOR1 register  *******************/
N#define DAC_DOR1_DACC1DOR_Pos               (0U)                               
N#define DAC_DOR1_DACC1DOR_Msk               (0xFFFU << DAC_DOR1_DACC1DOR_Pos)  /*!< 0x00000FFF */
N#define DAC_DOR1_DACC1DOR                   DAC_DOR1_DACC1DOR_Msk              /*!< DAC channel1 data output */
N
N/*******************  Bit definition for DAC_DOR2 register  *******************/
N#define DAC_DOR2_DACC2DOR_Pos               (0U)                               
N#define DAC_DOR2_DACC2DOR_Msk               (0xFFFU << DAC_DOR2_DACC2DOR_Pos)  /*!< 0x00000FFF */
N#define DAC_DOR2_DACC2DOR                   DAC_DOR2_DACC2DOR_Msk              /*!< DAC channel2 data output */
N
N
N
N/*****************************************************************************/
N/*                                                                           */
N/*                               Timers (TIM)                                */
N/*                                                                           */
N/*****************************************************************************/
N/*******************  Bit definition for TIM_CR1 register  *******************/
N#define TIM_CR1_CEN_Pos                     (0U)                               
N#define TIM_CR1_CEN_Msk                     (0x1U << TIM_CR1_CEN_Pos)          /*!< 0x00000001 */
N#define TIM_CR1_CEN                         TIM_CR1_CEN_Msk                    /*!<Counter enable */
N#define TIM_CR1_UDIS_Pos                    (1U)                               
N#define TIM_CR1_UDIS_Msk                    (0x1U << TIM_CR1_UDIS_Pos)         /*!< 0x00000002 */
N#define TIM_CR1_UDIS                        TIM_CR1_UDIS_Msk                   /*!<Update disable */
N#define TIM_CR1_URS_Pos                     (2U)                               
N#define TIM_CR1_URS_Msk                     (0x1U << TIM_CR1_URS_Pos)          /*!< 0x00000004 */
N#define TIM_CR1_URS                         TIM_CR1_URS_Msk                    /*!<Update request source */
N#define TIM_CR1_OPM_Pos                     (3U)                               
N#define TIM_CR1_OPM_Msk                     (0x1U << TIM_CR1_OPM_Pos)          /*!< 0x00000008 */
N#define TIM_CR1_OPM                         TIM_CR1_OPM_Msk                    /*!<One pulse mode */
N#define TIM_CR1_DIR_Pos                     (4U)                               
N#define TIM_CR1_DIR_Msk                     (0x1U << TIM_CR1_DIR_Pos)          /*!< 0x00000010 */
N#define TIM_CR1_DIR                         TIM_CR1_DIR_Msk                    /*!<Direction */
N
N#define TIM_CR1_CMS_Pos                     (5U)                               
N#define TIM_CR1_CMS_Msk                     (0x3U << TIM_CR1_CMS_Pos)          /*!< 0x00000060 */
N#define TIM_CR1_CMS                         TIM_CR1_CMS_Msk                    /*!<CMS[1:0] bits (Center-aligned mode selection) */
N#define TIM_CR1_CMS_0                       (0x1U << TIM_CR1_CMS_Pos)          /*!< 0x00000020 */
N#define TIM_CR1_CMS_1                       (0x2U << TIM_CR1_CMS_Pos)          /*!< 0x00000040 */
N
N#define TIM_CR1_ARPE_Pos                    (7U)                               
N#define TIM_CR1_ARPE_Msk                    (0x1U << TIM_CR1_ARPE_Pos)         /*!< 0x00000080 */
N#define TIM_CR1_ARPE                        TIM_CR1_ARPE_Msk                   /*!<Auto-reload preload enable */
N
N#define TIM_CR1_CKD_Pos                     (8U)                               
N#define TIM_CR1_CKD_Msk                     (0x3U << TIM_CR1_CKD_Pos)          /*!< 0x00000300 */
N#define TIM_CR1_CKD                         TIM_CR1_CKD_Msk                    /*!<CKD[1:0] bits (clock division) */
N#define TIM_CR1_CKD_0                       (0x1U << TIM_CR1_CKD_Pos)          /*!< 0x00000100 */
N#define TIM_CR1_CKD_1                       (0x2U << TIM_CR1_CKD_Pos)          /*!< 0x00000200 */
N
N/*******************  Bit definition for TIM_CR2 register  *******************/
N#define TIM_CR2_CCPC_Pos                    (0U)                               
N#define TIM_CR2_CCPC_Msk                    (0x1U << TIM_CR2_CCPC_Pos)         /*!< 0x00000001 */
N#define TIM_CR2_CCPC                        TIM_CR2_CCPC_Msk                   /*!<Capture/Compare Preloaded Control */
N#define TIM_CR2_CCUS_Pos                    (2U)                               
N#define TIM_CR2_CCUS_Msk                    (0x1U << TIM_CR2_CCUS_Pos)         /*!< 0x00000004 */
N#define TIM_CR2_CCUS                        TIM_CR2_CCUS_Msk                   /*!<Capture/Compare Control Update Selection */
N#define TIM_CR2_CCDS_Pos                    (3U)                               
N#define TIM_CR2_CCDS_Msk                    (0x1U << TIM_CR2_CCDS_Pos)         /*!< 0x00000008 */
N#define TIM_CR2_CCDS                        TIM_CR2_CCDS_Msk                   /*!<Capture/Compare DMA Selection */
N
N#define TIM_CR2_MMS_Pos                     (4U)                               
N#define TIM_CR2_MMS_Msk                     (0x7U << TIM_CR2_MMS_Pos)          /*!< 0x00000070 */
N#define TIM_CR2_MMS                         TIM_CR2_MMS_Msk                    /*!<MMS[2:0] bits (Master Mode Selection) */
N#define TIM_CR2_MMS_0                       (0x1U << TIM_CR2_MMS_Pos)          /*!< 0x00000010 */
N#define TIM_CR2_MMS_1                       (0x2U << TIM_CR2_MMS_Pos)          /*!< 0x00000020 */
N#define TIM_CR2_MMS_2                       (0x4U << TIM_CR2_MMS_Pos)          /*!< 0x00000040 */
N
N#define TIM_CR2_TI1S_Pos                    (7U)                               
N#define TIM_CR2_TI1S_Msk                    (0x1U << TIM_CR2_TI1S_Pos)         /*!< 0x00000080 */
N#define TIM_CR2_TI1S                        TIM_CR2_TI1S_Msk                   /*!<TI1 Selection */
N#define TIM_CR2_OIS1_Pos                    (8U)                               
N#define TIM_CR2_OIS1_Msk                    (0x1U << TIM_CR2_OIS1_Pos)         /*!< 0x00000100 */
N#define TIM_CR2_OIS1                        TIM_CR2_OIS1_Msk                   /*!<Output Idle state 1 (OC1 output) */
N#define TIM_CR2_OIS1N_Pos                   (9U)                               
N#define TIM_CR2_OIS1N_Msk                   (0x1U << TIM_CR2_OIS1N_Pos)        /*!< 0x00000200 */
N#define TIM_CR2_OIS1N                       TIM_CR2_OIS1N_Msk                  /*!<Output Idle state 1 (OC1N output) */
N#define TIM_CR2_OIS2_Pos                    (10U)                              
N#define TIM_CR2_OIS2_Msk                    (0x1U << TIM_CR2_OIS2_Pos)         /*!< 0x00000400 */
N#define TIM_CR2_OIS2                        TIM_CR2_OIS2_Msk                   /*!<Output Idle state 2 (OC2 output) */
N#define TIM_CR2_OIS2N_Pos                   (11U)                              
N#define TIM_CR2_OIS2N_Msk                   (0x1U << TIM_CR2_OIS2N_Pos)        /*!< 0x00000800 */
N#define TIM_CR2_OIS2N                       TIM_CR2_OIS2N_Msk                  /*!<Output Idle state 2 (OC2N output) */
N#define TIM_CR2_OIS3_Pos                    (12U)                              
N#define TIM_CR2_OIS3_Msk                    (0x1U << TIM_CR2_OIS3_Pos)         /*!< 0x00001000 */
N#define TIM_CR2_OIS3                        TIM_CR2_OIS3_Msk                   /*!<Output Idle state 3 (OC3 output) */
N#define TIM_CR2_OIS3N_Pos                   (13U)                              
N#define TIM_CR2_OIS3N_Msk                   (0x1U << TIM_CR2_OIS3N_Pos)        /*!< 0x00002000 */
N#define TIM_CR2_OIS3N                       TIM_CR2_OIS3N_Msk                  /*!<Output Idle state 3 (OC3N output) */
N#define TIM_CR2_OIS4_Pos                    (14U)                              
N#define TIM_CR2_OIS4_Msk                    (0x1U << TIM_CR2_OIS4_Pos)         /*!< 0x00004000 */
N#define TIM_CR2_OIS4                        TIM_CR2_OIS4_Msk                   /*!<Output Idle state 4 (OC4 output) */
N
N/*******************  Bit definition for TIM_SMCR register  ******************/
N#define TIM_SMCR_SMS_Pos                    (0U)                               
N#define TIM_SMCR_SMS_Msk                    (0x7U << TIM_SMCR_SMS_Pos)         /*!< 0x00000007 */
N#define TIM_SMCR_SMS                        TIM_SMCR_SMS_Msk                   /*!<SMS[2:0] bits (Slave mode selection) */
N#define TIM_SMCR_SMS_0                      (0x1U << TIM_SMCR_SMS_Pos)         /*!< 0x00000001 */
N#define TIM_SMCR_SMS_1                      (0x2U << TIM_SMCR_SMS_Pos)         /*!< 0x00000002 */
N#define TIM_SMCR_SMS_2                      (0x4U << TIM_SMCR_SMS_Pos)         /*!< 0x00000004 */
N
N#define TIM_SMCR_TS_Pos                     (4U)                               
N#define TIM_SMCR_TS_Msk                     (0x7U << TIM_SMCR_TS_Pos)          /*!< 0x00000070 */
N#define TIM_SMCR_TS                         TIM_SMCR_TS_Msk                    /*!<TS[2:0] bits (Trigger selection) */
N#define TIM_SMCR_TS_0                       (0x1U << TIM_SMCR_TS_Pos)          /*!< 0x00000010 */
N#define TIM_SMCR_TS_1                       (0x2U << TIM_SMCR_TS_Pos)          /*!< 0x00000020 */
N#define TIM_SMCR_TS_2                       (0x4U << TIM_SMCR_TS_Pos)          /*!< 0x00000040 */
N
N#define TIM_SMCR_MSM_Pos                    (7U)                               
N#define TIM_SMCR_MSM_Msk                    (0x1U << TIM_SMCR_MSM_Pos)         /*!< 0x00000080 */
N#define TIM_SMCR_MSM                        TIM_SMCR_MSM_Msk                   /*!<Master/slave mode */
N
N#define TIM_SMCR_ETF_Pos                    (8U)                               
N#define TIM_SMCR_ETF_Msk                    (0xFU << TIM_SMCR_ETF_Pos)         /*!< 0x00000F00 */
N#define TIM_SMCR_ETF                        TIM_SMCR_ETF_Msk                   /*!<ETF[3:0] bits (External trigger filter) */
N#define TIM_SMCR_ETF_0                      (0x1U << TIM_SMCR_ETF_Pos)         /*!< 0x00000100 */
N#define TIM_SMCR_ETF_1                      (0x2U << TIM_SMCR_ETF_Pos)         /*!< 0x00000200 */
N#define TIM_SMCR_ETF_2                      (0x4U << TIM_SMCR_ETF_Pos)         /*!< 0x00000400 */
N#define TIM_SMCR_ETF_3                      (0x8U << TIM_SMCR_ETF_Pos)         /*!< 0x00000800 */
N
N#define TIM_SMCR_ETPS_Pos                   (12U)                              
N#define TIM_SMCR_ETPS_Msk                   (0x3U << TIM_SMCR_ETPS_Pos)        /*!< 0x00003000 */
N#define TIM_SMCR_ETPS                       TIM_SMCR_ETPS_Msk                  /*!<ETPS[1:0] bits (External trigger prescaler) */
N#define TIM_SMCR_ETPS_0                     (0x1U << TIM_SMCR_ETPS_Pos)        /*!< 0x00001000 */
N#define TIM_SMCR_ETPS_1                     (0x2U << TIM_SMCR_ETPS_Pos)        /*!< 0x00002000 */
N
N#define TIM_SMCR_ECE_Pos                    (14U)                              
N#define TIM_SMCR_ECE_Msk                    (0x1U << TIM_SMCR_ECE_Pos)         /*!< 0x00004000 */
N#define TIM_SMCR_ECE                        TIM_SMCR_ECE_Msk                   /*!<External clock enable */
N#define TIM_SMCR_ETP_Pos                    (15U)                              
N#define TIM_SMCR_ETP_Msk                    (0x1U << TIM_SMCR_ETP_Pos)         /*!< 0x00008000 */
N#define TIM_SMCR_ETP                        TIM_SMCR_ETP_Msk                   /*!<External trigger polarity */
N
N/*******************  Bit definition for TIM_DIER register  ******************/
N#define TIM_DIER_UIE_Pos                    (0U)                               
N#define TIM_DIER_UIE_Msk                    (0x1U << TIM_DIER_UIE_Pos)         /*!< 0x00000001 */
N#define TIM_DIER_UIE                        TIM_DIER_UIE_Msk                   /*!<Update interrupt enable */
N#define TIM_DIER_CC1IE_Pos                  (1U)                               
N#define TIM_DIER_CC1IE_Msk                  (0x1U << TIM_DIER_CC1IE_Pos)       /*!< 0x00000002 */
N#define TIM_DIER_CC1IE                      TIM_DIER_CC1IE_Msk                 /*!<Capture/Compare 1 interrupt enable */
N#define TIM_DIER_CC2IE_Pos                  (2U)                               
N#define TIM_DIER_CC2IE_Msk                  (0x1U << TIM_DIER_CC2IE_Pos)       /*!< 0x00000004 */
N#define TIM_DIER_CC2IE                      TIM_DIER_CC2IE_Msk                 /*!<Capture/Compare 2 interrupt enable */
N#define TIM_DIER_CC3IE_Pos                  (3U)                               
N#define TIM_DIER_CC3IE_Msk                  (0x1U << TIM_DIER_CC3IE_Pos)       /*!< 0x00000008 */
N#define TIM_DIER_CC3IE                      TIM_DIER_CC3IE_Msk                 /*!<Capture/Compare 3 interrupt enable */
N#define TIM_DIER_CC4IE_Pos                  (4U)                               
N#define TIM_DIER_CC4IE_Msk                  (0x1U << TIM_DIER_CC4IE_Pos)       /*!< 0x00000010 */
N#define TIM_DIER_CC4IE                      TIM_DIER_CC4IE_Msk                 /*!<Capture/Compare 4 interrupt enable */
N#define TIM_DIER_COMIE_Pos                  (5U)                               
N#define TIM_DIER_COMIE_Msk                  (0x1U << TIM_DIER_COMIE_Pos)       /*!< 0x00000020 */
N#define TIM_DIER_COMIE                      TIM_DIER_COMIE_Msk                 /*!<COM interrupt enable */
N#define TIM_DIER_TIE_Pos                    (6U)                               
N#define TIM_DIER_TIE_Msk                    (0x1U << TIM_DIER_TIE_Pos)         /*!< 0x00000040 */
N#define TIM_DIER_TIE                        TIM_DIER_TIE_Msk                   /*!<Trigger interrupt enable */
N#define TIM_DIER_BIE_Pos                    (7U)                               
N#define TIM_DIER_BIE_Msk                    (0x1U << TIM_DIER_BIE_Pos)         /*!< 0x00000080 */
N#define TIM_DIER_BIE                        TIM_DIER_BIE_Msk                   /*!<Break interrupt enable */
N#define TIM_DIER_UDE_Pos                    (8U)                               
N#define TIM_DIER_UDE_Msk                    (0x1U << TIM_DIER_UDE_Pos)         /*!< 0x00000100 */
N#define TIM_DIER_UDE                        TIM_DIER_UDE_Msk                   /*!<Update DMA request enable */
N#define TIM_DIER_CC1DE_Pos                  (9U)                               
N#define TIM_DIER_CC1DE_Msk                  (0x1U << TIM_DIER_CC1DE_Pos)       /*!< 0x00000200 */
N#define TIM_DIER_CC1DE                      TIM_DIER_CC1DE_Msk                 /*!<Capture/Compare 1 DMA request enable */
N#define TIM_DIER_CC2DE_Pos                  (10U)                              
N#define TIM_DIER_CC2DE_Msk                  (0x1U << TIM_DIER_CC2DE_Pos)       /*!< 0x00000400 */
N#define TIM_DIER_CC2DE                      TIM_DIER_CC2DE_Msk                 /*!<Capture/Compare 2 DMA request enable */
N#define TIM_DIER_CC3DE_Pos                  (11U)                              
N#define TIM_DIER_CC3DE_Msk                  (0x1U << TIM_DIER_CC3DE_Pos)       /*!< 0x00000800 */
N#define TIM_DIER_CC3DE                      TIM_DIER_CC3DE_Msk                 /*!<Capture/Compare 3 DMA request enable */
N#define TIM_DIER_CC4DE_Pos                  (12U)                              
N#define TIM_DIER_CC4DE_Msk                  (0x1U << TIM_DIER_CC4DE_Pos)       /*!< 0x00001000 */
N#define TIM_DIER_CC4DE                      TIM_DIER_CC4DE_Msk                 /*!<Capture/Compare 4 DMA request enable */
N#define TIM_DIER_COMDE_Pos                  (13U)                              
N#define TIM_DIER_COMDE_Msk                  (0x1U << TIM_DIER_COMDE_Pos)       /*!< 0x00002000 */
N#define TIM_DIER_COMDE                      TIM_DIER_COMDE_Msk                 /*!<COM DMA request enable */
N#define TIM_DIER_TDE_Pos                    (14U)                              
N#define TIM_DIER_TDE_Msk                    (0x1U << TIM_DIER_TDE_Pos)         /*!< 0x00004000 */
N#define TIM_DIER_TDE                        TIM_DIER_TDE_Msk                   /*!<Trigger DMA request enable */
N
N/********************  Bit definition for TIM_SR register  *******************/
N#define TIM_SR_UIF_Pos                      (0U)                               
N#define TIM_SR_UIF_Msk                      (0x1U << TIM_SR_UIF_Pos)           /*!< 0x00000001 */
N#define TIM_SR_UIF                          TIM_SR_UIF_Msk                     /*!<Update interrupt Flag */
N#define TIM_SR_CC1IF_Pos                    (1U)                               
N#define TIM_SR_CC1IF_Msk                    (0x1U << TIM_SR_CC1IF_Pos)         /*!< 0x00000002 */
N#define TIM_SR_CC1IF                        TIM_SR_CC1IF_Msk                   /*!<Capture/Compare 1 interrupt Flag */
N#define TIM_SR_CC2IF_Pos                    (2U)                               
N#define TIM_SR_CC2IF_Msk                    (0x1U << TIM_SR_CC2IF_Pos)         /*!< 0x00000004 */
N#define TIM_SR_CC2IF                        TIM_SR_CC2IF_Msk                   /*!<Capture/Compare 2 interrupt Flag */
N#define TIM_SR_CC3IF_Pos                    (3U)                               
N#define TIM_SR_CC3IF_Msk                    (0x1U << TIM_SR_CC3IF_Pos)         /*!< 0x00000008 */
N#define TIM_SR_CC3IF                        TIM_SR_CC3IF_Msk                   /*!<Capture/Compare 3 interrupt Flag */
N#define TIM_SR_CC4IF_Pos                    (4U)                               
N#define TIM_SR_CC4IF_Msk                    (0x1U << TIM_SR_CC4IF_Pos)         /*!< 0x00000010 */
N#define TIM_SR_CC4IF                        TIM_SR_CC4IF_Msk                   /*!<Capture/Compare 4 interrupt Flag */
N#define TIM_SR_COMIF_Pos                    (5U)                               
N#define TIM_SR_COMIF_Msk                    (0x1U << TIM_SR_COMIF_Pos)         /*!< 0x00000020 */
N#define TIM_SR_COMIF                        TIM_SR_COMIF_Msk                   /*!<COM interrupt Flag */
N#define TIM_SR_TIF_Pos                      (6U)                               
N#define TIM_SR_TIF_Msk                      (0x1U << TIM_SR_TIF_Pos)           /*!< 0x00000040 */
N#define TIM_SR_TIF                          TIM_SR_TIF_Msk                     /*!<Trigger interrupt Flag */
N#define TIM_SR_BIF_Pos                      (7U)                               
N#define TIM_SR_BIF_Msk                      (0x1U << TIM_SR_BIF_Pos)           /*!< 0x00000080 */
N#define TIM_SR_BIF                          TIM_SR_BIF_Msk                     /*!<Break interrupt Flag */
N#define TIM_SR_CC1OF_Pos                    (9U)                               
N#define TIM_SR_CC1OF_Msk                    (0x1U << TIM_SR_CC1OF_Pos)         /*!< 0x00000200 */
N#define TIM_SR_CC1OF                        TIM_SR_CC1OF_Msk                   /*!<Capture/Compare 1 Overcapture Flag */
N#define TIM_SR_CC2OF_Pos                    (10U)                              
N#define TIM_SR_CC2OF_Msk                    (0x1U << TIM_SR_CC2OF_Pos)         /*!< 0x00000400 */
N#define TIM_SR_CC2OF                        TIM_SR_CC2OF_Msk                   /*!<Capture/Compare 2 Overcapture Flag */
N#define TIM_SR_CC3OF_Pos                    (11U)                              
N#define TIM_SR_CC3OF_Msk                    (0x1U << TIM_SR_CC3OF_Pos)         /*!< 0x00000800 */
N#define TIM_SR_CC3OF                        TIM_SR_CC3OF_Msk                   /*!<Capture/Compare 3 Overcapture Flag */
N#define TIM_SR_CC4OF_Pos                    (12U)                              
N#define TIM_SR_CC4OF_Msk                    (0x1U << TIM_SR_CC4OF_Pos)         /*!< 0x00001000 */
N#define TIM_SR_CC4OF                        TIM_SR_CC4OF_Msk                   /*!<Capture/Compare 4 Overcapture Flag */
N
N/*******************  Bit definition for TIM_EGR register  *******************/
N#define TIM_EGR_UG_Pos                      (0U)                               
N#define TIM_EGR_UG_Msk                      (0x1U << TIM_EGR_UG_Pos)           /*!< 0x00000001 */
N#define TIM_EGR_UG                          TIM_EGR_UG_Msk                     /*!<Update Generation */
N#define TIM_EGR_CC1G_Pos                    (1U)                               
N#define TIM_EGR_CC1G_Msk                    (0x1U << TIM_EGR_CC1G_Pos)         /*!< 0x00000002 */
N#define TIM_EGR_CC1G                        TIM_EGR_CC1G_Msk                   /*!<Capture/Compare 1 Generation */
N#define TIM_EGR_CC2G_Pos                    (2U)                               
N#define TIM_EGR_CC2G_Msk                    (0x1U << TIM_EGR_CC2G_Pos)         /*!< 0x00000004 */
N#define TIM_EGR_CC2G                        TIM_EGR_CC2G_Msk                   /*!<Capture/Compare 2 Generation */
N#define TIM_EGR_CC3G_Pos                    (3U)                               
N#define TIM_EGR_CC3G_Msk                    (0x1U << TIM_EGR_CC3G_Pos)         /*!< 0x00000008 */
N#define TIM_EGR_CC3G                        TIM_EGR_CC3G_Msk                   /*!<Capture/Compare 3 Generation */
N#define TIM_EGR_CC4G_Pos                    (4U)                               
N#define TIM_EGR_CC4G_Msk                    (0x1U << TIM_EGR_CC4G_Pos)         /*!< 0x00000010 */
N#define TIM_EGR_CC4G                        TIM_EGR_CC4G_Msk                   /*!<Capture/Compare 4 Generation */
N#define TIM_EGR_COMG_Pos                    (5U)                               
N#define TIM_EGR_COMG_Msk                    (0x1U << TIM_EGR_COMG_Pos)         /*!< 0x00000020 */
N#define TIM_EGR_COMG                        TIM_EGR_COMG_Msk                   /*!<Capture/Compare Control Update Generation */
N#define TIM_EGR_TG_Pos                      (6U)                               
N#define TIM_EGR_TG_Msk                      (0x1U << TIM_EGR_TG_Pos)           /*!< 0x00000040 */
N#define TIM_EGR_TG                          TIM_EGR_TG_Msk                     /*!<Trigger Generation */
N#define TIM_EGR_BG_Pos                      (7U)                               
N#define TIM_EGR_BG_Msk                      (0x1U << TIM_EGR_BG_Pos)           /*!< 0x00000080 */
N#define TIM_EGR_BG                          TIM_EGR_BG_Msk                     /*!<Break Generation */
N
N/******************  Bit definition for TIM_CCMR1 register  ******************/
N#define TIM_CCMR1_CC1S_Pos                  (0U)                               
N#define TIM_CCMR1_CC1S_Msk                  (0x3U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000003 */
N#define TIM_CCMR1_CC1S                      TIM_CCMR1_CC1S_Msk                 /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
N#define TIM_CCMR1_CC1S_0                    (0x1U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000001 */
N#define TIM_CCMR1_CC1S_1                    (0x2U << TIM_CCMR1_CC1S_Pos)       /*!< 0x00000002 */
N
N#define TIM_CCMR1_OC1FE_Pos                 (2U)                               
N#define TIM_CCMR1_OC1FE_Msk                 (0x1U << TIM_CCMR1_OC1FE_Pos)      /*!< 0x00000004 */
N#define TIM_CCMR1_OC1FE                     TIM_CCMR1_OC1FE_Msk                /*!<Output Compare 1 Fast enable */
N#define TIM_CCMR1_OC1PE_Pos                 (3U)                               
N#define TIM_CCMR1_OC1PE_Msk                 (0x1U << TIM_CCMR1_OC1PE_Pos)      /*!< 0x00000008 */
N#define TIM_CCMR1_OC1PE                     TIM_CCMR1_OC1PE_Msk                /*!<Output Compare 1 Preload enable */
N
N#define TIM_CCMR1_OC1M_Pos                  (4U)                               
N#define TIM_CCMR1_OC1M_Msk                  (0x7U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000070 */
N#define TIM_CCMR1_OC1M                      TIM_CCMR1_OC1M_Msk                 /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
N#define TIM_CCMR1_OC1M_0                    (0x1U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR1_OC1M_1                    (0x2U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR1_OC1M_2                    (0x4U << TIM_CCMR1_OC1M_Pos)       /*!< 0x00000040 */
N
N#define TIM_CCMR1_OC1CE_Pos                 (7U)                               
N#define TIM_CCMR1_OC1CE_Msk                 (0x1U << TIM_CCMR1_OC1CE_Pos)      /*!< 0x00000080 */
N#define TIM_CCMR1_OC1CE                     TIM_CCMR1_OC1CE_Msk                /*!<Output Compare 1Clear Enable */
N
N#define TIM_CCMR1_CC2S_Pos                  (8U)                               
N#define TIM_CCMR1_CC2S_Msk                  (0x3U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000300 */
N#define TIM_CCMR1_CC2S                      TIM_CCMR1_CC2S_Msk                 /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
N#define TIM_CCMR1_CC2S_0                    (0x1U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000100 */
N#define TIM_CCMR1_CC2S_1                    (0x2U << TIM_CCMR1_CC2S_Pos)       /*!< 0x00000200 */
N
N#define TIM_CCMR1_OC2FE_Pos                 (10U)                              
N#define TIM_CCMR1_OC2FE_Msk                 (0x1U << TIM_CCMR1_OC2FE_Pos)      /*!< 0x00000400 */
N#define TIM_CCMR1_OC2FE                     TIM_CCMR1_OC2FE_Msk                /*!<Output Compare 2 Fast enable */
N#define TIM_CCMR1_OC2PE_Pos                 (11U)                              
N#define TIM_CCMR1_OC2PE_Msk                 (0x1U << TIM_CCMR1_OC2PE_Pos)      /*!< 0x00000800 */
N#define TIM_CCMR1_OC2PE                     TIM_CCMR1_OC2PE_Msk                /*!<Output Compare 2 Preload enable */
N
N#define TIM_CCMR1_OC2M_Pos                  (12U)                              
N#define TIM_CCMR1_OC2M_Msk                  (0x7U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00007000 */
N#define TIM_CCMR1_OC2M                      TIM_CCMR1_OC2M_Msk                 /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
N#define TIM_CCMR1_OC2M_0                    (0x1U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR1_OC2M_1                    (0x2U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR1_OC2M_2                    (0x4U << TIM_CCMR1_OC2M_Pos)       /*!< 0x00004000 */
N
N#define TIM_CCMR1_OC2CE_Pos                 (15U)                              
N#define TIM_CCMR1_OC2CE_Msk                 (0x1U << TIM_CCMR1_OC2CE_Pos)      /*!< 0x00008000 */
N#define TIM_CCMR1_OC2CE                     TIM_CCMR1_OC2CE_Msk                /*!<Output Compare 2 Clear Enable */
N
N/*---------------------------------------------------------------------------*/
N
N#define TIM_CCMR1_IC1PSC_Pos                (2U)                               
N#define TIM_CCMR1_IC1PSC_Msk                (0x3U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x0000000C */
N#define TIM_CCMR1_IC1PSC                    TIM_CCMR1_IC1PSC_Msk               /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
N#define TIM_CCMR1_IC1PSC_0                  (0x1U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x00000004 */
N#define TIM_CCMR1_IC1PSC_1                  (0x2U << TIM_CCMR1_IC1PSC_Pos)     /*!< 0x00000008 */
N
N#define TIM_CCMR1_IC1F_Pos                  (4U)                               
N#define TIM_CCMR1_IC1F_Msk                  (0xFU << TIM_CCMR1_IC1F_Pos)       /*!< 0x000000F0 */
N#define TIM_CCMR1_IC1F                      TIM_CCMR1_IC1F_Msk                 /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
N#define TIM_CCMR1_IC1F_0                    (0x1U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR1_IC1F_1                    (0x2U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR1_IC1F_2                    (0x4U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000040 */
N#define TIM_CCMR1_IC1F_3                    (0x8U << TIM_CCMR1_IC1F_Pos)       /*!< 0x00000080 */
N
N#define TIM_CCMR1_IC2PSC_Pos                (10U)                              
N#define TIM_CCMR1_IC2PSC_Msk                (0x3U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000C00 */
N#define TIM_CCMR1_IC2PSC                    TIM_CCMR1_IC2PSC_Msk               /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
N#define TIM_CCMR1_IC2PSC_0                  (0x1U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000400 */
N#define TIM_CCMR1_IC2PSC_1                  (0x2U << TIM_CCMR1_IC2PSC_Pos)     /*!< 0x00000800 */
N
N#define TIM_CCMR1_IC2F_Pos                  (12U)                              
N#define TIM_CCMR1_IC2F_Msk                  (0xFU << TIM_CCMR1_IC2F_Pos)       /*!< 0x0000F000 */
N#define TIM_CCMR1_IC2F                      TIM_CCMR1_IC2F_Msk                 /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
N#define TIM_CCMR1_IC2F_0                    (0x1U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR1_IC2F_1                    (0x2U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR1_IC2F_2                    (0x4U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00004000 */
N#define TIM_CCMR1_IC2F_3                    (0x8U << TIM_CCMR1_IC2F_Pos)       /*!< 0x00008000 */
N
N/******************  Bit definition for TIM_CCMR2 register  ******************/
N#define TIM_CCMR2_CC3S_Pos                  (0U)                               
N#define TIM_CCMR2_CC3S_Msk                  (0x3U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000003 */
N#define TIM_CCMR2_CC3S                      TIM_CCMR2_CC3S_Msk                 /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
N#define TIM_CCMR2_CC3S_0                    (0x1U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000001 */
N#define TIM_CCMR2_CC3S_1                    (0x2U << TIM_CCMR2_CC3S_Pos)       /*!< 0x00000002 */
N
N#define TIM_CCMR2_OC3FE_Pos                 (2U)                               
N#define TIM_CCMR2_OC3FE_Msk                 (0x1U << TIM_CCMR2_OC3FE_Pos)      /*!< 0x00000004 */
N#define TIM_CCMR2_OC3FE                     TIM_CCMR2_OC3FE_Msk                /*!<Output Compare 3 Fast enable */
N#define TIM_CCMR2_OC3PE_Pos                 (3U)                               
N#define TIM_CCMR2_OC3PE_Msk                 (0x1U << TIM_CCMR2_OC3PE_Pos)      /*!< 0x00000008 */
N#define TIM_CCMR2_OC3PE                     TIM_CCMR2_OC3PE_Msk                /*!<Output Compare 3 Preload enable */
N
N#define TIM_CCMR2_OC3M_Pos                  (4U)                               
N#define TIM_CCMR2_OC3M_Msk                  (0x7U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000070 */
N#define TIM_CCMR2_OC3M                      TIM_CCMR2_OC3M_Msk                 /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
N#define TIM_CCMR2_OC3M_0                    (0x1U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR2_OC3M_1                    (0x2U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR2_OC3M_2                    (0x4U << TIM_CCMR2_OC3M_Pos)       /*!< 0x00000040 */
N
N#define TIM_CCMR2_OC3CE_Pos                 (7U)                               
N#define TIM_CCMR2_OC3CE_Msk                 (0x1U << TIM_CCMR2_OC3CE_Pos)      /*!< 0x00000080 */
N#define TIM_CCMR2_OC3CE                     TIM_CCMR2_OC3CE_Msk                /*!<Output Compare 3 Clear Enable */
N
N#define TIM_CCMR2_CC4S_Pos                  (8U)                               
N#define TIM_CCMR2_CC4S_Msk                  (0x3U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000300 */
N#define TIM_CCMR2_CC4S                      TIM_CCMR2_CC4S_Msk                 /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
N#define TIM_CCMR2_CC4S_0                    (0x1U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000100 */
N#define TIM_CCMR2_CC4S_1                    (0x2U << TIM_CCMR2_CC4S_Pos)       /*!< 0x00000200 */
N
N#define TIM_CCMR2_OC4FE_Pos                 (10U)                              
N#define TIM_CCMR2_OC4FE_Msk                 (0x1U << TIM_CCMR2_OC4FE_Pos)      /*!< 0x00000400 */
N#define TIM_CCMR2_OC4FE                     TIM_CCMR2_OC4FE_Msk                /*!<Output Compare 4 Fast enable */
N#define TIM_CCMR2_OC4PE_Pos                 (11U)                              
N#define TIM_CCMR2_OC4PE_Msk                 (0x1U << TIM_CCMR2_OC4PE_Pos)      /*!< 0x00000800 */
N#define TIM_CCMR2_OC4PE                     TIM_CCMR2_OC4PE_Msk                /*!<Output Compare 4 Preload enable */
N
N#define TIM_CCMR2_OC4M_Pos                  (12U)                              
N#define TIM_CCMR2_OC4M_Msk                  (0x7U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00007000 */
N#define TIM_CCMR2_OC4M                      TIM_CCMR2_OC4M_Msk                 /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
N#define TIM_CCMR2_OC4M_0                    (0x1U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR2_OC4M_1                    (0x2U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR2_OC4M_2                    (0x4U << TIM_CCMR2_OC4M_Pos)       /*!< 0x00004000 */
N
N#define TIM_CCMR2_OC4CE_Pos                 (15U)                              
N#define TIM_CCMR2_OC4CE_Msk                 (0x1U << TIM_CCMR2_OC4CE_Pos)      /*!< 0x00008000 */
N#define TIM_CCMR2_OC4CE                     TIM_CCMR2_OC4CE_Msk                /*!<Output Compare 4 Clear Enable */
N
N/*---------------------------------------------------------------------------*/
N
N#define TIM_CCMR2_IC3PSC_Pos                (2U)                               
N#define TIM_CCMR2_IC3PSC_Msk                (0x3U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x0000000C */
N#define TIM_CCMR2_IC3PSC                    TIM_CCMR2_IC3PSC_Msk               /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
N#define TIM_CCMR2_IC3PSC_0                  (0x1U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x00000004 */
N#define TIM_CCMR2_IC3PSC_1                  (0x2U << TIM_CCMR2_IC3PSC_Pos)     /*!< 0x00000008 */
N
N#define TIM_CCMR2_IC3F_Pos                  (4U)                               
N#define TIM_CCMR2_IC3F_Msk                  (0xFU << TIM_CCMR2_IC3F_Pos)       /*!< 0x000000F0 */
N#define TIM_CCMR2_IC3F                      TIM_CCMR2_IC3F_Msk                 /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
N#define TIM_CCMR2_IC3F_0                    (0x1U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000010 */
N#define TIM_CCMR2_IC3F_1                    (0x2U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000020 */
N#define TIM_CCMR2_IC3F_2                    (0x4U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000040 */
N#define TIM_CCMR2_IC3F_3                    (0x8U << TIM_CCMR2_IC3F_Pos)       /*!< 0x00000080 */
N
N#define TIM_CCMR2_IC4PSC_Pos                (10U)                              
N#define TIM_CCMR2_IC4PSC_Msk                (0x3U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000C00 */
N#define TIM_CCMR2_IC4PSC                    TIM_CCMR2_IC4PSC_Msk               /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
N#define TIM_CCMR2_IC4PSC_0                  (0x1U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000400 */
N#define TIM_CCMR2_IC4PSC_1                  (0x2U << TIM_CCMR2_IC4PSC_Pos)     /*!< 0x00000800 */
N
N#define TIM_CCMR2_IC4F_Pos                  (12U)                              
N#define TIM_CCMR2_IC4F_Msk                  (0xFU << TIM_CCMR2_IC4F_Pos)       /*!< 0x0000F000 */
N#define TIM_CCMR2_IC4F                      TIM_CCMR2_IC4F_Msk                 /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
N#define TIM_CCMR2_IC4F_0                    (0x1U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00001000 */
N#define TIM_CCMR2_IC4F_1                    (0x2U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00002000 */
N#define TIM_CCMR2_IC4F_2                    (0x4U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00004000 */
N#define TIM_CCMR2_IC4F_3                    (0x8U << TIM_CCMR2_IC4F_Pos)       /*!< 0x00008000 */
N
N/*******************  Bit definition for TIM_CCER register  ******************/
N#define TIM_CCER_CC1E_Pos                   (0U)                               
N#define TIM_CCER_CC1E_Msk                   (0x1U << TIM_CCER_CC1E_Pos)        /*!< 0x00000001 */
N#define TIM_CCER_CC1E                       TIM_CCER_CC1E_Msk                  /*!<Capture/Compare 1 output enable */
N#define TIM_CCER_CC1P_Pos                   (1U)                               
N#define TIM_CCER_CC1P_Msk                   (0x1U << TIM_CCER_CC1P_Pos)        /*!< 0x00000002 */
N#define TIM_CCER_CC1P                       TIM_CCER_CC1P_Msk                  /*!<Capture/Compare 1 output Polarity */
N#define TIM_CCER_CC1NE_Pos                  (2U)                               
N#define TIM_CCER_CC1NE_Msk                  (0x1U << TIM_CCER_CC1NE_Pos)       /*!< 0x00000004 */
N#define TIM_CCER_CC1NE                      TIM_CCER_CC1NE_Msk                 /*!<Capture/Compare 1 Complementary output enable */
N#define TIM_CCER_CC1NP_Pos                  (3U)                               
N#define TIM_CCER_CC1NP_Msk                  (0x1U << TIM_CCER_CC1NP_Pos)       /*!< 0x00000008 */
N#define TIM_CCER_CC1NP                      TIM_CCER_CC1NP_Msk                 /*!<Capture/Compare 1 Complementary output Polarity */
N#define TIM_CCER_CC2E_Pos                   (4U)                               
N#define TIM_CCER_CC2E_Msk                   (0x1U << TIM_CCER_CC2E_Pos)        /*!< 0x00000010 */
N#define TIM_CCER_CC2E                       TIM_CCER_CC2E_Msk                  /*!<Capture/Compare 2 output enable */
N#define TIM_CCER_CC2P_Pos                   (5U)                               
N#define TIM_CCER_CC2P_Msk                   (0x1U << TIM_CCER_CC2P_Pos)        /*!< 0x00000020 */
N#define TIM_CCER_CC2P                       TIM_CCER_CC2P_Msk                  /*!<Capture/Compare 2 output Polarity */
N#define TIM_CCER_CC2NE_Pos                  (6U)                               
N#define TIM_CCER_CC2NE_Msk                  (0x1U << TIM_CCER_CC2NE_Pos)       /*!< 0x00000040 */
N#define TIM_CCER_CC2NE                      TIM_CCER_CC2NE_Msk                 /*!<Capture/Compare 2 Complementary output enable */
N#define TIM_CCER_CC2NP_Pos                  (7U)                               
N#define TIM_CCER_CC2NP_Msk                  (0x1U << TIM_CCER_CC2NP_Pos)       /*!< 0x00000080 */
N#define TIM_CCER_CC2NP                      TIM_CCER_CC2NP_Msk                 /*!<Capture/Compare 2 Complementary output Polarity */
N#define TIM_CCER_CC3E_Pos                   (8U)                               
N#define TIM_CCER_CC3E_Msk                   (0x1U << TIM_CCER_CC3E_Pos)        /*!< 0x00000100 */
N#define TIM_CCER_CC3E                       TIM_CCER_CC3E_Msk                  /*!<Capture/Compare 3 output enable */
N#define TIM_CCER_CC3P_Pos                   (9U)                               
N#define TIM_CCER_CC3P_Msk                   (0x1U << TIM_CCER_CC3P_Pos)        /*!< 0x00000200 */
N#define TIM_CCER_CC3P                       TIM_CCER_CC3P_Msk                  /*!<Capture/Compare 3 output Polarity */
N#define TIM_CCER_CC3NE_Pos                  (10U)                              
N#define TIM_CCER_CC3NE_Msk                  (0x1U << TIM_CCER_CC3NE_Pos)       /*!< 0x00000400 */
N#define TIM_CCER_CC3NE                      TIM_CCER_CC3NE_Msk                 /*!<Capture/Compare 3 Complementary output enable */
N#define TIM_CCER_CC3NP_Pos                  (11U)                              
N#define TIM_CCER_CC3NP_Msk                  (0x1U << TIM_CCER_CC3NP_Pos)       /*!< 0x00000800 */
N#define TIM_CCER_CC3NP                      TIM_CCER_CC3NP_Msk                 /*!<Capture/Compare 3 Complementary output Polarity */
N#define TIM_CCER_CC4E_Pos                   (12U)                              
N#define TIM_CCER_CC4E_Msk                   (0x1U << TIM_CCER_CC4E_Pos)        /*!< 0x00001000 */
N#define TIM_CCER_CC4E                       TIM_CCER_CC4E_Msk                  /*!<Capture/Compare 4 output enable */
N#define TIM_CCER_CC4P_Pos                   (13U)                              
N#define TIM_CCER_CC4P_Msk                   (0x1U << TIM_CCER_CC4P_Pos)        /*!< 0x00002000 */
N#define TIM_CCER_CC4P                       TIM_CCER_CC4P_Msk                  /*!<Capture/Compare 4 output Polarity */
N
N/*******************  Bit definition for TIM_CNT register  *******************/
N#define TIM_CNT_CNT_Pos                     (0U)                               
N#define TIM_CNT_CNT_Msk                     (0xFFFFFFFFU << TIM_CNT_CNT_Pos)   /*!< 0xFFFFFFFF */
N#define TIM_CNT_CNT                         TIM_CNT_CNT_Msk                    /*!<Counter Value */
N
N/*******************  Bit definition for TIM_PSC register  *******************/
N#define TIM_PSC_PSC_Pos                     (0U)                               
N#define TIM_PSC_PSC_Msk                     (0xFFFFU << TIM_PSC_PSC_Pos)       /*!< 0x0000FFFF */
N#define TIM_PSC_PSC                         TIM_PSC_PSC_Msk                    /*!<Prescaler Value */
N
N/*******************  Bit definition for TIM_ARR register  *******************/
N#define TIM_ARR_ARR_Pos                     (0U)                               
N#define TIM_ARR_ARR_Msk                     (0xFFFFFFFFU << TIM_ARR_ARR_Pos)   /*!< 0xFFFFFFFF */
N#define TIM_ARR_ARR                         TIM_ARR_ARR_Msk                    /*!<actual auto-reload Value */
N
N/*******************  Bit definition for TIM_RCR register  *******************/
N#define TIM_RCR_REP_Pos                     (0U)                               
N#define TIM_RCR_REP_Msk                     (0xFFU << TIM_RCR_REP_Pos)         /*!< 0x000000FF */
N#define TIM_RCR_REP                         TIM_RCR_REP_Msk                    /*!<Repetition Counter Value */
N
N/*******************  Bit definition for TIM_CCR1 register  ******************/
N#define TIM_CCR1_CCR1_Pos                   (0U)                               
N#define TIM_CCR1_CCR1_Msk                   (0xFFFFU << TIM_CCR1_CCR1_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR1_CCR1                       TIM_CCR1_CCR1_Msk                  /*!<Capture/Compare 1 Value */
N
N/*******************  Bit definition for TIM_CCR2 register  ******************/
N#define TIM_CCR2_CCR2_Pos                   (0U)                               
N#define TIM_CCR2_CCR2_Msk                   (0xFFFFU << TIM_CCR2_CCR2_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR2_CCR2                       TIM_CCR2_CCR2_Msk                  /*!<Capture/Compare 2 Value */
N
N/*******************  Bit definition for TIM_CCR3 register  ******************/
N#define TIM_CCR3_CCR3_Pos                   (0U)                               
N#define TIM_CCR3_CCR3_Msk                   (0xFFFFU << TIM_CCR3_CCR3_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR3_CCR3                       TIM_CCR3_CCR3_Msk                  /*!<Capture/Compare 3 Value */
N
N/*******************  Bit definition for TIM_CCR4 register  ******************/
N#define TIM_CCR4_CCR4_Pos                   (0U)                               
N#define TIM_CCR4_CCR4_Msk                   (0xFFFFU << TIM_CCR4_CCR4_Pos)     /*!< 0x0000FFFF */
N#define TIM_CCR4_CCR4                       TIM_CCR4_CCR4_Msk                  /*!<Capture/Compare 4 Value */
N
N/*******************  Bit definition for TIM_BDTR register  ******************/
N#define TIM_BDTR_DTG_Pos                    (0U)                               
N#define TIM_BDTR_DTG_Msk                    (0xFFU << TIM_BDTR_DTG_Pos)        /*!< 0x000000FF */
N#define TIM_BDTR_DTG                        TIM_BDTR_DTG_Msk                   /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
N#define TIM_BDTR_DTG_0                      (0x01U << TIM_BDTR_DTG_Pos)        /*!< 0x00000001 */
N#define TIM_BDTR_DTG_1                      (0x02U << TIM_BDTR_DTG_Pos)        /*!< 0x00000002 */
N#define TIM_BDTR_DTG_2                      (0x04U << TIM_BDTR_DTG_Pos)        /*!< 0x00000004 */
N#define TIM_BDTR_DTG_3                      (0x08U << TIM_BDTR_DTG_Pos)        /*!< 0x00000008 */
N#define TIM_BDTR_DTG_4                      (0x10U << TIM_BDTR_DTG_Pos)        /*!< 0x00000010 */
N#define TIM_BDTR_DTG_5                      (0x20U << TIM_BDTR_DTG_Pos)        /*!< 0x00000020 */
N#define TIM_BDTR_DTG_6                      (0x40U << TIM_BDTR_DTG_Pos)        /*!< 0x00000040 */
N#define TIM_BDTR_DTG_7                      (0x80U << TIM_BDTR_DTG_Pos)        /*!< 0x00000080 */
N
N#define TIM_BDTR_LOCK_Pos                   (8U)                               
N#define TIM_BDTR_LOCK_Msk                   (0x3U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000300 */
N#define TIM_BDTR_LOCK                       TIM_BDTR_LOCK_Msk                  /*!<LOCK[1:0] bits (Lock Configuration) */
N#define TIM_BDTR_LOCK_0                     (0x1U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000100 */
N#define TIM_BDTR_LOCK_1                     (0x2U << TIM_BDTR_LOCK_Pos)        /*!< 0x00000200 */
N
N#define TIM_BDTR_OSSI_Pos                   (10U)                              
N#define TIM_BDTR_OSSI_Msk                   (0x1U << TIM_BDTR_OSSI_Pos)        /*!< 0x00000400 */
N#define TIM_BDTR_OSSI                       TIM_BDTR_OSSI_Msk                  /*!<Off-State Selection for Idle mode */
N#define TIM_BDTR_OSSR_Pos                   (11U)                              
N#define TIM_BDTR_OSSR_Msk                   (0x1U << TIM_BDTR_OSSR_Pos)        /*!< 0x00000800 */
N#define TIM_BDTR_OSSR                       TIM_BDTR_OSSR_Msk                  /*!<Off-State Selection for Run mode */
N#define TIM_BDTR_BKE_Pos                    (12U)                              
N#define TIM_BDTR_BKE_Msk                    (0x1U << TIM_BDTR_BKE_Pos)         /*!< 0x00001000 */
N#define TIM_BDTR_BKE                        TIM_BDTR_BKE_Msk                   /*!<Break enable */
N#define TIM_BDTR_BKP_Pos                    (13U)                              
N#define TIM_BDTR_BKP_Msk                    (0x1U << TIM_BDTR_BKP_Pos)         /*!< 0x00002000 */
N#define TIM_BDTR_BKP                        TIM_BDTR_BKP_Msk                   /*!<Break Polarity */
N#define TIM_BDTR_AOE_Pos                    (14U)                              
N#define TIM_BDTR_AOE_Msk                    (0x1U << TIM_BDTR_AOE_Pos)         /*!< 0x00004000 */
N#define TIM_BDTR_AOE                        TIM_BDTR_AOE_Msk                   /*!<Automatic Output enable */
N#define TIM_BDTR_MOE_Pos                    (15U)                              
N#define TIM_BDTR_MOE_Msk                    (0x1U << TIM_BDTR_MOE_Pos)         /*!< 0x00008000 */
N#define TIM_BDTR_MOE                        TIM_BDTR_MOE_Msk                   /*!<Main Output enable */
N
N/*******************  Bit definition for TIM_DCR register  *******************/
N#define TIM_DCR_DBA_Pos                     (0U)                               
N#define TIM_DCR_DBA_Msk                     (0x1FU << TIM_DCR_DBA_Pos)         /*!< 0x0000001F */
N#define TIM_DCR_DBA                         TIM_DCR_DBA_Msk                    /*!<DBA[4:0] bits (DMA Base Address) */
N#define TIM_DCR_DBA_0                       (0x01U << TIM_DCR_DBA_Pos)         /*!< 0x00000001 */
N#define TIM_DCR_DBA_1                       (0x02U << TIM_DCR_DBA_Pos)         /*!< 0x00000002 */
N#define TIM_DCR_DBA_2                       (0x04U << TIM_DCR_DBA_Pos)         /*!< 0x00000004 */
N#define TIM_DCR_DBA_3                       (0x08U << TIM_DCR_DBA_Pos)         /*!< 0x00000008 */
N#define TIM_DCR_DBA_4                       (0x10U << TIM_DCR_DBA_Pos)         /*!< 0x00000010 */
N
N#define TIM_DCR_DBL_Pos                     (8U)                               
N#define TIM_DCR_DBL_Msk                     (0x1FU << TIM_DCR_DBL_Pos)         /*!< 0x00001F00 */
N#define TIM_DCR_DBL                         TIM_DCR_DBL_Msk                    /*!<DBL[4:0] bits (DMA Burst Length) */
N#define TIM_DCR_DBL_0                       (0x01U << TIM_DCR_DBL_Pos)         /*!< 0x00000100 */
N#define TIM_DCR_DBL_1                       (0x02U << TIM_DCR_DBL_Pos)         /*!< 0x00000200 */
N#define TIM_DCR_DBL_2                       (0x04U << TIM_DCR_DBL_Pos)         /*!< 0x00000400 */
N#define TIM_DCR_DBL_3                       (0x08U << TIM_DCR_DBL_Pos)         /*!< 0x00000800 */
N#define TIM_DCR_DBL_4                       (0x10U << TIM_DCR_DBL_Pos)         /*!< 0x00001000 */
N
N/*******************  Bit definition for TIM_DMAR register  ******************/
N#define TIM_DMAR_DMAB_Pos                   (0U)                               
N#define TIM_DMAR_DMAB_Msk                   (0xFFFFU << TIM_DMAR_DMAB_Pos)     /*!< 0x0000FFFF */
N#define TIM_DMAR_DMAB                       TIM_DMAR_DMAB_Msk                  /*!<DMA register for burst accesses */
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Real-Time Clock                                */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for RTC_CRH register  ********************/
N#define RTC_CRH_SECIE_Pos                   (0U)                               
N#define RTC_CRH_SECIE_Msk                   (0x1U << RTC_CRH_SECIE_Pos)        /*!< 0x00000001 */
N#define RTC_CRH_SECIE                       RTC_CRH_SECIE_Msk                  /*!< Second Interrupt Enable */
N#define RTC_CRH_ALRIE_Pos                   (1U)                               
N#define RTC_CRH_ALRIE_Msk                   (0x1U << RTC_CRH_ALRIE_Pos)        /*!< 0x00000002 */
N#define RTC_CRH_ALRIE                       RTC_CRH_ALRIE_Msk                  /*!< Alarm Interrupt Enable */
N#define RTC_CRH_OWIE_Pos                    (2U)                               
N#define RTC_CRH_OWIE_Msk                    (0x1U << RTC_CRH_OWIE_Pos)         /*!< 0x00000004 */
N#define RTC_CRH_OWIE                        RTC_CRH_OWIE_Msk                   /*!< OverfloW Interrupt Enable */
N
N/*******************  Bit definition for RTC_CRL register  ********************/
N#define RTC_CRL_SECF_Pos                    (0U)                               
N#define RTC_CRL_SECF_Msk                    (0x1U << RTC_CRL_SECF_Pos)         /*!< 0x00000001 */
N#define RTC_CRL_SECF                        RTC_CRL_SECF_Msk                   /*!< Second Flag */
N#define RTC_CRL_ALRF_Pos                    (1U)                               
N#define RTC_CRL_ALRF_Msk                    (0x1U << RTC_CRL_ALRF_Pos)         /*!< 0x00000002 */
N#define RTC_CRL_ALRF                        RTC_CRL_ALRF_Msk                   /*!< Alarm Flag */
N#define RTC_CRL_OWF_Pos                     (2U)                               
N#define RTC_CRL_OWF_Msk                     (0x1U << RTC_CRL_OWF_Pos)          /*!< 0x00000004 */
N#define RTC_CRL_OWF                         RTC_CRL_OWF_Msk                    /*!< OverfloW Flag */
N#define RTC_CRL_RSF_Pos                     (3U)                               
N#define RTC_CRL_RSF_Msk                     (0x1U << RTC_CRL_RSF_Pos)          /*!< 0x00000008 */
N#define RTC_CRL_RSF                         RTC_CRL_RSF_Msk                    /*!< Registers Synchronized Flag */
N#define RTC_CRL_CNF_Pos                     (4U)                               
N#define RTC_CRL_CNF_Msk                     (0x1U << RTC_CRL_CNF_Pos)          /*!< 0x00000010 */
N#define RTC_CRL_CNF                         RTC_CRL_CNF_Msk                    /*!< Configuration Flag */
N#define RTC_CRL_RTOFF_Pos                   (5U)                               
N#define RTC_CRL_RTOFF_Msk                   (0x1U << RTC_CRL_RTOFF_Pos)        /*!< 0x00000020 */
N#define RTC_CRL_RTOFF                       RTC_CRL_RTOFF_Msk                  /*!< RTC operation OFF */
N
N/*******************  Bit definition for RTC_PRLH register  *******************/
N#define RTC_PRLH_PRL_Pos                    (0U)                               
N#define RTC_PRLH_PRL_Msk                    (0xFU << RTC_PRLH_PRL_Pos)         /*!< 0x0000000F */
N#define RTC_PRLH_PRL                        RTC_PRLH_PRL_Msk                   /*!< RTC Prescaler Reload Value High */
N
N/*******************  Bit definition for RTC_PRLL register  *******************/
N#define RTC_PRLL_PRL_Pos                    (0U)                               
N#define RTC_PRLL_PRL_Msk                    (0xFFFFU << RTC_PRLL_PRL_Pos)      /*!< 0x0000FFFF */
N#define RTC_PRLL_PRL                        RTC_PRLL_PRL_Msk                   /*!< RTC Prescaler Reload Value Low */
N
N/*******************  Bit definition for RTC_DIVH register  *******************/
N#define RTC_DIVH_RTC_DIV_Pos                (0U)                               
N#define RTC_DIVH_RTC_DIV_Msk                (0xFU << RTC_DIVH_RTC_DIV_Pos)     /*!< 0x0000000F */
N#define RTC_DIVH_RTC_DIV                    RTC_DIVH_RTC_DIV_Msk               /*!< RTC Clock Divider High */
N
N/*******************  Bit definition for RTC_DIVL register  *******************/
N#define RTC_DIVL_RTC_DIV_Pos                (0U)                               
N#define RTC_DIVL_RTC_DIV_Msk                (0xFFFFU << RTC_DIVL_RTC_DIV_Pos)  /*!< 0x0000FFFF */
N#define RTC_DIVL_RTC_DIV                    RTC_DIVL_RTC_DIV_Msk               /*!< RTC Clock Divider Low */
N
N/*******************  Bit definition for RTC_CNTH register  *******************/
N#define RTC_CNTH_RTC_CNT_Pos                (0U)                               
N#define RTC_CNTH_RTC_CNT_Msk                (0xFFFFU << RTC_CNTH_RTC_CNT_Pos)  /*!< 0x0000FFFF */
N#define RTC_CNTH_RTC_CNT                    RTC_CNTH_RTC_CNT_Msk               /*!< RTC Counter High */
N
N/*******************  Bit definition for RTC_CNTL register  *******************/
N#define RTC_CNTL_RTC_CNT_Pos                (0U)                               
N#define RTC_CNTL_RTC_CNT_Msk                (0xFFFFU << RTC_CNTL_RTC_CNT_Pos)  /*!< 0x0000FFFF */
N#define RTC_CNTL_RTC_CNT                    RTC_CNTL_RTC_CNT_Msk               /*!< RTC Counter Low */
N
N/*******************  Bit definition for RTC_ALRH register  *******************/
N#define RTC_ALRH_RTC_ALR_Pos                (0U)                               
N#define RTC_ALRH_RTC_ALR_Msk                (0xFFFFU << RTC_ALRH_RTC_ALR_Pos)  /*!< 0x0000FFFF */
N#define RTC_ALRH_RTC_ALR                    RTC_ALRH_RTC_ALR_Msk               /*!< RTC Alarm High */
N
N/*******************  Bit definition for RTC_ALRL register  *******************/
N#define RTC_ALRL_RTC_ALR_Pos                (0U)                               
N#define RTC_ALRL_RTC_ALR_Msk                (0xFFFFU << RTC_ALRL_RTC_ALR_Pos)  /*!< 0x0000FFFF */
N#define RTC_ALRL_RTC_ALR                    RTC_ALRL_RTC_ALR_Msk               /*!< RTC Alarm Low */
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Independent WATCHDOG (IWDG)                         */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for IWDG_KR register  ********************/
N#define IWDG_KR_KEY_Pos                     (0U)                               
N#define IWDG_KR_KEY_Msk                     (0xFFFFU << IWDG_KR_KEY_Pos)       /*!< 0x0000FFFF */
N#define IWDG_KR_KEY                         IWDG_KR_KEY_Msk                    /*!< Key value (write only, read 0000h) */
N
N/*******************  Bit definition for IWDG_PR register  ********************/
N#define IWDG_PR_PR_Pos                      (0U)                               
N#define IWDG_PR_PR_Msk                      (0x7U << IWDG_PR_PR_Pos)           /*!< 0x00000007 */
N#define IWDG_PR_PR                          IWDG_PR_PR_Msk                     /*!< PR[2:0] (Prescaler divider) */
N#define IWDG_PR_PR_0                        (0x1U << IWDG_PR_PR_Pos)           /*!< 0x00000001 */
N#define IWDG_PR_PR_1                        (0x2U << IWDG_PR_PR_Pos)           /*!< 0x00000002 */
N#define IWDG_PR_PR_2                        (0x4U << IWDG_PR_PR_Pos)           /*!< 0x00000004 */
N
N/*******************  Bit definition for IWDG_RLR register  *******************/
N#define IWDG_RLR_RL_Pos                     (0U)                               
N#define IWDG_RLR_RL_Msk                     (0xFFFU << IWDG_RLR_RL_Pos)        /*!< 0x00000FFF */
N#define IWDG_RLR_RL                         IWDG_RLR_RL_Msk                    /*!< Watchdog counter reload value */
N
N/*******************  Bit definition for IWDG_SR register  ********************/
N#define IWDG_SR_PVU_Pos                     (0U)                               
N#define IWDG_SR_PVU_Msk                     (0x1U << IWDG_SR_PVU_Pos)          /*!< 0x00000001 */
N#define IWDG_SR_PVU                         IWDG_SR_PVU_Msk                    /*!< Watchdog prescaler value update */
N#define IWDG_SR_RVU_Pos                     (1U)                               
N#define IWDG_SR_RVU_Msk                     (0x1U << IWDG_SR_RVU_Pos)          /*!< 0x00000002 */
N#define IWDG_SR_RVU                         IWDG_SR_RVU_Msk                    /*!< Watchdog counter reload value update */
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Window WATCHDOG (WWDG)                             */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for WWDG_CR register  ********************/
N#define WWDG_CR_T_Pos                       (0U)                               
N#define WWDG_CR_T_Msk                       (0x7FU << WWDG_CR_T_Pos)           /*!< 0x0000007F */
N#define WWDG_CR_T                           WWDG_CR_T_Msk                      /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
N#define WWDG_CR_T_0                         (0x01U << WWDG_CR_T_Pos)           /*!< 0x00000001 */
N#define WWDG_CR_T_1                         (0x02U << WWDG_CR_T_Pos)           /*!< 0x00000002 */
N#define WWDG_CR_T_2                         (0x04U << WWDG_CR_T_Pos)           /*!< 0x00000004 */
N#define WWDG_CR_T_3                         (0x08U << WWDG_CR_T_Pos)           /*!< 0x00000008 */
N#define WWDG_CR_T_4                         (0x10U << WWDG_CR_T_Pos)           /*!< 0x00000010 */
N#define WWDG_CR_T_5                         (0x20U << WWDG_CR_T_Pos)           /*!< 0x00000020 */
N#define WWDG_CR_T_6                         (0x40U << WWDG_CR_T_Pos)           /*!< 0x00000040 */
N
N/* Legacy defines */
N#define  WWDG_CR_T0 WWDG_CR_T_0
N#define  WWDG_CR_T1 WWDG_CR_T_1
N#define  WWDG_CR_T2 WWDG_CR_T_2
N#define  WWDG_CR_T3 WWDG_CR_T_3
N#define  WWDG_CR_T4 WWDG_CR_T_4
N#define  WWDG_CR_T5 WWDG_CR_T_5
N#define  WWDG_CR_T6 WWDG_CR_T_6
N
N#define WWDG_CR_WDGA_Pos                    (7U)                               
N#define WWDG_CR_WDGA_Msk                    (0x1U << WWDG_CR_WDGA_Pos)         /*!< 0x00000080 */
N#define WWDG_CR_WDGA                        WWDG_CR_WDGA_Msk                   /*!< Activation bit */
N
N/*******************  Bit definition for WWDG_CFR register  *******************/
N#define WWDG_CFR_W_Pos                      (0U)                               
N#define WWDG_CFR_W_Msk                      (0x7FU << WWDG_CFR_W_Pos)          /*!< 0x0000007F */
N#define WWDG_CFR_W                          WWDG_CFR_W_Msk                     /*!< W[6:0] bits (7-bit window value) */
N#define WWDG_CFR_W_0                        (0x01U << WWDG_CFR_W_Pos)          /*!< 0x00000001 */
N#define WWDG_CFR_W_1                        (0x02U << WWDG_CFR_W_Pos)          /*!< 0x00000002 */
N#define WWDG_CFR_W_2                        (0x04U << WWDG_CFR_W_Pos)          /*!< 0x00000004 */
N#define WWDG_CFR_W_3                        (0x08U << WWDG_CFR_W_Pos)          /*!< 0x00000008 */
N#define WWDG_CFR_W_4                        (0x10U << WWDG_CFR_W_Pos)          /*!< 0x00000010 */
N#define WWDG_CFR_W_5                        (0x20U << WWDG_CFR_W_Pos)          /*!< 0x00000020 */
N#define WWDG_CFR_W_6                        (0x40U << WWDG_CFR_W_Pos)          /*!< 0x00000040 */
N
N/* Legacy defines */
N#define  WWDG_CFR_W0 WWDG_CFR_W_0
N#define  WWDG_CFR_W1 WWDG_CFR_W_1
N#define  WWDG_CFR_W2 WWDG_CFR_W_2
N#define  WWDG_CFR_W3 WWDG_CFR_W_3
N#define  WWDG_CFR_W4 WWDG_CFR_W_4
N#define  WWDG_CFR_W5 WWDG_CFR_W_5
N#define  WWDG_CFR_W6 WWDG_CFR_W_6
N
N#define WWDG_CFR_WDGTB_Pos                  (7U)                               
N#define WWDG_CFR_WDGTB_Msk                  (0x3U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000180 */
N#define WWDG_CFR_WDGTB                      WWDG_CFR_WDGTB_Msk                 /*!< WDGTB[1:0] bits (Timer Base) */
N#define WWDG_CFR_WDGTB_0                    (0x1U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000080 */
N#define WWDG_CFR_WDGTB_1                    (0x2U << WWDG_CFR_WDGTB_Pos)       /*!< 0x00000100 */
N
N/* Legacy defines */
N#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
N#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
N
N#define WWDG_CFR_EWI_Pos                    (9U)                               
N#define WWDG_CFR_EWI_Msk                    (0x1U << WWDG_CFR_EWI_Pos)         /*!< 0x00000200 */
N#define WWDG_CFR_EWI                        WWDG_CFR_EWI_Msk                   /*!< Early Wakeup Interrupt */
N
N/*******************  Bit definition for WWDG_SR register  ********************/
N#define WWDG_SR_EWIF_Pos                    (0U)                               
N#define WWDG_SR_EWIF_Msk                    (0x1U << WWDG_SR_EWIF_Pos)         /*!< 0x00000001 */
N#define WWDG_SR_EWIF                        WWDG_SR_EWIF_Msk                   /*!< Early Wakeup Interrupt Flag */
N
N/******************************************************************************/
N/*                                                                            */
N/*                       Flexible Static Memory Controller                    */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for FSMC_BCRx (x=1..4) register  **********/
N#define FSMC_BCRx_MBKEN_Pos                 (0U)                               
N#define FSMC_BCRx_MBKEN_Msk                 (0x1U << FSMC_BCRx_MBKEN_Pos)      /*!< 0x00000001 */
N#define FSMC_BCRx_MBKEN                     FSMC_BCRx_MBKEN_Msk                /*!< Memory bank enable bit */
N#define FSMC_BCRx_MUXEN_Pos                 (1U)                               
N#define FSMC_BCRx_MUXEN_Msk                 (0x1U << FSMC_BCRx_MUXEN_Pos)      /*!< 0x00000002 */
N#define FSMC_BCRx_MUXEN                     FSMC_BCRx_MUXEN_Msk                /*!< Address/data multiplexing enable bit */
N
N#define FSMC_BCRx_MTYP_Pos                  (2U)                               
N#define FSMC_BCRx_MTYP_Msk                  (0x3U << FSMC_BCRx_MTYP_Pos)       /*!< 0x0000000C */
N#define FSMC_BCRx_MTYP                      FSMC_BCRx_MTYP_Msk                 /*!< MTYP[1:0] bits (Memory type) */
N#define FSMC_BCRx_MTYP_0                    (0x1U << FSMC_BCRx_MTYP_Pos)       /*!< 0x00000004 */
N#define FSMC_BCRx_MTYP_1                    (0x2U << FSMC_BCRx_MTYP_Pos)       /*!< 0x00000008 */
N
N#define FSMC_BCRx_MWID_Pos                  (4U)                               
N#define FSMC_BCRx_MWID_Msk                  (0x3U << FSMC_BCRx_MWID_Pos)       /*!< 0x00000030 */
N#define FSMC_BCRx_MWID                      FSMC_BCRx_MWID_Msk                 /*!< MWID[1:0] bits (Memory data bus width) */
N#define FSMC_BCRx_MWID_0                    (0x1U << FSMC_BCRx_MWID_Pos)       /*!< 0x00000010 */
N#define FSMC_BCRx_MWID_1                    (0x2U << FSMC_BCRx_MWID_Pos)       /*!< 0x00000020 */
N
N#define FSMC_BCRx_FACCEN_Pos                (6U)                               
N#define FSMC_BCRx_FACCEN_Msk                (0x1U << FSMC_BCRx_FACCEN_Pos)     /*!< 0x00000040 */
N#define FSMC_BCRx_FACCEN                    FSMC_BCRx_FACCEN_Msk               /*!< Flash access enable */
N#define FSMC_BCRx_BURSTEN_Pos               (8U)                               
N#define FSMC_BCRx_BURSTEN_Msk               (0x1U << FSMC_BCRx_BURSTEN_Pos)    /*!< 0x00000100 */
N#define FSMC_BCRx_BURSTEN                   FSMC_BCRx_BURSTEN_Msk              /*!< Burst enable bit */
N#define FSMC_BCRx_WAITPOL_Pos               (9U)                               
N#define FSMC_BCRx_WAITPOL_Msk               (0x1U << FSMC_BCRx_WAITPOL_Pos)    /*!< 0x00000200 */
N#define FSMC_BCRx_WAITPOL                   FSMC_BCRx_WAITPOL_Msk              /*!< Wait signal polarity bit */
N#define FSMC_BCRx_WRAPMOD_Pos               (10U)                              
N#define FSMC_BCRx_WRAPMOD_Msk               (0x1U << FSMC_BCRx_WRAPMOD_Pos)    /*!< 0x00000400 */
N#define FSMC_BCRx_WRAPMOD                   FSMC_BCRx_WRAPMOD_Msk              /*!< Wrapped burst mode support */
N#define FSMC_BCRx_WAITCFG_Pos               (11U)                              
N#define FSMC_BCRx_WAITCFG_Msk               (0x1U << FSMC_BCRx_WAITCFG_Pos)    /*!< 0x00000800 */
N#define FSMC_BCRx_WAITCFG                   FSMC_BCRx_WAITCFG_Msk              /*!< Wait timing configuration */
N#define FSMC_BCRx_WREN_Pos                  (12U)                              
N#define FSMC_BCRx_WREN_Msk                  (0x1U << FSMC_BCRx_WREN_Pos)       /*!< 0x00001000 */
N#define FSMC_BCRx_WREN                      FSMC_BCRx_WREN_Msk                 /*!< Write enable bit */
N#define FSMC_BCRx_WAITEN_Pos                (13U)                              
N#define FSMC_BCRx_WAITEN_Msk                (0x1U << FSMC_BCRx_WAITEN_Pos)     /*!< 0x00002000 */
N#define FSMC_BCRx_WAITEN                    FSMC_BCRx_WAITEN_Msk               /*!< Wait enable bit */
N#define FSMC_BCRx_EXTMOD_Pos                (14U)                              
N#define FSMC_BCRx_EXTMOD_Msk                (0x1U << FSMC_BCRx_EXTMOD_Pos)     /*!< 0x00004000 */
N#define FSMC_BCRx_EXTMOD                    FSMC_BCRx_EXTMOD_Msk               /*!< Extended mode enable */
N#define FSMC_BCRx_ASYNCWAIT_Pos             (15U)                              
N#define FSMC_BCRx_ASYNCWAIT_Msk             (0x1U << FSMC_BCRx_ASYNCWAIT_Pos)  /*!< 0x00008000 */
N#define FSMC_BCRx_ASYNCWAIT                 FSMC_BCRx_ASYNCWAIT_Msk            /*!< Asynchronous wait */
N#define FSMC_BCRx_CBURSTRW_Pos              (19U)                              
N#define FSMC_BCRx_CBURSTRW_Msk              (0x1U << FSMC_BCRx_CBURSTRW_Pos)   /*!< 0x00080000 */
N#define FSMC_BCRx_CBURSTRW                  FSMC_BCRx_CBURSTRW_Msk             /*!< Write burst enable */
N
N/******************  Bit definition for FSMC_BTRx (x=1..4) register  ******/
N#define FSMC_BTRx_ADDSET_Pos                (0U)                               
N#define FSMC_BTRx_ADDSET_Msk                (0xFU << FSMC_BTRx_ADDSET_Pos)     /*!< 0x0000000F */
N#define FSMC_BTRx_ADDSET                    FSMC_BTRx_ADDSET_Msk               /*!< ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BTRx_ADDSET_0                  (0x1U << FSMC_BTRx_ADDSET_Pos)     /*!< 0x00000001 */
N#define FSMC_BTRx_ADDSET_1                  (0x2U << FSMC_BTRx_ADDSET_Pos)     /*!< 0x00000002 */
N#define FSMC_BTRx_ADDSET_2                  (0x4U << FSMC_BTRx_ADDSET_Pos)     /*!< 0x00000004 */
N#define FSMC_BTRx_ADDSET_3                  (0x8U << FSMC_BTRx_ADDSET_Pos)     /*!< 0x00000008 */
N
N#define FSMC_BTRx_ADDHLD_Pos                (4U)                               
N#define FSMC_BTRx_ADDHLD_Msk                (0xFU << FSMC_BTRx_ADDHLD_Pos)     /*!< 0x000000F0 */
N#define FSMC_BTRx_ADDHLD                    FSMC_BTRx_ADDHLD_Msk               /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BTRx_ADDHLD_0                  (0x1U << FSMC_BTRx_ADDHLD_Pos)     /*!< 0x00000010 */
N#define FSMC_BTRx_ADDHLD_1                  (0x2U << FSMC_BTRx_ADDHLD_Pos)     /*!< 0x00000020 */
N#define FSMC_BTRx_ADDHLD_2                  (0x4U << FSMC_BTRx_ADDHLD_Pos)     /*!< 0x00000040 */
N#define FSMC_BTRx_ADDHLD_3                  (0x8U << FSMC_BTRx_ADDHLD_Pos)     /*!< 0x00000080 */
N
N#define FSMC_BTRx_DATAST_Pos                (8U)                               
N#define FSMC_BTRx_DATAST_Msk                (0xFFU << FSMC_BTRx_DATAST_Pos)    /*!< 0x0000FF00 */
N#define FSMC_BTRx_DATAST                    FSMC_BTRx_DATAST_Msk               /*!< DATAST [3:0] bits (Data-phase duration) */
N#define FSMC_BTRx_DATAST_0                  (0x01U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00000100 */
N#define FSMC_BTRx_DATAST_1                  (0x02U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00000200 */
N#define FSMC_BTRx_DATAST_2                  (0x04U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00000400 */
N#define FSMC_BTRx_DATAST_3                  (0x08U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00000800 */
N#define FSMC_BTRx_DATAST_4                  (0x10U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00001000 */
N#define FSMC_BTRx_DATAST_5                  (0x20U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00002000 */
N#define FSMC_BTRx_DATAST_6                  (0x40U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00004000 */
N#define FSMC_BTRx_DATAST_7                  (0x80U << FSMC_BTRx_DATAST_Pos)    /*!< 0x00008000 */
N
N#define FSMC_BTRx_BUSTURN_Pos               (16U)                              
N#define FSMC_BTRx_BUSTURN_Msk               (0xFU << FSMC_BTRx_BUSTURN_Pos)    /*!< 0x000F0000 */
N#define FSMC_BTRx_BUSTURN                   FSMC_BTRx_BUSTURN_Msk              /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BTRx_BUSTURN_0                 (0x1U << FSMC_BTRx_BUSTURN_Pos)    /*!< 0x00010000 */
N#define FSMC_BTRx_BUSTURN_1                 (0x2U << FSMC_BTRx_BUSTURN_Pos)    /*!< 0x00020000 */
N#define FSMC_BTRx_BUSTURN_2                 (0x4U << FSMC_BTRx_BUSTURN_Pos)    /*!< 0x00040000 */
N#define FSMC_BTRx_BUSTURN_3                 (0x8U << FSMC_BTRx_BUSTURN_Pos)    /*!< 0x00080000 */
N
N#define FSMC_BTRx_CLKDIV_Pos                (20U)                              
N#define FSMC_BTRx_CLKDIV_Msk                (0xFU << FSMC_BTRx_CLKDIV_Pos)     /*!< 0x00F00000 */
N#define FSMC_BTRx_CLKDIV                    FSMC_BTRx_CLKDIV_Msk               /*!< CLKDIV[3:0] bits (Clock divide ratio) */
N#define FSMC_BTRx_CLKDIV_0                  (0x1U << FSMC_BTRx_CLKDIV_Pos)     /*!< 0x00100000 */
N#define FSMC_BTRx_CLKDIV_1                  (0x2U << FSMC_BTRx_CLKDIV_Pos)     /*!< 0x00200000 */
N#define FSMC_BTRx_CLKDIV_2                  (0x4U << FSMC_BTRx_CLKDIV_Pos)     /*!< 0x00400000 */
N#define FSMC_BTRx_CLKDIV_3                  (0x8U << FSMC_BTRx_CLKDIV_Pos)     /*!< 0x00800000 */
N
N#define FSMC_BTRx_DATLAT_Pos                (24U)                              
N#define FSMC_BTRx_DATLAT_Msk                (0xFU << FSMC_BTRx_DATLAT_Pos)     /*!< 0x0F000000 */
N#define FSMC_BTRx_DATLAT                    FSMC_BTRx_DATLAT_Msk               /*!< DATLA[3:0] bits (Data latency) */
N#define FSMC_BTRx_DATLAT_0                  (0x1U << FSMC_BTRx_DATLAT_Pos)     /*!< 0x01000000 */
N#define FSMC_BTRx_DATLAT_1                  (0x2U << FSMC_BTRx_DATLAT_Pos)     /*!< 0x02000000 */
N#define FSMC_BTRx_DATLAT_2                  (0x4U << FSMC_BTRx_DATLAT_Pos)     /*!< 0x04000000 */
N#define FSMC_BTRx_DATLAT_3                  (0x8U << FSMC_BTRx_DATLAT_Pos)     /*!< 0x08000000 */
N
N#define FSMC_BTRx_ACCMOD_Pos                (28U)                              
N#define FSMC_BTRx_ACCMOD_Msk                (0x3U << FSMC_BTRx_ACCMOD_Pos)     /*!< 0x30000000 */
N#define FSMC_BTRx_ACCMOD                    FSMC_BTRx_ACCMOD_Msk               /*!< ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BTRx_ACCMOD_0                  (0x1U << FSMC_BTRx_ACCMOD_Pos)     /*!< 0x10000000 */
N#define FSMC_BTRx_ACCMOD_1                  (0x2U << FSMC_BTRx_ACCMOD_Pos)     /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BWTRx (x=1..4) register  ******/
N#define FSMC_BWTRx_ADDSET_Pos               (0U)                               
N#define FSMC_BWTRx_ADDSET_Msk               (0xFU << FSMC_BWTRx_ADDSET_Pos)    /*!< 0x0000000F */
N#define FSMC_BWTRx_ADDSET                   FSMC_BWTRx_ADDSET_Msk              /*!< ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BWTRx_ADDSET_0                 (0x1U << FSMC_BWTRx_ADDSET_Pos)    /*!< 0x00000001 */
N#define FSMC_BWTRx_ADDSET_1                 (0x2U << FSMC_BWTRx_ADDSET_Pos)    /*!< 0x00000002 */
N#define FSMC_BWTRx_ADDSET_2                 (0x4U << FSMC_BWTRx_ADDSET_Pos)    /*!< 0x00000004 */
N#define FSMC_BWTRx_ADDSET_3                 (0x8U << FSMC_BWTRx_ADDSET_Pos)    /*!< 0x00000008 */
N
N#define FSMC_BWTRx_ADDHLD_Pos               (4U)                               
N#define FSMC_BWTRx_ADDHLD_Msk               (0xFU << FSMC_BWTRx_ADDHLD_Pos)    /*!< 0x000000F0 */
N#define FSMC_BWTRx_ADDHLD                   FSMC_BWTRx_ADDHLD_Msk              /*!< ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BWTRx_ADDHLD_0                 (0x1U << FSMC_BWTRx_ADDHLD_Pos)    /*!< 0x00000010 */
N#define FSMC_BWTRx_ADDHLD_1                 (0x2U << FSMC_BWTRx_ADDHLD_Pos)    /*!< 0x00000020 */
N#define FSMC_BWTRx_ADDHLD_2                 (0x4U << FSMC_BWTRx_ADDHLD_Pos)    /*!< 0x00000040 */
N#define FSMC_BWTRx_ADDHLD_3                 (0x8U << FSMC_BWTRx_ADDHLD_Pos)    /*!< 0x00000080 */
N
N#define FSMC_BWTRx_DATAST_Pos               (8U)                               
N#define FSMC_BWTRx_DATAST_Msk               (0xFFU << FSMC_BWTRx_DATAST_Pos)   /*!< 0x0000FF00 */
N#define FSMC_BWTRx_DATAST                   FSMC_BWTRx_DATAST_Msk              /*!< DATAST [3:0] bits (Data-phase duration) */
N#define FSMC_BWTRx_DATAST_0                 (0x01U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00000100 */
N#define FSMC_BWTRx_DATAST_1                 (0x02U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00000200 */
N#define FSMC_BWTRx_DATAST_2                 (0x04U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00000400 */
N#define FSMC_BWTRx_DATAST_3                 (0x08U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00000800 */
N#define FSMC_BWTRx_DATAST_4                 (0x10U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00001000 */
N#define FSMC_BWTRx_DATAST_5                 (0x20U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00002000 */
N#define FSMC_BWTRx_DATAST_6                 (0x40U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00004000 */
N#define FSMC_BWTRx_DATAST_7                 (0x80U << FSMC_BWTRx_DATAST_Pos)   /*!< 0x00008000 */
N
N#define FSMC_BWTRx_BUSTURN_Pos              (16U)                              
N#define FSMC_BWTRx_BUSTURN_Msk              (0xFU << FSMC_BWTRx_BUSTURN_Pos)   /*!< 0x000F0000 */
N#define FSMC_BWTRx_BUSTURN                  FSMC_BWTRx_BUSTURN_Msk             /*!< BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BWTRx_BUSTURN_0                (0x1U << FSMC_BWTRx_BUSTURN_Pos)   /*!< 0x00010000 */
N#define FSMC_BWTRx_BUSTURN_1                (0x2U << FSMC_BWTRx_BUSTURN_Pos)   /*!< 0x00020000 */
N#define FSMC_BWTRx_BUSTURN_2                (0x4U << FSMC_BWTRx_BUSTURN_Pos)   /*!< 0x00040000 */
N#define FSMC_BWTRx_BUSTURN_3                (0x8U << FSMC_BWTRx_BUSTURN_Pos)   /*!< 0x00080000 */
N
N#define FSMC_BWTRx_ACCMOD_Pos               (28U)                              
N#define FSMC_BWTRx_ACCMOD_Msk               (0x3U << FSMC_BWTRx_ACCMOD_Pos)    /*!< 0x30000000 */
N#define FSMC_BWTRx_ACCMOD                   FSMC_BWTRx_ACCMOD_Msk              /*!< ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BWTRx_ACCMOD_0                 (0x1U << FSMC_BWTRx_ACCMOD_Pos)    /*!< 0x10000000 */
N#define FSMC_BWTRx_ACCMOD_1                 (0x2U << FSMC_BWTRx_ACCMOD_Pos)    /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_PCRx (x = 2 to 4) register  *******************/
N#define FSMC_PCRx_PWAITEN_Pos               (1U)                               
N#define FSMC_PCRx_PWAITEN_Msk               (0x1U << FSMC_PCRx_PWAITEN_Pos)    /*!< 0x00000002 */
N#define FSMC_PCRx_PWAITEN                   FSMC_PCRx_PWAITEN_Msk              /*!< Wait feature enable bit */
N#define FSMC_PCRx_PBKEN_Pos                 (2U)                               
N#define FSMC_PCRx_PBKEN_Msk                 (0x1U << FSMC_PCRx_PBKEN_Pos)      /*!< 0x00000004 */
N#define FSMC_PCRx_PBKEN                     FSMC_PCRx_PBKEN_Msk                /*!< PC Card/NAND Flash memory bank enable bit */
N#define FSMC_PCRx_PTYP_Pos                  (3U)                               
N#define FSMC_PCRx_PTYP_Msk                  (0x1U << FSMC_PCRx_PTYP_Pos)       /*!< 0x00000008 */
N#define FSMC_PCRx_PTYP                      FSMC_PCRx_PTYP_Msk                 /*!< Memory type */
N
N#define FSMC_PCRx_PWID_Pos                  (4U)                               
N#define FSMC_PCRx_PWID_Msk                  (0x3U << FSMC_PCRx_PWID_Pos)       /*!< 0x00000030 */
N#define FSMC_PCRx_PWID                      FSMC_PCRx_PWID_Msk                 /*!< PWID[1:0] bits (NAND Flash databus width) */
N#define FSMC_PCRx_PWID_0                    (0x1U << FSMC_PCRx_PWID_Pos)       /*!< 0x00000010 */
N#define FSMC_PCRx_PWID_1                    (0x2U << FSMC_PCRx_PWID_Pos)       /*!< 0x00000020 */
N
N#define FSMC_PCRx_ECCEN_Pos                 (6U)                               
N#define FSMC_PCRx_ECCEN_Msk                 (0x1U << FSMC_PCRx_ECCEN_Pos)      /*!< 0x00000040 */
N#define FSMC_PCRx_ECCEN                     FSMC_PCRx_ECCEN_Msk                /*!< ECC computation logic enable bit */
N
N#define FSMC_PCRx_TCLR_Pos                  (9U)                               
N#define FSMC_PCRx_TCLR_Msk                  (0xFU << FSMC_PCRx_TCLR_Pos)       /*!< 0x00001E00 */
N#define FSMC_PCRx_TCLR                      FSMC_PCRx_TCLR_Msk                 /*!< TCLR[3:0] bits (CLE to RE delay) */
N#define FSMC_PCRx_TCLR_0                    (0x1U << FSMC_PCRx_TCLR_Pos)       /*!< 0x00000200 */
N#define FSMC_PCRx_TCLR_1                    (0x2U << FSMC_PCRx_TCLR_Pos)       /*!< 0x00000400 */
N#define FSMC_PCRx_TCLR_2                    (0x4U << FSMC_PCRx_TCLR_Pos)       /*!< 0x00000800 */
N#define FSMC_PCRx_TCLR_3                    (0x8U << FSMC_PCRx_TCLR_Pos)       /*!< 0x00001000 */
N
N#define FSMC_PCRx_TAR_Pos                   (13U)                              
N#define FSMC_PCRx_TAR_Msk                   (0xFU << FSMC_PCRx_TAR_Pos)        /*!< 0x0001E000 */
N#define FSMC_PCRx_TAR                       FSMC_PCRx_TAR_Msk                  /*!< TAR[3:0] bits (ALE to RE delay) */
N#define FSMC_PCRx_TAR_0                     (0x1U << FSMC_PCRx_TAR_Pos)        /*!< 0x00002000 */
N#define FSMC_PCRx_TAR_1                     (0x2U << FSMC_PCRx_TAR_Pos)        /*!< 0x00004000 */
N#define FSMC_PCRx_TAR_2                     (0x4U << FSMC_PCRx_TAR_Pos)        /*!< 0x00008000 */
N#define FSMC_PCRx_TAR_3                     (0x8U << FSMC_PCRx_TAR_Pos)        /*!< 0x00010000 */
N
N#define FSMC_PCRx_ECCPS_Pos                 (17U)                              
N#define FSMC_PCRx_ECCPS_Msk                 (0x7U << FSMC_PCRx_ECCPS_Pos)      /*!< 0x000E0000 */
N#define FSMC_PCRx_ECCPS                     FSMC_PCRx_ECCPS_Msk                /*!< ECCPS[1:0] bits (ECC page size) */
N#define FSMC_PCRx_ECCPS_0                   (0x1U << FSMC_PCRx_ECCPS_Pos)      /*!< 0x00020000 */
N#define FSMC_PCRx_ECCPS_1                   (0x2U << FSMC_PCRx_ECCPS_Pos)      /*!< 0x00040000 */
N#define FSMC_PCRx_ECCPS_2                   (0x4U << FSMC_PCRx_ECCPS_Pos)      /*!< 0x00080000 */
N
N/*******************  Bit definition for FSMC_SRx (x = 2 to 4) register  *******************/
N#define FSMC_SRx_IRS_Pos                    (0U)                               
N#define FSMC_SRx_IRS_Msk                    (0x1U << FSMC_SRx_IRS_Pos)         /*!< 0x00000001 */
N#define FSMC_SRx_IRS                        FSMC_SRx_IRS_Msk                   /*!< Interrupt Rising Edge status */
N#define FSMC_SRx_ILS_Pos                    (1U)                               
N#define FSMC_SRx_ILS_Msk                    (0x1U << FSMC_SRx_ILS_Pos)         /*!< 0x00000002 */
N#define FSMC_SRx_ILS                        FSMC_SRx_ILS_Msk                   /*!< Interrupt Level status */
N#define FSMC_SRx_IFS_Pos                    (2U)                               
N#define FSMC_SRx_IFS_Msk                    (0x1U << FSMC_SRx_IFS_Pos)         /*!< 0x00000004 */
N#define FSMC_SRx_IFS                        FSMC_SRx_IFS_Msk                   /*!< Interrupt Falling Edge status */
N#define FSMC_SRx_IREN_Pos                   (3U)                               
N#define FSMC_SRx_IREN_Msk                   (0x1U << FSMC_SRx_IREN_Pos)        /*!< 0x00000008 */
N#define FSMC_SRx_IREN                       FSMC_SRx_IREN_Msk                  /*!< Interrupt Rising Edge detection Enable bit */
N#define FSMC_SRx_ILEN_Pos                   (4U)                               
N#define FSMC_SRx_ILEN_Msk                   (0x1U << FSMC_SRx_ILEN_Pos)        /*!< 0x00000010 */
N#define FSMC_SRx_ILEN                       FSMC_SRx_ILEN_Msk                  /*!< Interrupt Level detection Enable bit */
N#define FSMC_SRx_IFEN_Pos                   (5U)                               
N#define FSMC_SRx_IFEN_Msk                   (0x1U << FSMC_SRx_IFEN_Pos)        /*!< 0x00000020 */
N#define FSMC_SRx_IFEN                       FSMC_SRx_IFEN_Msk                  /*!< Interrupt Falling Edge detection Enable bit */
N#define FSMC_SRx_FEMPT_Pos                  (6U)                               
N#define FSMC_SRx_FEMPT_Msk                  (0x1U << FSMC_SRx_FEMPT_Pos)       /*!< 0x00000040 */
N#define FSMC_SRx_FEMPT                      FSMC_SRx_FEMPT_Msk                 /*!< FIFO empty */
N
N/******************  Bit definition for FSMC_PMEMx (x = 2 to 4) register  ******************/
N#define FSMC_PMEMx_MEMSETx_Pos              (0U)                               
N#define FSMC_PMEMx_MEMSETx_Msk              (0xFFU << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x000000FF */
N#define FSMC_PMEMx_MEMSETx                  FSMC_PMEMx_MEMSETx_Msk             /*!< MEMSETx[7:0] bits (Common memory x setup time) */
N#define FSMC_PMEMx_MEMSETx_0                (0x01U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000001 */
N#define FSMC_PMEMx_MEMSETx_1                (0x02U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000002 */
N#define FSMC_PMEMx_MEMSETx_2                (0x04U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000004 */
N#define FSMC_PMEMx_MEMSETx_3                (0x08U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000008 */
N#define FSMC_PMEMx_MEMSETx_4                (0x10U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000010 */
N#define FSMC_PMEMx_MEMSETx_5                (0x20U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000020 */
N#define FSMC_PMEMx_MEMSETx_6                (0x40U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000040 */
N#define FSMC_PMEMx_MEMSETx_7                (0x80U << FSMC_PMEMx_MEMSETx_Pos)  /*!< 0x00000080 */
N
N#define FSMC_PMEMx_MEMWAITx_Pos             (8U)                               
N#define FSMC_PMEMx_MEMWAITx_Msk             (0xFFU << FSMC_PMEMx_MEMWAITx_Pos) /*!< 0x0000FF00 */
N#define FSMC_PMEMx_MEMWAITx                 FSMC_PMEMx_MEMWAITx_Msk            /*!< MEMWAITx[7:0] bits (Common memory x wait time) */
N#define FSMC_PMEMx_MEMWAIT2_0               0x00000100U                        /*!< Bit 0 */
N#define FSMC_PMEMx_MEMWAITx_1               0x00000200U                        /*!< Bit 1 */
N#define FSMC_PMEMx_MEMWAITx_2               0x00000400U                        /*!< Bit 2 */
N#define FSMC_PMEMx_MEMWAITx_3               0x00000800U                        /*!< Bit 3 */
N#define FSMC_PMEMx_MEMWAITx_4               0x00001000U                        /*!< Bit 4 */
N#define FSMC_PMEMx_MEMWAITx_5               0x00002000U                        /*!< Bit 5 */
N#define FSMC_PMEMx_MEMWAITx_6               0x00004000U                        /*!< Bit 6 */
N#define FSMC_PMEMx_MEMWAITx_7               0x00008000U                        /*!< Bit 7 */
N
N#define FSMC_PMEMx_MEMHOLDx_Pos             (16U)                              
N#define FSMC_PMEMx_MEMHOLDx_Msk             (0xFFU << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00FF0000 */
N#define FSMC_PMEMx_MEMHOLDx                 FSMC_PMEMx_MEMHOLDx_Msk            /*!< MEMHOLDx[7:0] bits (Common memory x hold time) */
N#define FSMC_PMEMx_MEMHOLDx_0               (0x01U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00010000 */
N#define FSMC_PMEMx_MEMHOLDx_1               (0x02U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00020000 */
N#define FSMC_PMEMx_MEMHOLDx_2               (0x04U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00040000 */
N#define FSMC_PMEMx_MEMHOLDx_3               (0x08U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00080000 */
N#define FSMC_PMEMx_MEMHOLDx_4               (0x10U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00100000 */
N#define FSMC_PMEMx_MEMHOLDx_5               (0x20U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00200000 */
N#define FSMC_PMEMx_MEMHOLDx_6               (0x40U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00400000 */
N#define FSMC_PMEMx_MEMHOLDx_7               (0x80U << FSMC_PMEMx_MEMHOLDx_Pos) /*!< 0x00800000 */
N
N#define FSMC_PMEMx_MEMHIZx_Pos              (24U)                              
N#define FSMC_PMEMx_MEMHIZx_Msk              (0xFFU << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0xFF000000 */
N#define FSMC_PMEMx_MEMHIZx                  FSMC_PMEMx_MEMHIZx_Msk             /*!< MEMHIZx[7:0] bits (Common memory x databus HiZ time) */
N#define FSMC_PMEMx_MEMHIZx_0                (0x01U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x01000000 */
N#define FSMC_PMEMx_MEMHIZx_1                (0x02U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x02000000 */
N#define FSMC_PMEMx_MEMHIZx_2                (0x04U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x04000000 */
N#define FSMC_PMEMx_MEMHIZx_3                (0x08U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x08000000 */
N#define FSMC_PMEMx_MEMHIZx_4                (0x10U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x10000000 */
N#define FSMC_PMEMx_MEMHIZx_5                (0x20U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x20000000 */
N#define FSMC_PMEMx_MEMHIZx_6                (0x40U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x40000000 */
N#define FSMC_PMEMx_MEMHIZx_7                (0x80U << FSMC_PMEMx_MEMHIZx_Pos)  /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PATTx (x = 2 to 4) register  ******************/
N#define FSMC_PATTx_ATTSETx_Pos              (0U)                               
N#define FSMC_PATTx_ATTSETx_Msk              (0xFFU << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x000000FF */
N#define FSMC_PATTx_ATTSETx                  FSMC_PATTx_ATTSETx_Msk             /*!< ATTSETx[7:0] bits (Attribute memory x setup time) */
N#define FSMC_PATTx_ATTSETx_0                (0x01U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000001 */
N#define FSMC_PATTx_ATTSETx_1                (0x02U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000002 */
N#define FSMC_PATTx_ATTSETx_2                (0x04U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000004 */
N#define FSMC_PATTx_ATTSETx_3                (0x08U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000008 */
N#define FSMC_PATTx_ATTSETx_4                (0x10U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000010 */
N#define FSMC_PATTx_ATTSETx_5                (0x20U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000020 */
N#define FSMC_PATTx_ATTSETx_6                (0x40U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000040 */
N#define FSMC_PATTx_ATTSETx_7                (0x80U << FSMC_PATTx_ATTSETx_Pos)  /*!< 0x00000080 */
N
N#define FSMC_PATTx_ATTWAITx_Pos             (8U)                               
N#define FSMC_PATTx_ATTWAITx_Msk             (0xFFU << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x0000FF00 */
N#define FSMC_PATTx_ATTWAITx                 FSMC_PATTx_ATTWAITx_Msk            /*!< ATTWAITx[7:0] bits (Attribute memory x wait time) */
N#define FSMC_PATTx_ATTWAITx_0               (0x01U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00000100 */
N#define FSMC_PATTx_ATTWAITx_1               (0x02U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00000200 */
N#define FSMC_PATTx_ATTWAITx_2               (0x04U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00000400 */
N#define FSMC_PATTx_ATTWAITx_3               (0x08U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00000800 */
N#define FSMC_PATTx_ATTWAITx_4               (0x10U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00001000 */
N#define FSMC_PATTx_ATTWAITx_5               (0x20U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00002000 */
N#define FSMC_PATTx_ATTWAITx_6               (0x40U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00004000 */
N#define FSMC_PATTx_ATTWAITx_7               (0x80U << FSMC_PATTx_ATTWAITx_Pos) /*!< 0x00008000 */
N
N#define FSMC_PATTx_ATTHOLDx_Pos             (16U)                              
N#define FSMC_PATTx_ATTHOLDx_Msk             (0xFFU << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00FF0000 */
N#define FSMC_PATTx_ATTHOLDx                 FSMC_PATTx_ATTHOLDx_Msk            /*!< ATTHOLDx[7:0] bits (Attribute memory x hold time) */
N#define FSMC_PATTx_ATTHOLDx_0               (0x01U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00010000 */
N#define FSMC_PATTx_ATTHOLDx_1               (0x02U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00020000 */
N#define FSMC_PATTx_ATTHOLDx_2               (0x04U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00040000 */
N#define FSMC_PATTx_ATTHOLDx_3               (0x08U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00080000 */
N#define FSMC_PATTx_ATTHOLDx_4               (0x10U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00100000 */
N#define FSMC_PATTx_ATTHOLDx_5               (0x20U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00200000 */
N#define FSMC_PATTx_ATTHOLDx_6               (0x40U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00400000 */
N#define FSMC_PATTx_ATTHOLDx_7               (0x80U << FSMC_PATTx_ATTHOLDx_Pos) /*!< 0x00800000 */
N
N#define FSMC_PATTx_ATTHIZx_Pos              (24U)                              
N#define FSMC_PATTx_ATTHIZx_Msk              (0xFFU << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0xFF000000 */
N#define FSMC_PATTx_ATTHIZx                  FSMC_PATTx_ATTHIZx_Msk             /*!< ATTHIZx[7:0] bits (Attribute memory x databus HiZ time) */
N#define FSMC_PATTx_ATTHIZx_0                (0x01U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x01000000 */
N#define FSMC_PATTx_ATTHIZx_1                (0x02U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x02000000 */
N#define FSMC_PATTx_ATTHIZx_2                (0x04U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x04000000 */
N#define FSMC_PATTx_ATTHIZx_3                (0x08U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x08000000 */
N#define FSMC_PATTx_ATTHIZx_4                (0x10U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x10000000 */
N#define FSMC_PATTx_ATTHIZx_5                (0x20U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x20000000 */
N#define FSMC_PATTx_ATTHIZx_6                (0x40U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x40000000 */
N#define FSMC_PATTx_ATTHIZx_7                (0x80U << FSMC_PATTx_ATTHIZx_Pos)  /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PIO4 register  *******************/
N#define FSMC_PIO4_IOSET4_Pos                (0U)                               
N#define FSMC_PIO4_IOSET4_Msk                (0xFFU << FSMC_PIO4_IOSET4_Pos)    /*!< 0x000000FF */
N#define FSMC_PIO4_IOSET4                    FSMC_PIO4_IOSET4_Msk               /*!< IOSET4[7:0] bits (I/O 4 setup time) */
N#define FSMC_PIO4_IOSET4_0                  (0x01U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000001 */
N#define FSMC_PIO4_IOSET4_1                  (0x02U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000002 */
N#define FSMC_PIO4_IOSET4_2                  (0x04U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000004 */
N#define FSMC_PIO4_IOSET4_3                  (0x08U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000008 */
N#define FSMC_PIO4_IOSET4_4                  (0x10U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000010 */
N#define FSMC_PIO4_IOSET4_5                  (0x20U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000020 */
N#define FSMC_PIO4_IOSET4_6                  (0x40U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000040 */
N#define FSMC_PIO4_IOSET4_7                  (0x80U << FSMC_PIO4_IOSET4_Pos)    /*!< 0x00000080 */
N
N#define FSMC_PIO4_IOWAIT4_Pos               (8U)                               
N#define FSMC_PIO4_IOWAIT4_Msk               (0xFFU << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x0000FF00 */
N#define FSMC_PIO4_IOWAIT4                   FSMC_PIO4_IOWAIT4_Msk              /*!< IOWAIT4[7:0] bits (I/O 4 wait time) */
N#define FSMC_PIO4_IOWAIT4_0                 (0x01U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00000100 */
N#define FSMC_PIO4_IOWAIT4_1                 (0x02U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00000200 */
N#define FSMC_PIO4_IOWAIT4_2                 (0x04U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00000400 */
N#define FSMC_PIO4_IOWAIT4_3                 (0x08U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00000800 */
N#define FSMC_PIO4_IOWAIT4_4                 (0x10U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00001000 */
N#define FSMC_PIO4_IOWAIT4_5                 (0x20U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00002000 */
N#define FSMC_PIO4_IOWAIT4_6                 (0x40U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00004000 */
N#define FSMC_PIO4_IOWAIT4_7                 (0x80U << FSMC_PIO4_IOWAIT4_Pos)   /*!< 0x00008000 */
N
N#define FSMC_PIO4_IOHOLD4_Pos               (16U)                              
N#define FSMC_PIO4_IOHOLD4_Msk               (0xFFU << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00FF0000 */
N#define FSMC_PIO4_IOHOLD4                   FSMC_PIO4_IOHOLD4_Msk              /*!< IOHOLD4[7:0] bits (I/O 4 hold time) */
N#define FSMC_PIO4_IOHOLD4_0                 (0x01U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00010000 */
N#define FSMC_PIO4_IOHOLD4_1                 (0x02U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00020000 */
N#define FSMC_PIO4_IOHOLD4_2                 (0x04U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00040000 */
N#define FSMC_PIO4_IOHOLD4_3                 (0x08U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00080000 */
N#define FSMC_PIO4_IOHOLD4_4                 (0x10U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00100000 */
N#define FSMC_PIO4_IOHOLD4_5                 (0x20U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00200000 */
N#define FSMC_PIO4_IOHOLD4_6                 (0x40U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00400000 */
N#define FSMC_PIO4_IOHOLD4_7                 (0x80U << FSMC_PIO4_IOHOLD4_Pos)   /*!< 0x00800000 */
N
N#define FSMC_PIO4_IOHIZ4_Pos                (24U)                              
N#define FSMC_PIO4_IOHIZ4_Msk                (0xFFU << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0xFF000000 */
N#define FSMC_PIO4_IOHIZ4                    FSMC_PIO4_IOHIZ4_Msk               /*!< IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
N#define FSMC_PIO4_IOHIZ4_0                  (0x01U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x01000000 */
N#define FSMC_PIO4_IOHIZ4_1                  (0x02U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x02000000 */
N#define FSMC_PIO4_IOHIZ4_2                  (0x04U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x04000000 */
N#define FSMC_PIO4_IOHIZ4_3                  (0x08U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x08000000 */
N#define FSMC_PIO4_IOHIZ4_4                  (0x10U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x10000000 */
N#define FSMC_PIO4_IOHIZ4_5                  (0x20U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x20000000 */
N#define FSMC_PIO4_IOHIZ4_6                  (0x40U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x40000000 */
N#define FSMC_PIO4_IOHIZ4_7                  (0x80U << FSMC_PIO4_IOHIZ4_Pos)    /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_ECCR2 register  ******************/
N#define FSMC_ECCR2_ECC2_Pos                 (0U)                               
N#define FSMC_ECCR2_ECC2_Msk                 (0xFFFFFFFFU << FSMC_ECCR2_ECC2_Pos) /*!< 0xFFFFFFFF */
N#define FSMC_ECCR2_ECC2                     FSMC_ECCR2_ECC2_Msk                /*!< ECC result */
N
N/******************  Bit definition for FSMC_ECCR3 register  ******************/
N#define FSMC_ECCR3_ECC3_Pos                 (0U)                               
N#define FSMC_ECCR3_ECC3_Msk                 (0xFFFFFFFFU << FSMC_ECCR3_ECC3_Pos) /*!< 0xFFFFFFFF */
N#define FSMC_ECCR3_ECC3                     FSMC_ECCR3_ECC3_Msk                /*!< ECC result */
N
N/******************************************************************************/
N/*                                                                            */
N/*                          SD host Interface                                 */
N/*                                                                            */
N/******************************************************************************/
N
N/******************  Bit definition for SDIO_POWER register  ******************/
N#define SDIO_POWER_PWRCTRL_Pos              (0U)                               
N#define SDIO_POWER_PWRCTRL_Msk              (0x3U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x00000003 */
N#define SDIO_POWER_PWRCTRL                  SDIO_POWER_PWRCTRL_Msk             /*!< PWRCTRL[1:0] bits (Power supply control bits) */
N#define SDIO_POWER_PWRCTRL_0                (0x1U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x01 */
N#define SDIO_POWER_PWRCTRL_1                (0x2U << SDIO_POWER_PWRCTRL_Pos)   /*!< 0x02 */
N
N/******************  Bit definition for SDIO_CLKCR register  ******************/
N#define SDIO_CLKCR_CLKDIV_Pos               (0U)                               
N#define SDIO_CLKCR_CLKDIV_Msk               (0xFFU << SDIO_CLKCR_CLKDIV_Pos)   /*!< 0x000000FF */
N#define SDIO_CLKCR_CLKDIV                   SDIO_CLKCR_CLKDIV_Msk              /*!< Clock divide factor */
N#define SDIO_CLKCR_CLKEN_Pos                (8U)                               
N#define SDIO_CLKCR_CLKEN_Msk                (0x1U << SDIO_CLKCR_CLKEN_Pos)     /*!< 0x00000100 */
N#define SDIO_CLKCR_CLKEN                    SDIO_CLKCR_CLKEN_Msk               /*!< Clock enable bit */
N#define SDIO_CLKCR_PWRSAV_Pos               (9U)                               
N#define SDIO_CLKCR_PWRSAV_Msk               (0x1U << SDIO_CLKCR_PWRSAV_Pos)    /*!< 0x00000200 */
N#define SDIO_CLKCR_PWRSAV                   SDIO_CLKCR_PWRSAV_Msk              /*!< Power saving configuration bit */
N#define SDIO_CLKCR_BYPASS_Pos               (10U)                              
N#define SDIO_CLKCR_BYPASS_Msk               (0x1U << SDIO_CLKCR_BYPASS_Pos)    /*!< 0x00000400 */
N#define SDIO_CLKCR_BYPASS                   SDIO_CLKCR_BYPASS_Msk              /*!< Clock divider bypass enable bit */
N
N#define SDIO_CLKCR_WIDBUS_Pos               (11U)                              
N#define SDIO_CLKCR_WIDBUS_Msk               (0x3U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x00001800 */
N#define SDIO_CLKCR_WIDBUS                   SDIO_CLKCR_WIDBUS_Msk              /*!< WIDBUS[1:0] bits (Wide bus mode enable bit) */
N#define SDIO_CLKCR_WIDBUS_0                 (0x1U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x0800 */
N#define SDIO_CLKCR_WIDBUS_1                 (0x2U << SDIO_CLKCR_WIDBUS_Pos)    /*!< 0x1000 */
N
N#define SDIO_CLKCR_NEGEDGE_Pos              (13U)                              
N#define SDIO_CLKCR_NEGEDGE_Msk              (0x1U << SDIO_CLKCR_NEGEDGE_Pos)   /*!< 0x00002000 */
N#define SDIO_CLKCR_NEGEDGE                  SDIO_CLKCR_NEGEDGE_Msk             /*!< SDIO_CK dephasing selection bit */
N#define SDIO_CLKCR_HWFC_EN_Pos              (14U)                              
N#define SDIO_CLKCR_HWFC_EN_Msk              (0x1U << SDIO_CLKCR_HWFC_EN_Pos)   /*!< 0x00004000 */
N#define SDIO_CLKCR_HWFC_EN                  SDIO_CLKCR_HWFC_EN_Msk             /*!< HW Flow Control enable */
N
N/*******************  Bit definition for SDIO_ARG register  *******************/
N#define SDIO_ARG_CMDARG_Pos                 (0U)                               
N#define SDIO_ARG_CMDARG_Msk                 (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_ARG_CMDARG                     SDIO_ARG_CMDARG_Msk                /*!< Command argument */
N
N/*******************  Bit definition for SDIO_CMD register  *******************/
N#define SDIO_CMD_CMDINDEX_Pos               (0U)                               
N#define SDIO_CMD_CMDINDEX_Msk               (0x3FU << SDIO_CMD_CMDINDEX_Pos)   /*!< 0x0000003F */
N#define SDIO_CMD_CMDINDEX                   SDIO_CMD_CMDINDEX_Msk              /*!< Command Index */
N
N#define SDIO_CMD_WAITRESP_Pos               (6U)                               
N#define SDIO_CMD_WAITRESP_Msk               (0x3U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x000000C0 */
N#define SDIO_CMD_WAITRESP                   SDIO_CMD_WAITRESP_Msk              /*!< WAITRESP[1:0] bits (Wait for response bits) */
N#define SDIO_CMD_WAITRESP_0                 (0x1U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x0040 */
N#define SDIO_CMD_WAITRESP_1                 (0x2U << SDIO_CMD_WAITRESP_Pos)    /*!< 0x0080 */
N
N#define SDIO_CMD_WAITINT_Pos                (8U)                               
N#define SDIO_CMD_WAITINT_Msk                (0x1U << SDIO_CMD_WAITINT_Pos)     /*!< 0x00000100 */
N#define SDIO_CMD_WAITINT                    SDIO_CMD_WAITINT_Msk               /*!< CPSM Waits for Interrupt Request */
N#define SDIO_CMD_WAITPEND_Pos               (9U)                               
N#define SDIO_CMD_WAITPEND_Msk               (0x1U << SDIO_CMD_WAITPEND_Pos)    /*!< 0x00000200 */
N#define SDIO_CMD_WAITPEND                   SDIO_CMD_WAITPEND_Msk              /*!< CPSM Waits for ends of data transfer (CmdPend internal signal) */
N#define SDIO_CMD_CPSMEN_Pos                 (10U)                              
N#define SDIO_CMD_CPSMEN_Msk                 (0x1U << SDIO_CMD_CPSMEN_Pos)      /*!< 0x00000400 */
N#define SDIO_CMD_CPSMEN                     SDIO_CMD_CPSMEN_Msk                /*!< Command path state machine (CPSM) Enable bit */
N#define SDIO_CMD_SDIOSUSPEND_Pos            (11U)                              
N#define SDIO_CMD_SDIOSUSPEND_Msk            (0x1U << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
N#define SDIO_CMD_SDIOSUSPEND                SDIO_CMD_SDIOSUSPEND_Msk           /*!< SD I/O suspend command */
N#define SDIO_CMD_ENCMDCOMPL_Pos             (12U)                              
N#define SDIO_CMD_ENCMDCOMPL_Msk             (0x1U << SDIO_CMD_ENCMDCOMPL_Pos)  /*!< 0x00001000 */
N#define SDIO_CMD_ENCMDCOMPL                 SDIO_CMD_ENCMDCOMPL_Msk            /*!< Enable CMD completion */
N#define SDIO_CMD_NIEN_Pos                   (13U)                              
N#define SDIO_CMD_NIEN_Msk                   (0x1U << SDIO_CMD_NIEN_Pos)        /*!< 0x00002000 */
N#define SDIO_CMD_NIEN                       SDIO_CMD_NIEN_Msk                  /*!< Not Interrupt Enable */
N#define SDIO_CMD_CEATACMD_Pos               (14U)                              
N#define SDIO_CMD_CEATACMD_Msk               (0x1U << SDIO_CMD_CEATACMD_Pos)    /*!< 0x00004000 */
N#define SDIO_CMD_CEATACMD                   SDIO_CMD_CEATACMD_Msk              /*!< CE-ATA command */
N
N/*****************  Bit definition for SDIO_RESPCMD register  *****************/
N#define SDIO_RESPCMD_RESPCMD_Pos            (0U)                               
N#define SDIO_RESPCMD_RESPCMD_Msk            (0x3FU << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
N#define SDIO_RESPCMD_RESPCMD                SDIO_RESPCMD_RESPCMD_Msk           /*!< Response command index */
N
N/******************  Bit definition for SDIO_RESP0 register  ******************/
N#define SDIO_RESP0_CARDSTATUS0_Pos          (0U)                               
N#define SDIO_RESP0_CARDSTATUS0_Msk          (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP0_CARDSTATUS0              SDIO_RESP0_CARDSTATUS0_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP1 register  ******************/
N#define SDIO_RESP1_CARDSTATUS1_Pos          (0U)                               
N#define SDIO_RESP1_CARDSTATUS1_Msk          (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP1_CARDSTATUS1              SDIO_RESP1_CARDSTATUS1_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP2 register  ******************/
N#define SDIO_RESP2_CARDSTATUS2_Pos          (0U)                               
N#define SDIO_RESP2_CARDSTATUS2_Msk          (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP2_CARDSTATUS2              SDIO_RESP2_CARDSTATUS2_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP3 register  ******************/
N#define SDIO_RESP3_CARDSTATUS3_Pos          (0U)                               
N#define SDIO_RESP3_CARDSTATUS3_Msk          (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP3_CARDSTATUS3              SDIO_RESP3_CARDSTATUS3_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_RESP4 register  ******************/
N#define SDIO_RESP4_CARDSTATUS4_Pos          (0U)                               
N#define SDIO_RESP4_CARDSTATUS4_Msk          (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP4_CARDSTATUS4              SDIO_RESP4_CARDSTATUS4_Msk         /*!< Card Status */
N
N/******************  Bit definition for SDIO_DTIMER register  *****************/
N#define SDIO_DTIMER_DATATIME_Pos            (0U)                               
N#define SDIO_DTIMER_DATATIME_Msk            (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_DTIMER_DATATIME                SDIO_DTIMER_DATATIME_Msk           /*!< Data timeout period. */
N
N/******************  Bit definition for SDIO_DLEN register  *******************/
N#define SDIO_DLEN_DATALENGTH_Pos            (0U)                               
N#define SDIO_DLEN_DATALENGTH_Msk            (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DLEN_DATALENGTH                SDIO_DLEN_DATALENGTH_Msk           /*!< Data length value */
N
N/******************  Bit definition for SDIO_DCTRL register  ******************/
N#define SDIO_DCTRL_DTEN_Pos                 (0U)                               
N#define SDIO_DCTRL_DTEN_Msk                 (0x1U << SDIO_DCTRL_DTEN_Pos)      /*!< 0x00000001 */
N#define SDIO_DCTRL_DTEN                     SDIO_DCTRL_DTEN_Msk                /*!< Data transfer enabled bit */
N#define SDIO_DCTRL_DTDIR_Pos                (1U)                               
N#define SDIO_DCTRL_DTDIR_Msk                (0x1U << SDIO_DCTRL_DTDIR_Pos)     /*!< 0x00000002 */
N#define SDIO_DCTRL_DTDIR                    SDIO_DCTRL_DTDIR_Msk               /*!< Data transfer direction selection */
N#define SDIO_DCTRL_DTMODE_Pos               (2U)                               
N#define SDIO_DCTRL_DTMODE_Msk               (0x1U << SDIO_DCTRL_DTMODE_Pos)    /*!< 0x00000004 */
N#define SDIO_DCTRL_DTMODE                   SDIO_DCTRL_DTMODE_Msk              /*!< Data transfer mode selection */
N#define SDIO_DCTRL_DMAEN_Pos                (3U)                               
N#define SDIO_DCTRL_DMAEN_Msk                (0x1U << SDIO_DCTRL_DMAEN_Pos)     /*!< 0x00000008 */
N#define SDIO_DCTRL_DMAEN                    SDIO_DCTRL_DMAEN_Msk               /*!< DMA enabled bit */
N
N#define SDIO_DCTRL_DBLOCKSIZE_Pos           (4U)                               
N#define SDIO_DCTRL_DBLOCKSIZE_Msk           (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
N#define SDIO_DCTRL_DBLOCKSIZE               SDIO_DCTRL_DBLOCKSIZE_Msk          /*!< DBLOCKSIZE[3:0] bits (Data block size) */
N#define SDIO_DCTRL_DBLOCKSIZE_0             (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */
N#define SDIO_DCTRL_DBLOCKSIZE_1             (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */
N#define SDIO_DCTRL_DBLOCKSIZE_2             (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */
N#define SDIO_DCTRL_DBLOCKSIZE_3             (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */
N
N#define SDIO_DCTRL_RWSTART_Pos              (8U)                               
N#define SDIO_DCTRL_RWSTART_Msk              (0x1U << SDIO_DCTRL_RWSTART_Pos)   /*!< 0x00000100 */
N#define SDIO_DCTRL_RWSTART                  SDIO_DCTRL_RWSTART_Msk             /*!< Read wait start */
N#define SDIO_DCTRL_RWSTOP_Pos               (9U)                               
N#define SDIO_DCTRL_RWSTOP_Msk               (0x1U << SDIO_DCTRL_RWSTOP_Pos)    /*!< 0x00000200 */
N#define SDIO_DCTRL_RWSTOP                   SDIO_DCTRL_RWSTOP_Msk              /*!< Read wait stop */
N#define SDIO_DCTRL_RWMOD_Pos                (10U)                              
N#define SDIO_DCTRL_RWMOD_Msk                (0x1U << SDIO_DCTRL_RWMOD_Pos)     /*!< 0x00000400 */
N#define SDIO_DCTRL_RWMOD                    SDIO_DCTRL_RWMOD_Msk               /*!< Read wait mode */
N#define SDIO_DCTRL_SDIOEN_Pos               (11U)                              
N#define SDIO_DCTRL_SDIOEN_Msk               (0x1U << SDIO_DCTRL_SDIOEN_Pos)    /*!< 0x00000800 */
N#define SDIO_DCTRL_SDIOEN                   SDIO_DCTRL_SDIOEN_Msk              /*!< SD I/O enable functions */
N
N/******************  Bit definition for SDIO_DCOUNT register  *****************/
N#define SDIO_DCOUNT_DATACOUNT_Pos           (0U)                               
N#define SDIO_DCOUNT_DATACOUNT_Msk           (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DCOUNT_DATACOUNT               SDIO_DCOUNT_DATACOUNT_Msk          /*!< Data count value */
N
N/******************  Bit definition for SDIO_STA register  ********************/
N#define SDIO_STA_CCRCFAIL_Pos               (0U)                               
N#define SDIO_STA_CCRCFAIL_Msk               (0x1U << SDIO_STA_CCRCFAIL_Pos)    /*!< 0x00000001 */
N#define SDIO_STA_CCRCFAIL                   SDIO_STA_CCRCFAIL_Msk              /*!< Command response received (CRC check failed) */
N#define SDIO_STA_DCRCFAIL_Pos               (1U)                               
N#define SDIO_STA_DCRCFAIL_Msk               (0x1U << SDIO_STA_DCRCFAIL_Pos)    /*!< 0x00000002 */
N#define SDIO_STA_DCRCFAIL                   SDIO_STA_DCRCFAIL_Msk              /*!< Data block sent/received (CRC check failed) */
N#define SDIO_STA_CTIMEOUT_Pos               (2U)                               
N#define SDIO_STA_CTIMEOUT_Msk               (0x1U << SDIO_STA_CTIMEOUT_Pos)    /*!< 0x00000004 */
N#define SDIO_STA_CTIMEOUT                   SDIO_STA_CTIMEOUT_Msk              /*!< Command response timeout */
N#define SDIO_STA_DTIMEOUT_Pos               (3U)                               
N#define SDIO_STA_DTIMEOUT_Msk               (0x1U << SDIO_STA_DTIMEOUT_Pos)    /*!< 0x00000008 */
N#define SDIO_STA_DTIMEOUT                   SDIO_STA_DTIMEOUT_Msk              /*!< Data timeout */
N#define SDIO_STA_TXUNDERR_Pos               (4U)                               
N#define SDIO_STA_TXUNDERR_Msk               (0x1U << SDIO_STA_TXUNDERR_Pos)    /*!< 0x00000010 */
N#define SDIO_STA_TXUNDERR                   SDIO_STA_TXUNDERR_Msk              /*!< Transmit FIFO underrun error */
N#define SDIO_STA_RXOVERR_Pos                (5U)                               
N#define SDIO_STA_RXOVERR_Msk                (0x1U << SDIO_STA_RXOVERR_Pos)     /*!< 0x00000020 */
N#define SDIO_STA_RXOVERR                    SDIO_STA_RXOVERR_Msk               /*!< Received FIFO overrun error */
N#define SDIO_STA_CMDREND_Pos                (6U)                               
N#define SDIO_STA_CMDREND_Msk                (0x1U << SDIO_STA_CMDREND_Pos)     /*!< 0x00000040 */
N#define SDIO_STA_CMDREND                    SDIO_STA_CMDREND_Msk               /*!< Command response received (CRC check passed) */
N#define SDIO_STA_CMDSENT_Pos                (7U)                               
N#define SDIO_STA_CMDSENT_Msk                (0x1U << SDIO_STA_CMDSENT_Pos)     /*!< 0x00000080 */
N#define SDIO_STA_CMDSENT                    SDIO_STA_CMDSENT_Msk               /*!< Command sent (no response required) */
N#define SDIO_STA_DATAEND_Pos                (8U)                               
N#define SDIO_STA_DATAEND_Msk                (0x1U << SDIO_STA_DATAEND_Pos)     /*!< 0x00000100 */
N#define SDIO_STA_DATAEND                    SDIO_STA_DATAEND_Msk               /*!< Data end (data counter, SDIDCOUNT, is zero) */
N#define SDIO_STA_STBITERR_Pos               (9U)                               
N#define SDIO_STA_STBITERR_Msk               (0x1U << SDIO_STA_STBITERR_Pos)    /*!< 0x00000200 */
N#define SDIO_STA_STBITERR                   SDIO_STA_STBITERR_Msk              /*!< Start bit not detected on all data signals in wide bus mode */
N#define SDIO_STA_DBCKEND_Pos                (10U)                              
N#define SDIO_STA_DBCKEND_Msk                (0x1U << SDIO_STA_DBCKEND_Pos)     /*!< 0x00000400 */
N#define SDIO_STA_DBCKEND                    SDIO_STA_DBCKEND_Msk               /*!< Data block sent/received (CRC check passed) */
N#define SDIO_STA_CMDACT_Pos                 (11U)                              
N#define SDIO_STA_CMDACT_Msk                 (0x1U << SDIO_STA_CMDACT_Pos)      /*!< 0x00000800 */
N#define SDIO_STA_CMDACT                     SDIO_STA_CMDACT_Msk                /*!< Command transfer in progress */
N#define SDIO_STA_TXACT_Pos                  (12U)                              
N#define SDIO_STA_TXACT_Msk                  (0x1U << SDIO_STA_TXACT_Pos)       /*!< 0x00001000 */
N#define SDIO_STA_TXACT                      SDIO_STA_TXACT_Msk                 /*!< Data transmit in progress */
N#define SDIO_STA_RXACT_Pos                  (13U)                              
N#define SDIO_STA_RXACT_Msk                  (0x1U << SDIO_STA_RXACT_Pos)       /*!< 0x00002000 */
N#define SDIO_STA_RXACT                      SDIO_STA_RXACT_Msk                 /*!< Data receive in progress */
N#define SDIO_STA_TXFIFOHE_Pos               (14U)                              
N#define SDIO_STA_TXFIFOHE_Msk               (0x1U << SDIO_STA_TXFIFOHE_Pos)    /*!< 0x00004000 */
N#define SDIO_STA_TXFIFOHE                   SDIO_STA_TXFIFOHE_Msk              /*!< Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
N#define SDIO_STA_RXFIFOHF_Pos               (15U)                              
N#define SDIO_STA_RXFIFOHF_Msk               (0x1U << SDIO_STA_RXFIFOHF_Pos)    /*!< 0x00008000 */
N#define SDIO_STA_RXFIFOHF                   SDIO_STA_RXFIFOHF_Msk              /*!< Receive FIFO Half Full: there are at least 8 words in the FIFO */
N#define SDIO_STA_TXFIFOF_Pos                (16U)                              
N#define SDIO_STA_TXFIFOF_Msk                (0x1U << SDIO_STA_TXFIFOF_Pos)     /*!< 0x00010000 */
N#define SDIO_STA_TXFIFOF                    SDIO_STA_TXFIFOF_Msk               /*!< Transmit FIFO full */
N#define SDIO_STA_RXFIFOF_Pos                (17U)                              
N#define SDIO_STA_RXFIFOF_Msk                (0x1U << SDIO_STA_RXFIFOF_Pos)     /*!< 0x00020000 */
N#define SDIO_STA_RXFIFOF                    SDIO_STA_RXFIFOF_Msk               /*!< Receive FIFO full */
N#define SDIO_STA_TXFIFOE_Pos                (18U)                              
N#define SDIO_STA_TXFIFOE_Msk                (0x1U << SDIO_STA_TXFIFOE_Pos)     /*!< 0x00040000 */
N#define SDIO_STA_TXFIFOE                    SDIO_STA_TXFIFOE_Msk               /*!< Transmit FIFO empty */
N#define SDIO_STA_RXFIFOE_Pos                (19U)                              
N#define SDIO_STA_RXFIFOE_Msk                (0x1U << SDIO_STA_RXFIFOE_Pos)     /*!< 0x00080000 */
N#define SDIO_STA_RXFIFOE                    SDIO_STA_RXFIFOE_Msk               /*!< Receive FIFO empty */
N#define SDIO_STA_TXDAVL_Pos                 (20U)                              
N#define SDIO_STA_TXDAVL_Msk                 (0x1U << SDIO_STA_TXDAVL_Pos)      /*!< 0x00100000 */
N#define SDIO_STA_TXDAVL                     SDIO_STA_TXDAVL_Msk                /*!< Data available in transmit FIFO */
N#define SDIO_STA_RXDAVL_Pos                 (21U)                              
N#define SDIO_STA_RXDAVL_Msk                 (0x1U << SDIO_STA_RXDAVL_Pos)      /*!< 0x00200000 */
N#define SDIO_STA_RXDAVL                     SDIO_STA_RXDAVL_Msk                /*!< Data available in receive FIFO */
N#define SDIO_STA_SDIOIT_Pos                 (22U)                              
N#define SDIO_STA_SDIOIT_Msk                 (0x1U << SDIO_STA_SDIOIT_Pos)      /*!< 0x00400000 */
N#define SDIO_STA_SDIOIT                     SDIO_STA_SDIOIT_Msk                /*!< SDIO interrupt received */
N#define SDIO_STA_CEATAEND_Pos               (23U)                              
N#define SDIO_STA_CEATAEND_Msk               (0x1U << SDIO_STA_CEATAEND_Pos)    /*!< 0x00800000 */
N#define SDIO_STA_CEATAEND                   SDIO_STA_CEATAEND_Msk              /*!< CE-ATA command completion signal received for CMD61 */
N
N/*******************  Bit definition for SDIO_ICR register  *******************/
N#define SDIO_ICR_CCRCFAILC_Pos              (0U)                               
N#define SDIO_ICR_CCRCFAILC_Msk              (0x1U << SDIO_ICR_CCRCFAILC_Pos)   /*!< 0x00000001 */
N#define SDIO_ICR_CCRCFAILC                  SDIO_ICR_CCRCFAILC_Msk             /*!< CCRCFAIL flag clear bit */
N#define SDIO_ICR_DCRCFAILC_Pos              (1U)                               
N#define SDIO_ICR_DCRCFAILC_Msk              (0x1U << SDIO_ICR_DCRCFAILC_Pos)   /*!< 0x00000002 */
N#define SDIO_ICR_DCRCFAILC                  SDIO_ICR_DCRCFAILC_Msk             /*!< DCRCFAIL flag clear bit */
N#define SDIO_ICR_CTIMEOUTC_Pos              (2U)                               
N#define SDIO_ICR_CTIMEOUTC_Msk              (0x1U << SDIO_ICR_CTIMEOUTC_Pos)   /*!< 0x00000004 */
N#define SDIO_ICR_CTIMEOUTC                  SDIO_ICR_CTIMEOUTC_Msk             /*!< CTIMEOUT flag clear bit */
N#define SDIO_ICR_DTIMEOUTC_Pos              (3U)                               
N#define SDIO_ICR_DTIMEOUTC_Msk              (0x1U << SDIO_ICR_DTIMEOUTC_Pos)   /*!< 0x00000008 */
N#define SDIO_ICR_DTIMEOUTC                  SDIO_ICR_DTIMEOUTC_Msk             /*!< DTIMEOUT flag clear bit */
N#define SDIO_ICR_TXUNDERRC_Pos              (4U)                               
N#define SDIO_ICR_TXUNDERRC_Msk              (0x1U << SDIO_ICR_TXUNDERRC_Pos)   /*!< 0x00000010 */
N#define SDIO_ICR_TXUNDERRC                  SDIO_ICR_TXUNDERRC_Msk             /*!< TXUNDERR flag clear bit */
N#define SDIO_ICR_RXOVERRC_Pos               (5U)                               
N#define SDIO_ICR_RXOVERRC_Msk               (0x1U << SDIO_ICR_RXOVERRC_Pos)    /*!< 0x00000020 */
N#define SDIO_ICR_RXOVERRC                   SDIO_ICR_RXOVERRC_Msk              /*!< RXOVERR flag clear bit */
N#define SDIO_ICR_CMDRENDC_Pos               (6U)                               
N#define SDIO_ICR_CMDRENDC_Msk               (0x1U << SDIO_ICR_CMDRENDC_Pos)    /*!< 0x00000040 */
N#define SDIO_ICR_CMDRENDC                   SDIO_ICR_CMDRENDC_Msk              /*!< CMDREND flag clear bit */
N#define SDIO_ICR_CMDSENTC_Pos               (7U)                               
N#define SDIO_ICR_CMDSENTC_Msk               (0x1U << SDIO_ICR_CMDSENTC_Pos)    /*!< 0x00000080 */
N#define SDIO_ICR_CMDSENTC                   SDIO_ICR_CMDSENTC_Msk              /*!< CMDSENT flag clear bit */
N#define SDIO_ICR_DATAENDC_Pos               (8U)                               
N#define SDIO_ICR_DATAENDC_Msk               (0x1U << SDIO_ICR_DATAENDC_Pos)    /*!< 0x00000100 */
N#define SDIO_ICR_DATAENDC                   SDIO_ICR_DATAENDC_Msk              /*!< DATAEND flag clear bit */
N#define SDIO_ICR_STBITERRC_Pos              (9U)                               
N#define SDIO_ICR_STBITERRC_Msk              (0x1U << SDIO_ICR_STBITERRC_Pos)   /*!< 0x00000200 */
N#define SDIO_ICR_STBITERRC                  SDIO_ICR_STBITERRC_Msk             /*!< STBITERR flag clear bit */
N#define SDIO_ICR_DBCKENDC_Pos               (10U)                              
N#define SDIO_ICR_DBCKENDC_Msk               (0x1U << SDIO_ICR_DBCKENDC_Pos)    /*!< 0x00000400 */
N#define SDIO_ICR_DBCKENDC                   SDIO_ICR_DBCKENDC_Msk              /*!< DBCKEND flag clear bit */
N#define SDIO_ICR_SDIOITC_Pos                (22U)                              
N#define SDIO_ICR_SDIOITC_Msk                (0x1U << SDIO_ICR_SDIOITC_Pos)     /*!< 0x00400000 */
N#define SDIO_ICR_SDIOITC                    SDIO_ICR_SDIOITC_Msk               /*!< SDIOIT flag clear bit */
N#define SDIO_ICR_CEATAENDC_Pos              (23U)                              
N#define SDIO_ICR_CEATAENDC_Msk              (0x1U << SDIO_ICR_CEATAENDC_Pos)   /*!< 0x00800000 */
N#define SDIO_ICR_CEATAENDC                  SDIO_ICR_CEATAENDC_Msk             /*!< CEATAEND flag clear bit */
N
N/******************  Bit definition for SDIO_MASK register  *******************/
N#define SDIO_MASK_CCRCFAILIE_Pos            (0U)                               
N#define SDIO_MASK_CCRCFAILIE_Msk            (0x1U << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
N#define SDIO_MASK_CCRCFAILIE                SDIO_MASK_CCRCFAILIE_Msk           /*!< Command CRC Fail Interrupt Enable */
N#define SDIO_MASK_DCRCFAILIE_Pos            (1U)                               
N#define SDIO_MASK_DCRCFAILIE_Msk            (0x1U << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
N#define SDIO_MASK_DCRCFAILIE                SDIO_MASK_DCRCFAILIE_Msk           /*!< Data CRC Fail Interrupt Enable */
N#define SDIO_MASK_CTIMEOUTIE_Pos            (2U)                               
N#define SDIO_MASK_CTIMEOUTIE_Msk            (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
N#define SDIO_MASK_CTIMEOUTIE                SDIO_MASK_CTIMEOUTIE_Msk           /*!< Command TimeOut Interrupt Enable */
N#define SDIO_MASK_DTIMEOUTIE_Pos            (3U)                               
N#define SDIO_MASK_DTIMEOUTIE_Msk            (0x1U << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
N#define SDIO_MASK_DTIMEOUTIE                SDIO_MASK_DTIMEOUTIE_Msk           /*!< Data TimeOut Interrupt Enable */
N#define SDIO_MASK_TXUNDERRIE_Pos            (4U)                               
N#define SDIO_MASK_TXUNDERRIE_Msk            (0x1U << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
N#define SDIO_MASK_TXUNDERRIE                SDIO_MASK_TXUNDERRIE_Msk           /*!< Tx FIFO UnderRun Error Interrupt Enable */
N#define SDIO_MASK_RXOVERRIE_Pos             (5U)                               
N#define SDIO_MASK_RXOVERRIE_Msk             (0x1U << SDIO_MASK_RXOVERRIE_Pos)  /*!< 0x00000020 */
N#define SDIO_MASK_RXOVERRIE                 SDIO_MASK_RXOVERRIE_Msk            /*!< Rx FIFO OverRun Error Interrupt Enable */
N#define SDIO_MASK_CMDRENDIE_Pos             (6U)                               
N#define SDIO_MASK_CMDRENDIE_Msk             (0x1U << SDIO_MASK_CMDRENDIE_Pos)  /*!< 0x00000040 */
N#define SDIO_MASK_CMDRENDIE                 SDIO_MASK_CMDRENDIE_Msk            /*!< Command Response Received Interrupt Enable */
N#define SDIO_MASK_CMDSENTIE_Pos             (7U)                               
N#define SDIO_MASK_CMDSENTIE_Msk             (0x1U << SDIO_MASK_CMDSENTIE_Pos)  /*!< 0x00000080 */
N#define SDIO_MASK_CMDSENTIE                 SDIO_MASK_CMDSENTIE_Msk            /*!< Command Sent Interrupt Enable */
N#define SDIO_MASK_DATAENDIE_Pos             (8U)                               
N#define SDIO_MASK_DATAENDIE_Msk             (0x1U << SDIO_MASK_DATAENDIE_Pos)  /*!< 0x00000100 */
N#define SDIO_MASK_DATAENDIE                 SDIO_MASK_DATAENDIE_Msk            /*!< Data End Interrupt Enable */
N#define SDIO_MASK_STBITERRIE_Pos            (9U)                               
N#define SDIO_MASK_STBITERRIE_Msk            (0x1U << SDIO_MASK_STBITERRIE_Pos) /*!< 0x00000200 */
N#define SDIO_MASK_STBITERRIE                SDIO_MASK_STBITERRIE_Msk           /*!< Start Bit Error Interrupt Enable */
N#define SDIO_MASK_DBCKENDIE_Pos             (10U)                              
N#define SDIO_MASK_DBCKENDIE_Msk             (0x1U << SDIO_MASK_DBCKENDIE_Pos)  /*!< 0x00000400 */
N#define SDIO_MASK_DBCKENDIE                 SDIO_MASK_DBCKENDIE_Msk            /*!< Data Block End Interrupt Enable */
N#define SDIO_MASK_CMDACTIE_Pos              (11U)                              
N#define SDIO_MASK_CMDACTIE_Msk              (0x1U << SDIO_MASK_CMDACTIE_Pos)   /*!< 0x00000800 */
N#define SDIO_MASK_CMDACTIE                  SDIO_MASK_CMDACTIE_Msk             /*!< Command Acting Interrupt Enable */
N#define SDIO_MASK_TXACTIE_Pos               (12U)                              
N#define SDIO_MASK_TXACTIE_Msk               (0x1U << SDIO_MASK_TXACTIE_Pos)    /*!< 0x00001000 */
N#define SDIO_MASK_TXACTIE                   SDIO_MASK_TXACTIE_Msk              /*!< Data Transmit Acting Interrupt Enable */
N#define SDIO_MASK_RXACTIE_Pos               (13U)                              
N#define SDIO_MASK_RXACTIE_Msk               (0x1U << SDIO_MASK_RXACTIE_Pos)    /*!< 0x00002000 */
N#define SDIO_MASK_RXACTIE                   SDIO_MASK_RXACTIE_Msk              /*!< Data receive acting interrupt enabled */
N#define SDIO_MASK_TXFIFOHEIE_Pos            (14U)                              
N#define SDIO_MASK_TXFIFOHEIE_Msk            (0x1U << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
N#define SDIO_MASK_TXFIFOHEIE                SDIO_MASK_TXFIFOHEIE_Msk           /*!< Tx FIFO Half Empty interrupt Enable */
N#define SDIO_MASK_RXFIFOHFIE_Pos            (15U)                              
N#define SDIO_MASK_RXFIFOHFIE_Msk            (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
N#define SDIO_MASK_RXFIFOHFIE                SDIO_MASK_RXFIFOHFIE_Msk           /*!< Rx FIFO Half Full interrupt Enable */
N#define SDIO_MASK_TXFIFOFIE_Pos             (16U)                              
N#define SDIO_MASK_TXFIFOFIE_Msk             (0x1U << SDIO_MASK_TXFIFOFIE_Pos)  /*!< 0x00010000 */
N#define SDIO_MASK_TXFIFOFIE                 SDIO_MASK_TXFIFOFIE_Msk            /*!< Tx FIFO Full interrupt Enable */
N#define SDIO_MASK_RXFIFOFIE_Pos             (17U)                              
N#define SDIO_MASK_RXFIFOFIE_Msk             (0x1U << SDIO_MASK_RXFIFOFIE_Pos)  /*!< 0x00020000 */
N#define SDIO_MASK_RXFIFOFIE                 SDIO_MASK_RXFIFOFIE_Msk            /*!< Rx FIFO Full interrupt Enable */
N#define SDIO_MASK_TXFIFOEIE_Pos             (18U)                              
N#define SDIO_MASK_TXFIFOEIE_Msk             (0x1U << SDIO_MASK_TXFIFOEIE_Pos)  /*!< 0x00040000 */
N#define SDIO_MASK_TXFIFOEIE                 SDIO_MASK_TXFIFOEIE_Msk            /*!< Tx FIFO Empty interrupt Enable */
N#define SDIO_MASK_RXFIFOEIE_Pos             (19U)                              
N#define SDIO_MASK_RXFIFOEIE_Msk             (0x1U << SDIO_MASK_RXFIFOEIE_Pos)  /*!< 0x00080000 */
N#define SDIO_MASK_RXFIFOEIE                 SDIO_MASK_RXFIFOEIE_Msk            /*!< Rx FIFO Empty interrupt Enable */
N#define SDIO_MASK_TXDAVLIE_Pos              (20U)                              
N#define SDIO_MASK_TXDAVLIE_Msk              (0x1U << SDIO_MASK_TXDAVLIE_Pos)   /*!< 0x00100000 */
N#define SDIO_MASK_TXDAVLIE                  SDIO_MASK_TXDAVLIE_Msk             /*!< Data available in Tx FIFO interrupt Enable */
N#define SDIO_MASK_RXDAVLIE_Pos              (21U)                              
N#define SDIO_MASK_RXDAVLIE_Msk              (0x1U << SDIO_MASK_RXDAVLIE_Pos)   /*!< 0x00200000 */
N#define SDIO_MASK_RXDAVLIE                  SDIO_MASK_RXDAVLIE_Msk             /*!< Data available in Rx FIFO interrupt Enable */
N#define SDIO_MASK_SDIOITIE_Pos              (22U)                              
N#define SDIO_MASK_SDIOITIE_Msk              (0x1U << SDIO_MASK_SDIOITIE_Pos)   /*!< 0x00400000 */
N#define SDIO_MASK_SDIOITIE                  SDIO_MASK_SDIOITIE_Msk             /*!< SDIO Mode Interrupt Received interrupt Enable */
N#define SDIO_MASK_CEATAENDIE_Pos            (23U)                              
N#define SDIO_MASK_CEATAENDIE_Msk            (0x1U << SDIO_MASK_CEATAENDIE_Pos) /*!< 0x00800000 */
N#define SDIO_MASK_CEATAENDIE                SDIO_MASK_CEATAENDIE_Msk           /*!< CE-ATA command completion signal received Interrupt Enable */
N
N/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
N#define SDIO_FIFOCNT_FIFOCOUNT_Pos          (0U)                               
N#define SDIO_FIFOCNT_FIFOCOUNT_Msk          (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
N#define SDIO_FIFOCNT_FIFOCOUNT              SDIO_FIFOCNT_FIFOCOUNT_Msk         /*!< Remaining number of words to be written to or read from the FIFO */
N
N/******************  Bit definition for SDIO_FIFO register  *******************/
N#define SDIO_FIFO_FIFODATA_Pos              (0U)                               
N#define SDIO_FIFO_FIFODATA_Msk              (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_FIFO_FIFODATA                  SDIO_FIFO_FIFODATA_Msk             /*!< Receive and transmit FIFO data */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                   USB Device FS                            */
N/*                                                                            */
N/******************************************************************************/
N
N/*!< Endpoint-specific registers */
N#define  USB_EP0R                            USB_BASE                      /*!< Endpoint 0 register address */
N#define  USB_EP1R                            (USB_BASE + 0x00000004)       /*!< Endpoint 1 register address */
N#define  USB_EP2R                            (USB_BASE + 0x00000008)       /*!< Endpoint 2 register address */
N#define  USB_EP3R                            (USB_BASE + 0x0000000C)       /*!< Endpoint 3 register address */
N#define  USB_EP4R                            (USB_BASE + 0x00000010)       /*!< Endpoint 4 register address */
N#define  USB_EP5R                            (USB_BASE + 0x00000014)       /*!< Endpoint 5 register address */
N#define  USB_EP6R                            (USB_BASE + 0x00000018)       /*!< Endpoint 6 register address */
N#define  USB_EP7R                            (USB_BASE + 0x0000001C)       /*!< Endpoint 7 register address */
N
N/* bit positions */ 
N#define USB_EP_CTR_RX_Pos                       (15U)                          
N#define USB_EP_CTR_RX_Msk                       (0x1U << USB_EP_CTR_RX_Pos)    /*!< 0x00008000 */
N#define USB_EP_CTR_RX                           USB_EP_CTR_RX_Msk              /*!< EndPoint Correct TRansfer RX */
N#define USB_EP_DTOG_RX_Pos                      (14U)                          
N#define USB_EP_DTOG_RX_Msk                      (0x1U << USB_EP_DTOG_RX_Pos)   /*!< 0x00004000 */
N#define USB_EP_DTOG_RX                          USB_EP_DTOG_RX_Msk             /*!< EndPoint Data TOGGLE RX */
N#define USB_EPRX_STAT_Pos                       (12U)                          
N#define USB_EPRX_STAT_Msk                       (0x3U << USB_EPRX_STAT_Pos)    /*!< 0x00003000 */
N#define USB_EPRX_STAT                           USB_EPRX_STAT_Msk              /*!< EndPoint RX STATus bit field */
N#define USB_EP_SETUP_Pos                        (11U)                          
N#define USB_EP_SETUP_Msk                        (0x1U << USB_EP_SETUP_Pos)     /*!< 0x00000800 */
N#define USB_EP_SETUP                            USB_EP_SETUP_Msk               /*!< EndPoint SETUP */
N#define USB_EP_T_FIELD_Pos                      (9U)                           
N#define USB_EP_T_FIELD_Msk                      (0x3U << USB_EP_T_FIELD_Pos)   /*!< 0x00000600 */
N#define USB_EP_T_FIELD                          USB_EP_T_FIELD_Msk             /*!< EndPoint TYPE */
N#define USB_EP_KIND_Pos                         (8U)                           
N#define USB_EP_KIND_Msk                         (0x1U << USB_EP_KIND_Pos)      /*!< 0x00000100 */
N#define USB_EP_KIND                             USB_EP_KIND_Msk                /*!< EndPoint KIND */
N#define USB_EP_CTR_TX_Pos                       (7U)                           
N#define USB_EP_CTR_TX_Msk                       (0x1U << USB_EP_CTR_TX_Pos)    /*!< 0x00000080 */
N#define USB_EP_CTR_TX                           USB_EP_CTR_TX_Msk              /*!< EndPoint Correct TRansfer TX */
N#define USB_EP_DTOG_TX_Pos                      (6U)                           
N#define USB_EP_DTOG_TX_Msk                      (0x1U << USB_EP_DTOG_TX_Pos)   /*!< 0x00000040 */
N#define USB_EP_DTOG_TX                          USB_EP_DTOG_TX_Msk             /*!< EndPoint Data TOGGLE TX */
N#define USB_EPTX_STAT_Pos                       (4U)                           
N#define USB_EPTX_STAT_Msk                       (0x3U << USB_EPTX_STAT_Pos)    /*!< 0x00000030 */
N#define USB_EPTX_STAT                           USB_EPTX_STAT_Msk              /*!< EndPoint TX STATus bit field */
N#define USB_EPADDR_FIELD_Pos                    (0U)                           
N#define USB_EPADDR_FIELD_Msk                    (0xFU << USB_EPADDR_FIELD_Pos) /*!< 0x0000000F */
N#define USB_EPADDR_FIELD                        USB_EPADDR_FIELD_Msk           /*!< EndPoint ADDRess FIELD */
N
N/* EndPoint REGister MASK (no toggle fields) */
N#define  USB_EPREG_MASK                      (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)
N                                                                           /*!< EP_TYPE[1:0] EndPoint TYPE */
N#define USB_EP_TYPE_MASK_Pos                    (9U)                           
N#define USB_EP_TYPE_MASK_Msk                    (0x3U << USB_EP_TYPE_MASK_Pos) /*!< 0x00000600 */
N#define USB_EP_TYPE_MASK                        USB_EP_TYPE_MASK_Msk           /*!< EndPoint TYPE Mask */
N#define USB_EP_BULK                             0x00000000U                    /*!< EndPoint BULK */
N#define USB_EP_CONTROL                          0x00000200U                    /*!< EndPoint CONTROL */
N#define USB_EP_ISOCHRONOUS                      0x00000400U                    /*!< EndPoint ISOCHRONOUS */
N#define USB_EP_INTERRUPT                        0x00000600U                    /*!< EndPoint INTERRUPT */
N#define  USB_EP_T_MASK                          (~USB_EP_T_FIELD & USB_EPREG_MASK)
N
N#define  USB_EPKIND_MASK                        (~USB_EP_KIND & USB_EPREG_MASK)  /*!< EP_KIND EndPoint KIND */
N                                                                               /*!< STAT_TX[1:0] STATus for TX transfer */
N#define USB_EP_TX_DIS                           0x00000000U                    /*!< EndPoint TX DISabled */
N#define USB_EP_TX_STALL                         0x00000010U                    /*!< EndPoint TX STALLed */
N#define USB_EP_TX_NAK                           0x00000020U                    /*!< EndPoint TX NAKed */
N#define USB_EP_TX_VALID                         0x00000030U                    /*!< EndPoint TX VALID */
N#define USB_EPTX_DTOG1                          0x00000010U                    /*!< EndPoint TX Data TOGgle bit1 */
N#define USB_EPTX_DTOG2                          0x00000020U                    /*!< EndPoint TX Data TOGgle bit2 */
N#define  USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)
N                                                                               /*!< STAT_RX[1:0] STATus for RX transfer */
N#define USB_EP_RX_DIS                           0x00000000U                    /*!< EndPoint RX DISabled */
N#define USB_EP_RX_STALL                         0x00001000U                    /*!< EndPoint RX STALLed */
N#define USB_EP_RX_NAK                           0x00002000U                    /*!< EndPoint RX NAKed */
N#define USB_EP_RX_VALID                         0x00003000U                    /*!< EndPoint RX VALID */
N#define USB_EPRX_DTOG1                          0x00001000U                    /*!< EndPoint RX Data TOGgle bit1 */
N#define USB_EPRX_DTOG2                          0x00002000U                    /*!< EndPoint RX Data TOGgle bit1 */
N#define  USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)
N
N/*******************  Bit definition for USB_EP0R register  *******************/
N#define USB_EP0R_EA_Pos                         (0U)                           
N#define USB_EP0R_EA_Msk                         (0xFU << USB_EP0R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP0R_EA                             USB_EP0R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP0R_STAT_TX_Pos                    (4U)                           
N#define USB_EP0R_STAT_TX_Msk                    (0x3U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP0R_STAT_TX                        USB_EP0R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP0R_STAT_TX_0                      (0x1U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP0R_STAT_TX_1                      (0x2U << USB_EP0R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP0R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP0R_DTOG_TX_Msk                    (0x1U << USB_EP0R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP0R_DTOG_TX                        USB_EP0R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP0R_CTR_TX_Pos                     (7U)                           
N#define USB_EP0R_CTR_TX_Msk                     (0x1U << USB_EP0R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP0R_CTR_TX                         USB_EP0R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP0R_EP_KIND_Pos                    (8U)                           
N#define USB_EP0R_EP_KIND_Msk                    (0x1U << USB_EP0R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP0R_EP_KIND                        USB_EP0R_EP_KIND_Msk           /*!< Endpoint Kind */
N                                                                           
N#define USB_EP0R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP0R_EP_TYPE_Msk                    (0x3U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP0R_EP_TYPE                        USB_EP0R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP0R_EP_TYPE_0                      (0x1U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP0R_EP_TYPE_1                      (0x2U << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP0R_SETUP_Pos                      (11U)                          
N#define USB_EP0R_SETUP_Msk                      (0x1U << USB_EP0R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP0R_SETUP                          USB_EP0R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP0R_STAT_RX_Pos                    (12U)                          
N#define USB_EP0R_STAT_RX_Msk                    (0x3U << USB_EP0R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP0R_STAT_RX                        USB_EP0R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP0R_STAT_RX_0                      (0x1U << USB_EP0R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP0R_STAT_RX_1                      (0x2U << USB_EP0R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP0R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP0R_DTOG_RX_Msk                    (0x1U << USB_EP0R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP0R_DTOG_RX                        USB_EP0R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP0R_CTR_RX_Pos                     (15U)                          
N#define USB_EP0R_CTR_RX_Msk                     (0x1U << USB_EP0R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP0R_CTR_RX                         USB_EP0R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP1R register  *******************/
N#define USB_EP1R_EA_Pos                         (0U)                           
N#define USB_EP1R_EA_Msk                         (0xFU << USB_EP1R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP1R_EA                             USB_EP1R_EA_Msk                /*!< Endpoint Address */
N                                                                          
N#define USB_EP1R_STAT_TX_Pos                    (4U)                           
N#define USB_EP1R_STAT_TX_Msk                    (0x3U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP1R_STAT_TX                        USB_EP1R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP1R_STAT_TX_0                      (0x1U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP1R_STAT_TX_1                      (0x2U << USB_EP1R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP1R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP1R_DTOG_TX_Msk                    (0x1U << USB_EP1R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP1R_DTOG_TX                        USB_EP1R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP1R_CTR_TX_Pos                     (7U)                           
N#define USB_EP1R_CTR_TX_Msk                     (0x1U << USB_EP1R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP1R_CTR_TX                         USB_EP1R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP1R_EP_KIND_Pos                    (8U)                           
N#define USB_EP1R_EP_KIND_Msk                    (0x1U << USB_EP1R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP1R_EP_KIND                        USB_EP1R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP1R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP1R_EP_TYPE_Msk                    (0x3U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP1R_EP_TYPE                        USB_EP1R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP1R_EP_TYPE_0                      (0x1U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP1R_EP_TYPE_1                      (0x2U << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP1R_SETUP_Pos                      (11U)                          
N#define USB_EP1R_SETUP_Msk                      (0x1U << USB_EP1R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP1R_SETUP                          USB_EP1R_SETUP_Msk             /*!< Setup transaction completed */
N                                                                           
N#define USB_EP1R_STAT_RX_Pos                    (12U)                          
N#define USB_EP1R_STAT_RX_Msk                    (0x3U << USB_EP1R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP1R_STAT_RX                        USB_EP1R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP1R_STAT_RX_0                      (0x1U << USB_EP1R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP1R_STAT_RX_1                      (0x2U << USB_EP1R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP1R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP1R_DTOG_RX_Msk                    (0x1U << USB_EP1R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP1R_DTOG_RX                        USB_EP1R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP1R_CTR_RX_Pos                     (15U)                          
N#define USB_EP1R_CTR_RX_Msk                     (0x1U << USB_EP1R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP1R_CTR_RX                         USB_EP1R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP2R register  *******************/
N#define USB_EP2R_EA_Pos                         (0U)                           
N#define USB_EP2R_EA_Msk                         (0xFU << USB_EP2R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP2R_EA                             USB_EP2R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP2R_STAT_TX_Pos                    (4U)                           
N#define USB_EP2R_STAT_TX_Msk                    (0x3U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP2R_STAT_TX                        USB_EP2R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP2R_STAT_TX_0                      (0x1U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP2R_STAT_TX_1                      (0x2U << USB_EP2R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP2R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP2R_DTOG_TX_Msk                    (0x1U << USB_EP2R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP2R_DTOG_TX                        USB_EP2R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP2R_CTR_TX_Pos                     (7U)                           
N#define USB_EP2R_CTR_TX_Msk                     (0x1U << USB_EP2R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP2R_CTR_TX                         USB_EP2R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP2R_EP_KIND_Pos                    (8U)                           
N#define USB_EP2R_EP_KIND_Msk                    (0x1U << USB_EP2R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP2R_EP_KIND                        USB_EP2R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP2R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP2R_EP_TYPE_Msk                    (0x3U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP2R_EP_TYPE                        USB_EP2R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP2R_EP_TYPE_0                      (0x1U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP2R_EP_TYPE_1                      (0x2U << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP2R_SETUP_Pos                      (11U)                          
N#define USB_EP2R_SETUP_Msk                      (0x1U << USB_EP2R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP2R_SETUP                          USB_EP2R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP2R_STAT_RX_Pos                    (12U)                          
N#define USB_EP2R_STAT_RX_Msk                    (0x3U << USB_EP2R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP2R_STAT_RX                        USB_EP2R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP2R_STAT_RX_0                      (0x1U << USB_EP2R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP2R_STAT_RX_1                      (0x2U << USB_EP2R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP2R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP2R_DTOG_RX_Msk                    (0x1U << USB_EP2R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP2R_DTOG_RX                        USB_EP2R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP2R_CTR_RX_Pos                     (15U)                          
N#define USB_EP2R_CTR_RX_Msk                     (0x1U << USB_EP2R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP2R_CTR_RX                         USB_EP2R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP3R register  *******************/
N#define USB_EP3R_EA_Pos                         (0U)                           
N#define USB_EP3R_EA_Msk                         (0xFU << USB_EP3R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP3R_EA                             USB_EP3R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP3R_STAT_TX_Pos                    (4U)                           
N#define USB_EP3R_STAT_TX_Msk                    (0x3U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP3R_STAT_TX                        USB_EP3R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP3R_STAT_TX_0                      (0x1U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP3R_STAT_TX_1                      (0x2U << USB_EP3R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP3R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP3R_DTOG_TX_Msk                    (0x1U << USB_EP3R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP3R_DTOG_TX                        USB_EP3R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP3R_CTR_TX_Pos                     (7U)                           
N#define USB_EP3R_CTR_TX_Msk                     (0x1U << USB_EP3R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP3R_CTR_TX                         USB_EP3R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP3R_EP_KIND_Pos                    (8U)                           
N#define USB_EP3R_EP_KIND_Msk                    (0x1U << USB_EP3R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP3R_EP_KIND                        USB_EP3R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP3R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP3R_EP_TYPE_Msk                    (0x3U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP3R_EP_TYPE                        USB_EP3R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP3R_EP_TYPE_0                      (0x1U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP3R_EP_TYPE_1                      (0x2U << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP3R_SETUP_Pos                      (11U)                          
N#define USB_EP3R_SETUP_Msk                      (0x1U << USB_EP3R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP3R_SETUP                          USB_EP3R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP3R_STAT_RX_Pos                    (12U)                          
N#define USB_EP3R_STAT_RX_Msk                    (0x3U << USB_EP3R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP3R_STAT_RX                        USB_EP3R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP3R_STAT_RX_0                      (0x1U << USB_EP3R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP3R_STAT_RX_1                      (0x2U << USB_EP3R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP3R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP3R_DTOG_RX_Msk                    (0x1U << USB_EP3R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP3R_DTOG_RX                        USB_EP3R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP3R_CTR_RX_Pos                     (15U)                          
N#define USB_EP3R_CTR_RX_Msk                     (0x1U << USB_EP3R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP3R_CTR_RX                         USB_EP3R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP4R register  *******************/
N#define USB_EP4R_EA_Pos                         (0U)                           
N#define USB_EP4R_EA_Msk                         (0xFU << USB_EP4R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP4R_EA                             USB_EP4R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP4R_STAT_TX_Pos                    (4U)                           
N#define USB_EP4R_STAT_TX_Msk                    (0x3U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP4R_STAT_TX                        USB_EP4R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP4R_STAT_TX_0                      (0x1U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP4R_STAT_TX_1                      (0x2U << USB_EP4R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP4R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP4R_DTOG_TX_Msk                    (0x1U << USB_EP4R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP4R_DTOG_TX                        USB_EP4R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP4R_CTR_TX_Pos                     (7U)                           
N#define USB_EP4R_CTR_TX_Msk                     (0x1U << USB_EP4R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP4R_CTR_TX                         USB_EP4R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP4R_EP_KIND_Pos                    (8U)                           
N#define USB_EP4R_EP_KIND_Msk                    (0x1U << USB_EP4R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP4R_EP_KIND                        USB_EP4R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP4R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP4R_EP_TYPE_Msk                    (0x3U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP4R_EP_TYPE                        USB_EP4R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP4R_EP_TYPE_0                      (0x1U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP4R_EP_TYPE_1                      (0x2U << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP4R_SETUP_Pos                      (11U)                          
N#define USB_EP4R_SETUP_Msk                      (0x1U << USB_EP4R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP4R_SETUP                          USB_EP4R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP4R_STAT_RX_Pos                    (12U)                          
N#define USB_EP4R_STAT_RX_Msk                    (0x3U << USB_EP4R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP4R_STAT_RX                        USB_EP4R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP4R_STAT_RX_0                      (0x1U << USB_EP4R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP4R_STAT_RX_1                      (0x2U << USB_EP4R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP4R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP4R_DTOG_RX_Msk                    (0x1U << USB_EP4R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP4R_DTOG_RX                        USB_EP4R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP4R_CTR_RX_Pos                     (15U)                          
N#define USB_EP4R_CTR_RX_Msk                     (0x1U << USB_EP4R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP4R_CTR_RX                         USB_EP4R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP5R register  *******************/
N#define USB_EP5R_EA_Pos                         (0U)                           
N#define USB_EP5R_EA_Msk                         (0xFU << USB_EP5R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP5R_EA                             USB_EP5R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP5R_STAT_TX_Pos                    (4U)                           
N#define USB_EP5R_STAT_TX_Msk                    (0x3U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP5R_STAT_TX                        USB_EP5R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP5R_STAT_TX_0                      (0x1U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP5R_STAT_TX_1                      (0x2U << USB_EP5R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP5R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP5R_DTOG_TX_Msk                    (0x1U << USB_EP5R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP5R_DTOG_TX                        USB_EP5R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP5R_CTR_TX_Pos                     (7U)                           
N#define USB_EP5R_CTR_TX_Msk                     (0x1U << USB_EP5R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP5R_CTR_TX                         USB_EP5R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP5R_EP_KIND_Pos                    (8U)                           
N#define USB_EP5R_EP_KIND_Msk                    (0x1U << USB_EP5R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP5R_EP_KIND                        USB_EP5R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP5R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP5R_EP_TYPE_Msk                    (0x3U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP5R_EP_TYPE                        USB_EP5R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP5R_EP_TYPE_0                      (0x1U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP5R_EP_TYPE_1                      (0x2U << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP5R_SETUP_Pos                      (11U)                          
N#define USB_EP5R_SETUP_Msk                      (0x1U << USB_EP5R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP5R_SETUP                          USB_EP5R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP5R_STAT_RX_Pos                    (12U)                          
N#define USB_EP5R_STAT_RX_Msk                    (0x3U << USB_EP5R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP5R_STAT_RX                        USB_EP5R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP5R_STAT_RX_0                      (0x1U << USB_EP5R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP5R_STAT_RX_1                      (0x2U << USB_EP5R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP5R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP5R_DTOG_RX_Msk                    (0x1U << USB_EP5R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP5R_DTOG_RX                        USB_EP5R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP5R_CTR_RX_Pos                     (15U)                          
N#define USB_EP5R_CTR_RX_Msk                     (0x1U << USB_EP5R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP5R_CTR_RX                         USB_EP5R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP6R register  *******************/
N#define USB_EP6R_EA_Pos                         (0U)                           
N#define USB_EP6R_EA_Msk                         (0xFU << USB_EP6R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP6R_EA                             USB_EP6R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP6R_STAT_TX_Pos                    (4U)                           
N#define USB_EP6R_STAT_TX_Msk                    (0x3U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP6R_STAT_TX                        USB_EP6R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP6R_STAT_TX_0                      (0x1U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP6R_STAT_TX_1                      (0x2U << USB_EP6R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP6R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP6R_DTOG_TX_Msk                    (0x1U << USB_EP6R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP6R_DTOG_TX                        USB_EP6R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP6R_CTR_TX_Pos                     (7U)                           
N#define USB_EP6R_CTR_TX_Msk                     (0x1U << USB_EP6R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP6R_CTR_TX                         USB_EP6R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP6R_EP_KIND_Pos                    (8U)                           
N#define USB_EP6R_EP_KIND_Msk                    (0x1U << USB_EP6R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP6R_EP_KIND                        USB_EP6R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP6R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP6R_EP_TYPE_Msk                    (0x3U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP6R_EP_TYPE                        USB_EP6R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP6R_EP_TYPE_0                      (0x1U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP6R_EP_TYPE_1                      (0x2U << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP6R_SETUP_Pos                      (11U)                          
N#define USB_EP6R_SETUP_Msk                      (0x1U << USB_EP6R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP6R_SETUP                          USB_EP6R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP6R_STAT_RX_Pos                    (12U)                          
N#define USB_EP6R_STAT_RX_Msk                    (0x3U << USB_EP6R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP6R_STAT_RX                        USB_EP6R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP6R_STAT_RX_0                      (0x1U << USB_EP6R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP6R_STAT_RX_1                      (0x2U << USB_EP6R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP6R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP6R_DTOG_RX_Msk                    (0x1U << USB_EP6R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP6R_DTOG_RX                        USB_EP6R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP6R_CTR_RX_Pos                     (15U)                          
N#define USB_EP6R_CTR_RX_Msk                     (0x1U << USB_EP6R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP6R_CTR_RX                         USB_EP6R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*******************  Bit definition for USB_EP7R register  *******************/
N#define USB_EP7R_EA_Pos                         (0U)                           
N#define USB_EP7R_EA_Msk                         (0xFU << USB_EP7R_EA_Pos)      /*!< 0x0000000F */
N#define USB_EP7R_EA                             USB_EP7R_EA_Msk                /*!< Endpoint Address */
N
N#define USB_EP7R_STAT_TX_Pos                    (4U)                           
N#define USB_EP7R_STAT_TX_Msk                    (0x3U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000030 */
N#define USB_EP7R_STAT_TX                        USB_EP7R_STAT_TX_Msk           /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
N#define USB_EP7R_STAT_TX_0                      (0x1U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000010 */
N#define USB_EP7R_STAT_TX_1                      (0x2U << USB_EP7R_STAT_TX_Pos) /*!< 0x00000020 */
N
N#define USB_EP7R_DTOG_TX_Pos                    (6U)                           
N#define USB_EP7R_DTOG_TX_Msk                    (0x1U << USB_EP7R_DTOG_TX_Pos) /*!< 0x00000040 */
N#define USB_EP7R_DTOG_TX                        USB_EP7R_DTOG_TX_Msk           /*!< Data Toggle, for transmission transfers */
N#define USB_EP7R_CTR_TX_Pos                     (7U)                           
N#define USB_EP7R_CTR_TX_Msk                     (0x1U << USB_EP7R_CTR_TX_Pos)  /*!< 0x00000080 */
N#define USB_EP7R_CTR_TX                         USB_EP7R_CTR_TX_Msk            /*!< Correct Transfer for transmission */
N#define USB_EP7R_EP_KIND_Pos                    (8U)                           
N#define USB_EP7R_EP_KIND_Msk                    (0x1U << USB_EP7R_EP_KIND_Pos) /*!< 0x00000100 */
N#define USB_EP7R_EP_KIND                        USB_EP7R_EP_KIND_Msk           /*!< Endpoint Kind */
N
N#define USB_EP7R_EP_TYPE_Pos                    (9U)                           
N#define USB_EP7R_EP_TYPE_Msk                    (0x3U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000600 */
N#define USB_EP7R_EP_TYPE                        USB_EP7R_EP_TYPE_Msk           /*!< EP_TYPE[1:0] bits (Endpoint type) */
N#define USB_EP7R_EP_TYPE_0                      (0x1U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000200 */
N#define USB_EP7R_EP_TYPE_1                      (0x2U << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000400 */
N
N#define USB_EP7R_SETUP_Pos                      (11U)                          
N#define USB_EP7R_SETUP_Msk                      (0x1U << USB_EP7R_SETUP_Pos)   /*!< 0x00000800 */
N#define USB_EP7R_SETUP                          USB_EP7R_SETUP_Msk             /*!< Setup transaction completed */
N
N#define USB_EP7R_STAT_RX_Pos                    (12U)                          
N#define USB_EP7R_STAT_RX_Msk                    (0x3U << USB_EP7R_STAT_RX_Pos) /*!< 0x00003000 */
N#define USB_EP7R_STAT_RX                        USB_EP7R_STAT_RX_Msk           /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
N#define USB_EP7R_STAT_RX_0                      (0x1U << USB_EP7R_STAT_RX_Pos) /*!< 0x00001000 */
N#define USB_EP7R_STAT_RX_1                      (0x2U << USB_EP7R_STAT_RX_Pos) /*!< 0x00002000 */
N
N#define USB_EP7R_DTOG_RX_Pos                    (14U)                          
N#define USB_EP7R_DTOG_RX_Msk                    (0x1U << USB_EP7R_DTOG_RX_Pos) /*!< 0x00004000 */
N#define USB_EP7R_DTOG_RX                        USB_EP7R_DTOG_RX_Msk           /*!< Data Toggle, for reception transfers */
N#define USB_EP7R_CTR_RX_Pos                     (15U)                          
N#define USB_EP7R_CTR_RX_Msk                     (0x1U << USB_EP7R_CTR_RX_Pos)  /*!< 0x00008000 */
N#define USB_EP7R_CTR_RX                         USB_EP7R_CTR_RX_Msk            /*!< Correct Transfer for reception */
N
N/*!< Common registers */
N/*******************  Bit definition for USB_CNTR register  *******************/
N#define USB_CNTR_FRES_Pos                       (0U)                           
N#define USB_CNTR_FRES_Msk                       (0x1U << USB_CNTR_FRES_Pos)    /*!< 0x00000001 */
N#define USB_CNTR_FRES                           USB_CNTR_FRES_Msk              /*!< Force USB Reset */
N#define USB_CNTR_PDWN_Pos                       (1U)                           
N#define USB_CNTR_PDWN_Msk                       (0x1U << USB_CNTR_PDWN_Pos)    /*!< 0x00000002 */
N#define USB_CNTR_PDWN                           USB_CNTR_PDWN_Msk              /*!< Power down */
N#define USB_CNTR_LP_MODE_Pos                    (2U)                           
N#define USB_CNTR_LP_MODE_Msk                    (0x1U << USB_CNTR_LP_MODE_Pos) /*!< 0x00000004 */
N#define USB_CNTR_LP_MODE                        USB_CNTR_LP_MODE_Msk           /*!< Low-power mode */
N#define USB_CNTR_FSUSP_Pos                      (3U)                           
N#define USB_CNTR_FSUSP_Msk                      (0x1U << USB_CNTR_FSUSP_Pos)   /*!< 0x00000008 */
N#define USB_CNTR_FSUSP                          USB_CNTR_FSUSP_Msk             /*!< Force suspend */
N#define USB_CNTR_RESUME_Pos                     (4U)                           
N#define USB_CNTR_RESUME_Msk                     (0x1U << USB_CNTR_RESUME_Pos)  /*!< 0x00000010 */
N#define USB_CNTR_RESUME                         USB_CNTR_RESUME_Msk            /*!< Resume request */
N#define USB_CNTR_ESOFM_Pos                      (8U)                           
N#define USB_CNTR_ESOFM_Msk                      (0x1U << USB_CNTR_ESOFM_Pos)   /*!< 0x00000100 */
N#define USB_CNTR_ESOFM                          USB_CNTR_ESOFM_Msk             /*!< Expected Start Of Frame Interrupt Mask */
N#define USB_CNTR_SOFM_Pos                       (9U)                           
N#define USB_CNTR_SOFM_Msk                       (0x1U << USB_CNTR_SOFM_Pos)    /*!< 0x00000200 */
N#define USB_CNTR_SOFM                           USB_CNTR_SOFM_Msk              /*!< Start Of Frame Interrupt Mask */
N#define USB_CNTR_RESETM_Pos                     (10U)                          
N#define USB_CNTR_RESETM_Msk                     (0x1U << USB_CNTR_RESETM_Pos)  /*!< 0x00000400 */
N#define USB_CNTR_RESETM                         USB_CNTR_RESETM_Msk            /*!< RESET Interrupt Mask */
N#define USB_CNTR_SUSPM_Pos                      (11U)                          
N#define USB_CNTR_SUSPM_Msk                      (0x1U << USB_CNTR_SUSPM_Pos)   /*!< 0x00000800 */
N#define USB_CNTR_SUSPM                          USB_CNTR_SUSPM_Msk             /*!< Suspend mode Interrupt Mask */
N#define USB_CNTR_WKUPM_Pos                      (12U)                          
N#define USB_CNTR_WKUPM_Msk                      (0x1U << USB_CNTR_WKUPM_Pos)   /*!< 0x00001000 */
N#define USB_CNTR_WKUPM                          USB_CNTR_WKUPM_Msk             /*!< Wakeup Interrupt Mask */
N#define USB_CNTR_ERRM_Pos                       (13U)                          
N#define USB_CNTR_ERRM_Msk                       (0x1U << USB_CNTR_ERRM_Pos)    /*!< 0x00002000 */
N#define USB_CNTR_ERRM                           USB_CNTR_ERRM_Msk              /*!< Error Interrupt Mask */
N#define USB_CNTR_PMAOVRM_Pos                    (14U)                          
N#define USB_CNTR_PMAOVRM_Msk                    (0x1U << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
N#define USB_CNTR_PMAOVRM                        USB_CNTR_PMAOVRM_Msk           /*!< Packet Memory Area Over / Underrun Interrupt Mask */
N#define USB_CNTR_CTRM_Pos                       (15U)                          
N#define USB_CNTR_CTRM_Msk                       (0x1U << USB_CNTR_CTRM_Pos)    /*!< 0x00008000 */
N#define USB_CNTR_CTRM                           USB_CNTR_CTRM_Msk              /*!< Correct Transfer Interrupt Mask */
N
N/*******************  Bit definition for USB_ISTR register  *******************/
N#define USB_ISTR_EP_ID_Pos                      (0U)                           
N#define USB_ISTR_EP_ID_Msk                      (0xFU << USB_ISTR_EP_ID_Pos)   /*!< 0x0000000F */
N#define USB_ISTR_EP_ID                          USB_ISTR_EP_ID_Msk             /*!< Endpoint Identifier */
N#define USB_ISTR_DIR_Pos                        (4U)                           
N#define USB_ISTR_DIR_Msk                        (0x1U << USB_ISTR_DIR_Pos)     /*!< 0x00000010 */
N#define USB_ISTR_DIR                            USB_ISTR_DIR_Msk               /*!< Direction of transaction */
N#define USB_ISTR_ESOF_Pos                       (8U)                           
N#define USB_ISTR_ESOF_Msk                       (0x1U << USB_ISTR_ESOF_Pos)    /*!< 0x00000100 */
N#define USB_ISTR_ESOF                           USB_ISTR_ESOF_Msk              /*!< Expected Start Of Frame */
N#define USB_ISTR_SOF_Pos                        (9U)                           
N#define USB_ISTR_SOF_Msk                        (0x1U << USB_ISTR_SOF_Pos)     /*!< 0x00000200 */
N#define USB_ISTR_SOF                            USB_ISTR_SOF_Msk               /*!< Start Of Frame */
N#define USB_ISTR_RESET_Pos                      (10U)                          
N#define USB_ISTR_RESET_Msk                      (0x1U << USB_ISTR_RESET_Pos)   /*!< 0x00000400 */
N#define USB_ISTR_RESET                          USB_ISTR_RESET_Msk             /*!< USB RESET request */
N#define USB_ISTR_SUSP_Pos                       (11U)                          
N#define USB_ISTR_SUSP_Msk                       (0x1U << USB_ISTR_SUSP_Pos)    /*!< 0x00000800 */
N#define USB_ISTR_SUSP                           USB_ISTR_SUSP_Msk              /*!< Suspend mode request */
N#define USB_ISTR_WKUP_Pos                       (12U)                          
N#define USB_ISTR_WKUP_Msk                       (0x1U << USB_ISTR_WKUP_Pos)    /*!< 0x00001000 */
N#define USB_ISTR_WKUP                           USB_ISTR_WKUP_Msk              /*!< Wake up */
N#define USB_ISTR_ERR_Pos                        (13U)                          
N#define USB_ISTR_ERR_Msk                        (0x1U << USB_ISTR_ERR_Pos)     /*!< 0x00002000 */
N#define USB_ISTR_ERR                            USB_ISTR_ERR_Msk               /*!< Error */
N#define USB_ISTR_PMAOVR_Pos                     (14U)                          
N#define USB_ISTR_PMAOVR_Msk                     (0x1U << USB_ISTR_PMAOVR_Pos)  /*!< 0x00004000 */
N#define USB_ISTR_PMAOVR                         USB_ISTR_PMAOVR_Msk            /*!< Packet Memory Area Over / Underrun */
N#define USB_ISTR_CTR_Pos                        (15U)                          
N#define USB_ISTR_CTR_Msk                        (0x1U << USB_ISTR_CTR_Pos)     /*!< 0x00008000 */
N#define USB_ISTR_CTR                            USB_ISTR_CTR_Msk               /*!< Correct Transfer */
N
N/*******************  Bit definition for USB_FNR register  ********************/
N#define USB_FNR_FN_Pos                          (0U)                           
N#define USB_FNR_FN_Msk                          (0x7FFU << USB_FNR_FN_Pos)     /*!< 0x000007FF */
N#define USB_FNR_FN                              USB_FNR_FN_Msk                 /*!< Frame Number */
N#define USB_FNR_LSOF_Pos                        (11U)                          
N#define USB_FNR_LSOF_Msk                        (0x3U << USB_FNR_LSOF_Pos)     /*!< 0x00001800 */
N#define USB_FNR_LSOF                            USB_FNR_LSOF_Msk               /*!< Lost SOF */
N#define USB_FNR_LCK_Pos                         (13U)                          
N#define USB_FNR_LCK_Msk                         (0x1U << USB_FNR_LCK_Pos)      /*!< 0x00002000 */
N#define USB_FNR_LCK                             USB_FNR_LCK_Msk                /*!< Locked */
N#define USB_FNR_RXDM_Pos                        (14U)                          
N#define USB_FNR_RXDM_Msk                        (0x1U << USB_FNR_RXDM_Pos)     /*!< 0x00004000 */
N#define USB_FNR_RXDM                            USB_FNR_RXDM_Msk               /*!< Receive Data - Line Status */
N#define USB_FNR_RXDP_Pos                        (15U)                          
N#define USB_FNR_RXDP_Msk                        (0x1U << USB_FNR_RXDP_Pos)     /*!< 0x00008000 */
N#define USB_FNR_RXDP                            USB_FNR_RXDP_Msk               /*!< Receive Data + Line Status */
N
N/******************  Bit definition for USB_DADDR register  *******************/
N#define USB_DADDR_ADD_Pos                       (0U)                           
N#define USB_DADDR_ADD_Msk                       (0x7FU << USB_DADDR_ADD_Pos)   /*!< 0x0000007F */
N#define USB_DADDR_ADD                           USB_DADDR_ADD_Msk              /*!< ADD[6:0] bits (Device Address) */
N#define USB_DADDR_ADD0_Pos                      (0U)                           
N#define USB_DADDR_ADD0_Msk                      (0x1U << USB_DADDR_ADD0_Pos)   /*!< 0x00000001 */
N#define USB_DADDR_ADD0                          USB_DADDR_ADD0_Msk             /*!< Bit 0 */
N#define USB_DADDR_ADD1_Pos                      (1U)                           
N#define USB_DADDR_ADD1_Msk                      (0x1U << USB_DADDR_ADD1_Pos)   /*!< 0x00000002 */
N#define USB_DADDR_ADD1                          USB_DADDR_ADD1_Msk             /*!< Bit 1 */
N#define USB_DADDR_ADD2_Pos                      (2U)                           
N#define USB_DADDR_ADD2_Msk                      (0x1U << USB_DADDR_ADD2_Pos)   /*!< 0x00000004 */
N#define USB_DADDR_ADD2                          USB_DADDR_ADD2_Msk             /*!< Bit 2 */
N#define USB_DADDR_ADD3_Pos                      (3U)                           
N#define USB_DADDR_ADD3_Msk                      (0x1U << USB_DADDR_ADD3_Pos)   /*!< 0x00000008 */
N#define USB_DADDR_ADD3                          USB_DADDR_ADD3_Msk             /*!< Bit 3 */
N#define USB_DADDR_ADD4_Pos                      (4U)                           
N#define USB_DADDR_ADD4_Msk                      (0x1U << USB_DADDR_ADD4_Pos)   /*!< 0x00000010 */
N#define USB_DADDR_ADD4                          USB_DADDR_ADD4_Msk             /*!< Bit 4 */
N#define USB_DADDR_ADD5_Pos                      (5U)                           
N#define USB_DADDR_ADD5_Msk                      (0x1U << USB_DADDR_ADD5_Pos)   /*!< 0x00000020 */
N#define USB_DADDR_ADD5                          USB_DADDR_ADD5_Msk             /*!< Bit 5 */
N#define USB_DADDR_ADD6_Pos                      (6U)                           
N#define USB_DADDR_ADD6_Msk                      (0x1U << USB_DADDR_ADD6_Pos)   /*!< 0x00000040 */
N#define USB_DADDR_ADD6                          USB_DADDR_ADD6_Msk             /*!< Bit 6 */
N
N#define USB_DADDR_EF_Pos                        (7U)                           
N#define USB_DADDR_EF_Msk                        (0x1U << USB_DADDR_EF_Pos)     /*!< 0x00000080 */
N#define USB_DADDR_EF                            USB_DADDR_EF_Msk               /*!< Enable Function */
N
N/******************  Bit definition for USB_BTABLE register  ******************/    
N#define USB_BTABLE_BTABLE_Pos                   (3U)                           
N#define USB_BTABLE_BTABLE_Msk                   (0x1FFFU << USB_BTABLE_BTABLE_Pos) /*!< 0x0000FFF8 */
N#define USB_BTABLE_BTABLE                       USB_BTABLE_BTABLE_Msk          /*!< Buffer Table */
N
N/*!< Buffer descriptor table */
N/*****************  Bit definition for USB_ADDR0_TX register  *****************/
N#define USB_ADDR0_TX_ADDR0_TX_Pos               (1U)                           
N#define USB_ADDR0_TX_ADDR0_TX_Msk               (0x7FFFU << USB_ADDR0_TX_ADDR0_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR0_TX_ADDR0_TX                   USB_ADDR0_TX_ADDR0_TX_Msk      /*!< Transmission Buffer Address 0 */
N
N/*****************  Bit definition for USB_ADDR1_TX register  *****************/
N#define USB_ADDR1_TX_ADDR1_TX_Pos               (1U)                           
N#define USB_ADDR1_TX_ADDR1_TX_Msk               (0x7FFFU << USB_ADDR1_TX_ADDR1_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR1_TX_ADDR1_TX                   USB_ADDR1_TX_ADDR1_TX_Msk      /*!< Transmission Buffer Address 1 */
N
N/*****************  Bit definition for USB_ADDR2_TX register  *****************/
N#define USB_ADDR2_TX_ADDR2_TX_Pos               (1U)                           
N#define USB_ADDR2_TX_ADDR2_TX_Msk               (0x7FFFU << USB_ADDR2_TX_ADDR2_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR2_TX_ADDR2_TX                   USB_ADDR2_TX_ADDR2_TX_Msk      /*!< Transmission Buffer Address 2 */
N
N/*****************  Bit definition for USB_ADDR3_TX register  *****************/
N#define USB_ADDR3_TX_ADDR3_TX_Pos               (1U)                           
N#define USB_ADDR3_TX_ADDR3_TX_Msk               (0x7FFFU << USB_ADDR3_TX_ADDR3_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR3_TX_ADDR3_TX                   USB_ADDR3_TX_ADDR3_TX_Msk      /*!< Transmission Buffer Address 3 */
N
N/*****************  Bit definition for USB_ADDR4_TX register  *****************/
N#define USB_ADDR4_TX_ADDR4_TX_Pos               (1U)                           
N#define USB_ADDR4_TX_ADDR4_TX_Msk               (0x7FFFU << USB_ADDR4_TX_ADDR4_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR4_TX_ADDR4_TX                   USB_ADDR4_TX_ADDR4_TX_Msk      /*!< Transmission Buffer Address 4 */
N
N/*****************  Bit definition for USB_ADDR5_TX register  *****************/
N#define USB_ADDR5_TX_ADDR5_TX_Pos               (1U)                           
N#define USB_ADDR5_TX_ADDR5_TX_Msk               (0x7FFFU << USB_ADDR5_TX_ADDR5_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR5_TX_ADDR5_TX                   USB_ADDR5_TX_ADDR5_TX_Msk      /*!< Transmission Buffer Address 5 */
N
N/*****************  Bit definition for USB_ADDR6_TX register  *****************/
N#define USB_ADDR6_TX_ADDR6_TX_Pos               (1U)                           
N#define USB_ADDR6_TX_ADDR6_TX_Msk               (0x7FFFU << USB_ADDR6_TX_ADDR6_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR6_TX_ADDR6_TX                   USB_ADDR6_TX_ADDR6_TX_Msk      /*!< Transmission Buffer Address 6 */
N
N/*****************  Bit definition for USB_ADDR7_TX register  *****************/
N#define USB_ADDR7_TX_ADDR7_TX_Pos               (1U)                           
N#define USB_ADDR7_TX_ADDR7_TX_Msk               (0x7FFFU << USB_ADDR7_TX_ADDR7_TX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR7_TX_ADDR7_TX                   USB_ADDR7_TX_ADDR7_TX_Msk      /*!< Transmission Buffer Address 7 */
N
N/*----------------------------------------------------------------------------*/
N
N/*****************  Bit definition for USB_COUNT0_TX register  ****************/
N#define USB_COUNT0_TX_COUNT0_TX_Pos             (0U)                           
N#define USB_COUNT0_TX_COUNT0_TX_Msk             (0x3FFU << USB_COUNT0_TX_COUNT0_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT0_TX_COUNT0_TX                 USB_COUNT0_TX_COUNT0_TX_Msk    /*!< Transmission Byte Count 0 */
N
N/*****************  Bit definition for USB_COUNT1_TX register  ****************/
N#define USB_COUNT1_TX_COUNT1_TX_Pos             (0U)                           
N#define USB_COUNT1_TX_COUNT1_TX_Msk             (0x3FFU << USB_COUNT1_TX_COUNT1_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT1_TX_COUNT1_TX                 USB_COUNT1_TX_COUNT1_TX_Msk    /*!< Transmission Byte Count 1 */
N
N/*****************  Bit definition for USB_COUNT2_TX register  ****************/
N#define USB_COUNT2_TX_COUNT2_TX_Pos             (0U)                           
N#define USB_COUNT2_TX_COUNT2_TX_Msk             (0x3FFU << USB_COUNT2_TX_COUNT2_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT2_TX_COUNT2_TX                 USB_COUNT2_TX_COUNT2_TX_Msk    /*!< Transmission Byte Count 2 */
N
N/*****************  Bit definition for USB_COUNT3_TX register  ****************/
N#define USB_COUNT3_TX_COUNT3_TX_Pos             (0U)                           
N#define USB_COUNT3_TX_COUNT3_TX_Msk             (0x3FFU << USB_COUNT3_TX_COUNT3_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT3_TX_COUNT3_TX                 USB_COUNT3_TX_COUNT3_TX_Msk    /*!< Transmission Byte Count 3 */
N
N/*****************  Bit definition for USB_COUNT4_TX register  ****************/
N#define USB_COUNT4_TX_COUNT4_TX_Pos             (0U)                           
N#define USB_COUNT4_TX_COUNT4_TX_Msk             (0x3FFU << USB_COUNT4_TX_COUNT4_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT4_TX_COUNT4_TX                 USB_COUNT4_TX_COUNT4_TX_Msk    /*!< Transmission Byte Count 4 */
N
N/*****************  Bit definition for USB_COUNT5_TX register  ****************/
N#define USB_COUNT5_TX_COUNT5_TX_Pos             (0U)                           
N#define USB_COUNT5_TX_COUNT5_TX_Msk             (0x3FFU << USB_COUNT5_TX_COUNT5_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT5_TX_COUNT5_TX                 USB_COUNT5_TX_COUNT5_TX_Msk    /*!< Transmission Byte Count 5 */
N
N/*****************  Bit definition for USB_COUNT6_TX register  ****************/
N#define USB_COUNT6_TX_COUNT6_TX_Pos             (0U)                           
N#define USB_COUNT6_TX_COUNT6_TX_Msk             (0x3FFU << USB_COUNT6_TX_COUNT6_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT6_TX_COUNT6_TX                 USB_COUNT6_TX_COUNT6_TX_Msk    /*!< Transmission Byte Count 6 */
N
N/*****************  Bit definition for USB_COUNT7_TX register  ****************/
N#define USB_COUNT7_TX_COUNT7_TX_Pos             (0U)                           
N#define USB_COUNT7_TX_COUNT7_TX_Msk             (0x3FFU << USB_COUNT7_TX_COUNT7_TX_Pos) /*!< 0x000003FF */
N#define USB_COUNT7_TX_COUNT7_TX                 USB_COUNT7_TX_COUNT7_TX_Msk    /*!< Transmission Byte Count 7 */
N
N/*----------------------------------------------------------------------------*/
N
N/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/
N#define USB_COUNT0_TX_0_COUNT0_TX_0             0x000003FFU         /*!< Transmission Byte Count 0 (low) */
N
N/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/
N#define USB_COUNT0_TX_1_COUNT0_TX_1             0x03FF0000U         /*!< Transmission Byte Count 0 (high) */
N
N/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/
N#define USB_COUNT1_TX_0_COUNT1_TX_0             0x000003FFU         /*!< Transmission Byte Count 1 (low) */
N
N/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/
N#define USB_COUNT1_TX_1_COUNT1_TX_1             0x03FF0000U         /*!< Transmission Byte Count 1 (high) */
N
N/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/
N#define USB_COUNT2_TX_0_COUNT2_TX_0             0x000003FFU         /*!< Transmission Byte Count 2 (low) */
N
N/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/
N#define USB_COUNT2_TX_1_COUNT2_TX_1             0x03FF0000U         /*!< Transmission Byte Count 2 (high) */
N
N/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/
N#define USB_COUNT3_TX_0_COUNT3_TX_0             0x000003FFU         /*!< Transmission Byte Count 3 (low) */
N
N/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/
N#define USB_COUNT3_TX_1_COUNT3_TX_1             0x03FF0000U         /*!< Transmission Byte Count 3 (high) */
N
N/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/
N#define USB_COUNT4_TX_0_COUNT4_TX_0             0x000003FFU         /*!< Transmission Byte Count 4 (low) */
N
N/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/
N#define USB_COUNT4_TX_1_COUNT4_TX_1             0x03FF0000U         /*!< Transmission Byte Count 4 (high) */
N
N/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/
N#define USB_COUNT5_TX_0_COUNT5_TX_0             0x000003FFU         /*!< Transmission Byte Count 5 (low) */
N
N/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/
N#define USB_COUNT5_TX_1_COUNT5_TX_1             0x03FF0000U         /*!< Transmission Byte Count 5 (high) */
N
N/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/
N#define USB_COUNT6_TX_0_COUNT6_TX_0             0x000003FFU         /*!< Transmission Byte Count 6 (low) */
N
N/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/
N#define USB_COUNT6_TX_1_COUNT6_TX_1             0x03FF0000U         /*!< Transmission Byte Count 6 (high) */
N
N/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/
N#define USB_COUNT7_TX_0_COUNT7_TX_0             0x000003FFU         /*!< Transmission Byte Count 7 (low) */
N
N/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/
N#define USB_COUNT7_TX_1_COUNT7_TX_1             0x03FF0000U         /*!< Transmission Byte Count 7 (high) */
N
N/*----------------------------------------------------------------------------*/
N
N/*****************  Bit definition for USB_ADDR0_RX register  *****************/
N#define USB_ADDR0_RX_ADDR0_RX_Pos               (1U)                           
N#define USB_ADDR0_RX_ADDR0_RX_Msk               (0x7FFFU << USB_ADDR0_RX_ADDR0_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR0_RX_ADDR0_RX                   USB_ADDR0_RX_ADDR0_RX_Msk      /*!< Reception Buffer Address 0 */
N
N/*****************  Bit definition for USB_ADDR1_RX register  *****************/
N#define USB_ADDR1_RX_ADDR1_RX_Pos               (1U)                           
N#define USB_ADDR1_RX_ADDR1_RX_Msk               (0x7FFFU << USB_ADDR1_RX_ADDR1_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR1_RX_ADDR1_RX                   USB_ADDR1_RX_ADDR1_RX_Msk      /*!< Reception Buffer Address 1 */
N
N/*****************  Bit definition for USB_ADDR2_RX register  *****************/
N#define USB_ADDR2_RX_ADDR2_RX_Pos               (1U)                           
N#define USB_ADDR2_RX_ADDR2_RX_Msk               (0x7FFFU << USB_ADDR2_RX_ADDR2_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR2_RX_ADDR2_RX                   USB_ADDR2_RX_ADDR2_RX_Msk      /*!< Reception Buffer Address 2 */
N
N/*****************  Bit definition for USB_ADDR3_RX register  *****************/
N#define USB_ADDR3_RX_ADDR3_RX_Pos               (1U)                           
N#define USB_ADDR3_RX_ADDR3_RX_Msk               (0x7FFFU << USB_ADDR3_RX_ADDR3_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR3_RX_ADDR3_RX                   USB_ADDR3_RX_ADDR3_RX_Msk      /*!< Reception Buffer Address 3 */
N
N/*****************  Bit definition for USB_ADDR4_RX register  *****************/
N#define USB_ADDR4_RX_ADDR4_RX_Pos               (1U)                           
N#define USB_ADDR4_RX_ADDR4_RX_Msk               (0x7FFFU << USB_ADDR4_RX_ADDR4_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR4_RX_ADDR4_RX                   USB_ADDR4_RX_ADDR4_RX_Msk      /*!< Reception Buffer Address 4 */
N
N/*****************  Bit definition for USB_ADDR5_RX register  *****************/
N#define USB_ADDR5_RX_ADDR5_RX_Pos               (1U)                           
N#define USB_ADDR5_RX_ADDR5_RX_Msk               (0x7FFFU << USB_ADDR5_RX_ADDR5_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR5_RX_ADDR5_RX                   USB_ADDR5_RX_ADDR5_RX_Msk      /*!< Reception Buffer Address 5 */
N
N/*****************  Bit definition for USB_ADDR6_RX register  *****************/
N#define USB_ADDR6_RX_ADDR6_RX_Pos               (1U)                           
N#define USB_ADDR6_RX_ADDR6_RX_Msk               (0x7FFFU << USB_ADDR6_RX_ADDR6_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR6_RX_ADDR6_RX                   USB_ADDR6_RX_ADDR6_RX_Msk      /*!< Reception Buffer Address 6 */
N
N/*****************  Bit definition for USB_ADDR7_RX register  *****************/
N#define USB_ADDR7_RX_ADDR7_RX_Pos               (1U)                           
N#define USB_ADDR7_RX_ADDR7_RX_Msk               (0x7FFFU << USB_ADDR7_RX_ADDR7_RX_Pos) /*!< 0x0000FFFE */
N#define USB_ADDR7_RX_ADDR7_RX                   USB_ADDR7_RX_ADDR7_RX_Msk      /*!< Reception Buffer Address 7 */
N
N/*----------------------------------------------------------------------------*/
N
N/*****************  Bit definition for USB_COUNT0_RX register  ****************/
N#define USB_COUNT0_RX_COUNT0_RX_Pos             (0U)                           
N#define USB_COUNT0_RX_COUNT0_RX_Msk             (0x3FFU << USB_COUNT0_RX_COUNT0_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT0_RX_COUNT0_RX                 USB_COUNT0_RX_COUNT0_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT0_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT0_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT0_RX_NUM_BLOCK                 USB_COUNT0_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT0_RX_NUM_BLOCK_0               (0x01U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT0_RX_NUM_BLOCK_1               (0x02U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT0_RX_NUM_BLOCK_2               (0x04U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT0_RX_NUM_BLOCK_3               (0x08U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT0_RX_NUM_BLOCK_4               (0x10U << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT0_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT0_RX_BLSIZE_Msk                (0x1U << USB_COUNT0_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT0_RX_BLSIZE                    USB_COUNT0_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT1_RX register  ****************/
N#define USB_COUNT1_RX_COUNT1_RX_Pos             (0U)                           
N#define USB_COUNT1_RX_COUNT1_RX_Msk             (0x3FFU << USB_COUNT1_RX_COUNT1_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT1_RX_COUNT1_RX                 USB_COUNT1_RX_COUNT1_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT1_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT1_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT1_RX_NUM_BLOCK                 USB_COUNT1_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT1_RX_NUM_BLOCK_0               (0x01U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT1_RX_NUM_BLOCK_1               (0x02U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT1_RX_NUM_BLOCK_2               (0x04U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT1_RX_NUM_BLOCK_3               (0x08U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT1_RX_NUM_BLOCK_4               (0x10U << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT1_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT1_RX_BLSIZE_Msk                (0x1U << USB_COUNT1_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT1_RX_BLSIZE                    USB_COUNT1_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT2_RX register  ****************/
N#define USB_COUNT2_RX_COUNT2_RX_Pos             (0U)                           
N#define USB_COUNT2_RX_COUNT2_RX_Msk             (0x3FFU << USB_COUNT2_RX_COUNT2_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT2_RX_COUNT2_RX                 USB_COUNT2_RX_COUNT2_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT2_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT2_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT2_RX_NUM_BLOCK                 USB_COUNT2_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT2_RX_NUM_BLOCK_0               (0x01U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT2_RX_NUM_BLOCK_1               (0x02U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT2_RX_NUM_BLOCK_2               (0x04U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT2_RX_NUM_BLOCK_3               (0x08U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT2_RX_NUM_BLOCK_4               (0x10U << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT2_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT2_RX_BLSIZE_Msk                (0x1U << USB_COUNT2_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT2_RX_BLSIZE                    USB_COUNT2_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT3_RX register  ****************/
N#define USB_COUNT3_RX_COUNT3_RX_Pos             (0U)                           
N#define USB_COUNT3_RX_COUNT3_RX_Msk             (0x3FFU << USB_COUNT3_RX_COUNT3_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT3_RX_COUNT3_RX                 USB_COUNT3_RX_COUNT3_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT3_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT3_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT3_RX_NUM_BLOCK                 USB_COUNT3_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT3_RX_NUM_BLOCK_0               (0x01U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT3_RX_NUM_BLOCK_1               (0x02U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT3_RX_NUM_BLOCK_2               (0x04U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT3_RX_NUM_BLOCK_3               (0x08U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT3_RX_NUM_BLOCK_4               (0x10U << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT3_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT3_RX_BLSIZE_Msk                (0x1U << USB_COUNT3_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT3_RX_BLSIZE                    USB_COUNT3_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT4_RX register  ****************/
N#define USB_COUNT4_RX_COUNT4_RX_Pos             (0U)                           
N#define USB_COUNT4_RX_COUNT4_RX_Msk             (0x3FFU << USB_COUNT4_RX_COUNT4_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT4_RX_COUNT4_RX                 USB_COUNT4_RX_COUNT4_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT4_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT4_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT4_RX_NUM_BLOCK                 USB_COUNT4_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT4_RX_NUM_BLOCK_0               (0x01U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT4_RX_NUM_BLOCK_1               (0x02U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT4_RX_NUM_BLOCK_2               (0x04U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT4_RX_NUM_BLOCK_3               (0x08U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT4_RX_NUM_BLOCK_4               (0x10U << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT4_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT4_RX_BLSIZE_Msk                (0x1U << USB_COUNT4_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT4_RX_BLSIZE                    USB_COUNT4_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT5_RX register  ****************/
N#define USB_COUNT5_RX_COUNT5_RX_Pos             (0U)                           
N#define USB_COUNT5_RX_COUNT5_RX_Msk             (0x3FFU << USB_COUNT5_RX_COUNT5_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT5_RX_COUNT5_RX                 USB_COUNT5_RX_COUNT5_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT5_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT5_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT5_RX_NUM_BLOCK                 USB_COUNT5_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT5_RX_NUM_BLOCK_0               (0x01U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT5_RX_NUM_BLOCK_1               (0x02U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT5_RX_NUM_BLOCK_2               (0x04U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT5_RX_NUM_BLOCK_3               (0x08U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT5_RX_NUM_BLOCK_4               (0x10U << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT5_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT5_RX_BLSIZE_Msk                (0x1U << USB_COUNT5_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT5_RX_BLSIZE                    USB_COUNT5_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT6_RX register  ****************/
N#define USB_COUNT6_RX_COUNT6_RX_Pos             (0U)                           
N#define USB_COUNT6_RX_COUNT6_RX_Msk             (0x3FFU << USB_COUNT6_RX_COUNT6_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT6_RX_COUNT6_RX                 USB_COUNT6_RX_COUNT6_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT6_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT6_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT6_RX_NUM_BLOCK                 USB_COUNT6_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT6_RX_NUM_BLOCK_0               (0x01U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT6_RX_NUM_BLOCK_1               (0x02U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT6_RX_NUM_BLOCK_2               (0x04U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT6_RX_NUM_BLOCK_3               (0x08U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT6_RX_NUM_BLOCK_4               (0x10U << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT6_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT6_RX_BLSIZE_Msk                (0x1U << USB_COUNT6_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT6_RX_BLSIZE                    USB_COUNT6_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*****************  Bit definition for USB_COUNT7_RX register  ****************/
N#define USB_COUNT7_RX_COUNT7_RX_Pos             (0U)                           
N#define USB_COUNT7_RX_COUNT7_RX_Msk             (0x3FFU << USB_COUNT7_RX_COUNT7_RX_Pos) /*!< 0x000003FF */
N#define USB_COUNT7_RX_COUNT7_RX                 USB_COUNT7_RX_COUNT7_RX_Msk    /*!< Reception Byte Count */
N
N#define USB_COUNT7_RX_NUM_BLOCK_Pos             (10U)                          
N#define USB_COUNT7_RX_NUM_BLOCK_Msk             (0x1FU << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
N#define USB_COUNT7_RX_NUM_BLOCK                 USB_COUNT7_RX_NUM_BLOCK_Msk    /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
N#define USB_COUNT7_RX_NUM_BLOCK_0               (0x01U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
N#define USB_COUNT7_RX_NUM_BLOCK_1               (0x02U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
N#define USB_COUNT7_RX_NUM_BLOCK_2               (0x04U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
N#define USB_COUNT7_RX_NUM_BLOCK_3               (0x08U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
N#define USB_COUNT7_RX_NUM_BLOCK_4               (0x10U << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
N
N#define USB_COUNT7_RX_BLSIZE_Pos                (15U)                          
N#define USB_COUNT7_RX_BLSIZE_Msk                (0x1U << USB_COUNT7_RX_BLSIZE_Pos) /*!< 0x00008000 */
N#define USB_COUNT7_RX_BLSIZE                    USB_COUNT7_RX_BLSIZE_Msk       /*!< BLock SIZE */
N
N/*----------------------------------------------------------------------------*/
N
N/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/
N#define USB_COUNT0_RX_0_COUNT0_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT0_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT0_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT0_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT0_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT0_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT0_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT0_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/
N#define USB_COUNT0_RX_1_COUNT0_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT0_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT0_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 1 */
N#define USB_COUNT0_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT0_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT0_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT0_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT0_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/
N#define USB_COUNT1_RX_0_COUNT1_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT1_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT1_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT1_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT1_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT1_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT1_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT1_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/
N#define USB_COUNT1_RX_1_COUNT1_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT1_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT1_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT1_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT1_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT1_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT1_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT1_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/
N#define USB_COUNT2_RX_0_COUNT2_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT2_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT2_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT2_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT2_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT2_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT2_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT2_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/
N#define USB_COUNT2_RX_1_COUNT2_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT2_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT2_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT2_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT2_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT2_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT2_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT2_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/
N#define USB_COUNT3_RX_0_COUNT3_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT3_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT3_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT3_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT3_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT3_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT3_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT3_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/
N#define USB_COUNT3_RX_1_COUNT3_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT3_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT3_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT3_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT3_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT3_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT3_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT3_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/
N#define USB_COUNT4_RX_0_COUNT4_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT4_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT4_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT4_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT4_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT4_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT4_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT4_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/
N#define USB_COUNT4_RX_1_COUNT4_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT4_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT4_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT4_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT4_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT4_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT4_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT4_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/
N#define USB_COUNT5_RX_0_COUNT5_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT5_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT5_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT5_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT5_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT5_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT5_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT5_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/
N#define USB_COUNT5_RX_1_COUNT5_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT5_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT5_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT5_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT5_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT5_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT5_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT5_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/
N#define USB_COUNT6_RX_0_COUNT6_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT6_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT6_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT6_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT6_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT6_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT6_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT6_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/
N#define USB_COUNT6_RX_1_COUNT6_RX_1             0x03FF0000U                   /*!< Reception Byte Count (high) */
N
N#define USB_COUNT6_RX_1_NUM_BLOCK_1             0x7C000000U                   /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT6_RX_1_NUM_BLOCK_1_0           0x04000000U                   /*!< Bit 0 */
N#define USB_COUNT6_RX_1_NUM_BLOCK_1_1           0x08000000U                   /*!< Bit 1 */
N#define USB_COUNT6_RX_1_NUM_BLOCK_1_2           0x10000000U                   /*!< Bit 2 */
N#define USB_COUNT6_RX_1_NUM_BLOCK_1_3           0x20000000U                   /*!< Bit 3 */
N#define USB_COUNT6_RX_1_NUM_BLOCK_1_4           0x40000000U                   /*!< Bit 4 */
N
N#define USB_COUNT6_RX_1_BLSIZE_1                0x80000000U                   /*!< BLock SIZE (high) */
N
N/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/
N#define USB_COUNT7_RX_0_COUNT7_RX_0             0x000003FFU                    /*!< Reception Byte Count (low) */
N
N#define USB_COUNT7_RX_0_NUM_BLOCK_0             0x00007C00U                    /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
N#define USB_COUNT7_RX_0_NUM_BLOCK_0_0           0x00000400U                    /*!< Bit 0 */
N#define USB_COUNT7_RX_0_NUM_BLOCK_0_1           0x00000800U                    /*!< Bit 1 */
N#define USB_COUNT7_RX_0_NUM_BLOCK_0_2           0x00001000U                    /*!< Bit 2 */
N#define USB_COUNT7_RX_0_NUM_BLOCK_0_3           0x00002000U                    /*!< Bit 3 */
N#define USB_COUNT7_RX_0_NUM_BLOCK_0_4           0x00004000U                    /*!< Bit 4 */
N
N#define USB_COUNT7_RX_0_BLSIZE_0                0x00008000U                    /*!< BLock SIZE (low) */
N
N/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/
N#define USB_COUNT7_RX_1_COUNT7_RX_1             0x03FF0000U                    /*!< Reception Byte Count (high) */
N
N#define USB_COUNT7_RX_1_NUM_BLOCK_1             0x7C000000U                    /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
N#define USB_COUNT7_RX_1_NUM_BLOCK_1_0           0x04000000U                    /*!< Bit 0 */
N#define USB_COUNT7_RX_1_NUM_BLOCK_1_1           0x08000000U                    /*!< Bit 1 */
N#define USB_COUNT7_RX_1_NUM_BLOCK_1_2           0x10000000U                    /*!< Bit 2 */
N#define USB_COUNT7_RX_1_NUM_BLOCK_1_3           0x20000000U                    /*!< Bit 3 */
N#define USB_COUNT7_RX_1_NUM_BLOCK_1_4           0x40000000U                    /*!< Bit 4 */
N
N#define USB_COUNT7_RX_1_BLSIZE_1                0x80000000U                    /*!< BLock SIZE (high) */
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Controller Area Network                            */
N/*                                                                            */
N/******************************************************************************/
N
N/*!< CAN control and status registers */
N/*******************  Bit definition for CAN_MCR register  ********************/
N#define CAN_MCR_INRQ_Pos                     (0U)                              
N#define CAN_MCR_INRQ_Msk                     (0x1U << CAN_MCR_INRQ_Pos)        /*!< 0x00000001 */
N#define CAN_MCR_INRQ                         CAN_MCR_INRQ_Msk                  /*!< Initialization Request */
N#define CAN_MCR_SLEEP_Pos                    (1U)                              
N#define CAN_MCR_SLEEP_Msk                    (0x1U << CAN_MCR_SLEEP_Pos)       /*!< 0x00000002 */
N#define CAN_MCR_SLEEP                        CAN_MCR_SLEEP_Msk                 /*!< Sleep Mode Request */
N#define CAN_MCR_TXFP_Pos                     (2U)                              
N#define CAN_MCR_TXFP_Msk                     (0x1U << CAN_MCR_TXFP_Pos)        /*!< 0x00000004 */
N#define CAN_MCR_TXFP                         CAN_MCR_TXFP_Msk                  /*!< Transmit FIFO Priority */
N#define CAN_MCR_RFLM_Pos                     (3U)                              
N#define CAN_MCR_RFLM_Msk                     (0x1U << CAN_MCR_RFLM_Pos)        /*!< 0x00000008 */
N#define CAN_MCR_RFLM                         CAN_MCR_RFLM_Msk                  /*!< Receive FIFO Locked Mode */
N#define CAN_MCR_NART_Pos                     (4U)                              
N#define CAN_MCR_NART_Msk                     (0x1U << CAN_MCR_NART_Pos)        /*!< 0x00000010 */
N#define CAN_MCR_NART                         CAN_MCR_NART_Msk                  /*!< No Automatic Retransmission */
N#define CAN_MCR_AWUM_Pos                     (5U)                              
N#define CAN_MCR_AWUM_Msk                     (0x1U << CAN_MCR_AWUM_Pos)        /*!< 0x00000020 */
N#define CAN_MCR_AWUM                         CAN_MCR_AWUM_Msk                  /*!< Automatic Wakeup Mode */
N#define CAN_MCR_ABOM_Pos                     (6U)                              
N#define CAN_MCR_ABOM_Msk                     (0x1U << CAN_MCR_ABOM_Pos)        /*!< 0x00000040 */
N#define CAN_MCR_ABOM                         CAN_MCR_ABOM_Msk                  /*!< Automatic Bus-Off Management */
N#define CAN_MCR_TTCM_Pos                     (7U)                              
N#define CAN_MCR_TTCM_Msk                     (0x1U << CAN_MCR_TTCM_Pos)        /*!< 0x00000080 */
N#define CAN_MCR_TTCM                         CAN_MCR_TTCM_Msk                  /*!< Time Triggered Communication Mode */
N#define CAN_MCR_RESET_Pos                    (15U)                             
N#define CAN_MCR_RESET_Msk                    (0x1U << CAN_MCR_RESET_Pos)       /*!< 0x00008000 */
N#define CAN_MCR_RESET                        CAN_MCR_RESET_Msk                 /*!< CAN software master reset */
N#define CAN_MCR_DBF_Pos                      (16U)                             
N#define CAN_MCR_DBF_Msk                      (0x1U << CAN_MCR_DBF_Pos)         /*!< 0x00010000 */
N#define CAN_MCR_DBF                          CAN_MCR_DBF_Msk                   /*!< CAN Debug freeze */
N
N/*******************  Bit definition for CAN_MSR register  ********************/
N#define CAN_MSR_INAK_Pos                     (0U)                              
N#define CAN_MSR_INAK_Msk                     (0x1U << CAN_MSR_INAK_Pos)        /*!< 0x00000001 */
N#define CAN_MSR_INAK                         CAN_MSR_INAK_Msk                  /*!< Initialization Acknowledge */
N#define CAN_MSR_SLAK_Pos                     (1U)                              
N#define CAN_MSR_SLAK_Msk                     (0x1U << CAN_MSR_SLAK_Pos)        /*!< 0x00000002 */
N#define CAN_MSR_SLAK                         CAN_MSR_SLAK_Msk                  /*!< Sleep Acknowledge */
N#define CAN_MSR_ERRI_Pos                     (2U)                              
N#define CAN_MSR_ERRI_Msk                     (0x1U << CAN_MSR_ERRI_Pos)        /*!< 0x00000004 */
N#define CAN_MSR_ERRI                         CAN_MSR_ERRI_Msk                  /*!< Error Interrupt */
N#define CAN_MSR_WKUI_Pos                     (3U)                              
N#define CAN_MSR_WKUI_Msk                     (0x1U << CAN_MSR_WKUI_Pos)        /*!< 0x00000008 */
N#define CAN_MSR_WKUI                         CAN_MSR_WKUI_Msk                  /*!< Wakeup Interrupt */
N#define CAN_MSR_SLAKI_Pos                    (4U)                              
N#define CAN_MSR_SLAKI_Msk                    (0x1U << CAN_MSR_SLAKI_Pos)       /*!< 0x00000010 */
N#define CAN_MSR_SLAKI                        CAN_MSR_SLAKI_Msk                 /*!< Sleep Acknowledge Interrupt */
N#define CAN_MSR_TXM_Pos                      (8U)                              
N#define CAN_MSR_TXM_Msk                      (0x1U << CAN_MSR_TXM_Pos)         /*!< 0x00000100 */
N#define CAN_MSR_TXM                          CAN_MSR_TXM_Msk                   /*!< Transmit Mode */
N#define CAN_MSR_RXM_Pos                      (9U)                              
N#define CAN_MSR_RXM_Msk                      (0x1U << CAN_MSR_RXM_Pos)         /*!< 0x00000200 */
N#define CAN_MSR_RXM                          CAN_MSR_RXM_Msk                   /*!< Receive Mode */
N#define CAN_MSR_SAMP_Pos                     (10U)                             
N#define CAN_MSR_SAMP_Msk                     (0x1U << CAN_MSR_SAMP_Pos)        /*!< 0x00000400 */
N#define CAN_MSR_SAMP                         CAN_MSR_SAMP_Msk                  /*!< Last Sample Point */
N#define CAN_MSR_RX_Pos                       (11U)                             
N#define CAN_MSR_RX_Msk                       (0x1U << CAN_MSR_RX_Pos)          /*!< 0x00000800 */
N#define CAN_MSR_RX                           CAN_MSR_RX_Msk                    /*!< CAN Rx Signal */
N
N/*******************  Bit definition for CAN_TSR register  ********************/
N#define CAN_TSR_RQCP0_Pos                    (0U)                              
N#define CAN_TSR_RQCP0_Msk                    (0x1U << CAN_TSR_RQCP0_Pos)       /*!< 0x00000001 */
N#define CAN_TSR_RQCP0                        CAN_TSR_RQCP0_Msk                 /*!< Request Completed Mailbox0 */
N#define CAN_TSR_TXOK0_Pos                    (1U)                              
N#define CAN_TSR_TXOK0_Msk                    (0x1U << CAN_TSR_TXOK0_Pos)       /*!< 0x00000002 */
N#define CAN_TSR_TXOK0                        CAN_TSR_TXOK0_Msk                 /*!< Transmission OK of Mailbox0 */
N#define CAN_TSR_ALST0_Pos                    (2U)                              
N#define CAN_TSR_ALST0_Msk                    (0x1U << CAN_TSR_ALST0_Pos)       /*!< 0x00000004 */
N#define CAN_TSR_ALST0                        CAN_TSR_ALST0_Msk                 /*!< Arbitration Lost for Mailbox0 */
N#define CAN_TSR_TERR0_Pos                    (3U)                              
N#define CAN_TSR_TERR0_Msk                    (0x1U << CAN_TSR_TERR0_Pos)       /*!< 0x00000008 */
N#define CAN_TSR_TERR0                        CAN_TSR_TERR0_Msk                 /*!< Transmission Error of Mailbox0 */
N#define CAN_TSR_ABRQ0_Pos                    (7U)                              
N#define CAN_TSR_ABRQ0_Msk                    (0x1U << CAN_TSR_ABRQ0_Pos)       /*!< 0x00000080 */
N#define CAN_TSR_ABRQ0                        CAN_TSR_ABRQ0_Msk                 /*!< Abort Request for Mailbox0 */
N#define CAN_TSR_RQCP1_Pos                    (8U)                              
N#define CAN_TSR_RQCP1_Msk                    (0x1U << CAN_TSR_RQCP1_Pos)       /*!< 0x00000100 */
N#define CAN_TSR_RQCP1                        CAN_TSR_RQCP1_Msk                 /*!< Request Completed Mailbox1 */
N#define CAN_TSR_TXOK1_Pos                    (9U)                              
N#define CAN_TSR_TXOK1_Msk                    (0x1U << CAN_TSR_TXOK1_Pos)       /*!< 0x00000200 */
N#define CAN_TSR_TXOK1                        CAN_TSR_TXOK1_Msk                 /*!< Transmission OK of Mailbox1 */
N#define CAN_TSR_ALST1_Pos                    (10U)                             
N#define CAN_TSR_ALST1_Msk                    (0x1U << CAN_TSR_ALST1_Pos)       /*!< 0x00000400 */
N#define CAN_TSR_ALST1                        CAN_TSR_ALST1_Msk                 /*!< Arbitration Lost for Mailbox1 */
N#define CAN_TSR_TERR1_Pos                    (11U)                             
N#define CAN_TSR_TERR1_Msk                    (0x1U << CAN_TSR_TERR1_Pos)       /*!< 0x00000800 */
N#define CAN_TSR_TERR1                        CAN_TSR_TERR1_Msk                 /*!< Transmission Error of Mailbox1 */
N#define CAN_TSR_ABRQ1_Pos                    (15U)                             
N#define CAN_TSR_ABRQ1_Msk                    (0x1U << CAN_TSR_ABRQ1_Pos)       /*!< 0x00008000 */
N#define CAN_TSR_ABRQ1                        CAN_TSR_ABRQ1_Msk                 /*!< Abort Request for Mailbox 1 */
N#define CAN_TSR_RQCP2_Pos                    (16U)                             
N#define CAN_TSR_RQCP2_Msk                    (0x1U << CAN_TSR_RQCP2_Pos)       /*!< 0x00010000 */
N#define CAN_TSR_RQCP2                        CAN_TSR_RQCP2_Msk                 /*!< Request Completed Mailbox2 */
N#define CAN_TSR_TXOK2_Pos                    (17U)                             
N#define CAN_TSR_TXOK2_Msk                    (0x1U << CAN_TSR_TXOK2_Pos)       /*!< 0x00020000 */
N#define CAN_TSR_TXOK2                        CAN_TSR_TXOK2_Msk                 /*!< Transmission OK of Mailbox 2 */
N#define CAN_TSR_ALST2_Pos                    (18U)                             
N#define CAN_TSR_ALST2_Msk                    (0x1U << CAN_TSR_ALST2_Pos)       /*!< 0x00040000 */
N#define CAN_TSR_ALST2                        CAN_TSR_ALST2_Msk                 /*!< Arbitration Lost for mailbox 2 */
N#define CAN_TSR_TERR2_Pos                    (19U)                             
N#define CAN_TSR_TERR2_Msk                    (0x1U << CAN_TSR_TERR2_Pos)       /*!< 0x00080000 */
N#define CAN_TSR_TERR2                        CAN_TSR_TERR2_Msk                 /*!< Transmission Error of Mailbox 2 */
N#define CAN_TSR_ABRQ2_Pos                    (23U)                             
N#define CAN_TSR_ABRQ2_Msk                    (0x1U << CAN_TSR_ABRQ2_Pos)       /*!< 0x00800000 */
N#define CAN_TSR_ABRQ2                        CAN_TSR_ABRQ2_Msk                 /*!< Abort Request for Mailbox 2 */
N#define CAN_TSR_CODE_Pos                     (24U)                             
N#define CAN_TSR_CODE_Msk                     (0x3U << CAN_TSR_CODE_Pos)        /*!< 0x03000000 */
N#define CAN_TSR_CODE                         CAN_TSR_CODE_Msk                  /*!< Mailbox Code */
N
N#define CAN_TSR_TME_Pos                      (26U)                             
N#define CAN_TSR_TME_Msk                      (0x7U << CAN_TSR_TME_Pos)         /*!< 0x1C000000 */
N#define CAN_TSR_TME                          CAN_TSR_TME_Msk                   /*!< TME[2:0] bits */
N#define CAN_TSR_TME0_Pos                     (26U)                             
N#define CAN_TSR_TME0_Msk                     (0x1U << CAN_TSR_TME0_Pos)        /*!< 0x04000000 */
N#define CAN_TSR_TME0                         CAN_TSR_TME0_Msk                  /*!< Transmit Mailbox 0 Empty */
N#define CAN_TSR_TME1_Pos                     (27U)                             
N#define CAN_TSR_TME1_Msk                     (0x1U << CAN_TSR_TME1_Pos)        /*!< 0x08000000 */
N#define CAN_TSR_TME1                         CAN_TSR_TME1_Msk                  /*!< Transmit Mailbox 1 Empty */
N#define CAN_TSR_TME2_Pos                     (28U)                             
N#define CAN_TSR_TME2_Msk                     (0x1U << CAN_TSR_TME2_Pos)        /*!< 0x10000000 */
N#define CAN_TSR_TME2                         CAN_TSR_TME2_Msk                  /*!< Transmit Mailbox 2 Empty */
N
N#define CAN_TSR_LOW_Pos                      (29U)                             
N#define CAN_TSR_LOW_Msk                      (0x7U << CAN_TSR_LOW_Pos)         /*!< 0xE0000000 */
N#define CAN_TSR_LOW                          CAN_TSR_LOW_Msk                   /*!< LOW[2:0] bits */
N#define CAN_TSR_LOW0_Pos                     (29U)                             
N#define CAN_TSR_LOW0_Msk                     (0x1U << CAN_TSR_LOW0_Pos)        /*!< 0x20000000 */
N#define CAN_TSR_LOW0                         CAN_TSR_LOW0_Msk                  /*!< Lowest Priority Flag for Mailbox 0 */
N#define CAN_TSR_LOW1_Pos                     (30U)                             
N#define CAN_TSR_LOW1_Msk                     (0x1U << CAN_TSR_LOW1_Pos)        /*!< 0x40000000 */
N#define CAN_TSR_LOW1                         CAN_TSR_LOW1_Msk                  /*!< Lowest Priority Flag for Mailbox 1 */
N#define CAN_TSR_LOW2_Pos                     (31U)                             
N#define CAN_TSR_LOW2_Msk                     (0x1U << CAN_TSR_LOW2_Pos)        /*!< 0x80000000 */
N#define CAN_TSR_LOW2                         CAN_TSR_LOW2_Msk                  /*!< Lowest Priority Flag for Mailbox 2 */
N
N/*******************  Bit definition for CAN_RF0R register  *******************/
N#define CAN_RF0R_FMP0_Pos                    (0U)                              
N#define CAN_RF0R_FMP0_Msk                    (0x3U << CAN_RF0R_FMP0_Pos)       /*!< 0x00000003 */
N#define CAN_RF0R_FMP0                        CAN_RF0R_FMP0_Msk                 /*!< FIFO 0 Message Pending */
N#define CAN_RF0R_FULL0_Pos                   (3U)                              
N#define CAN_RF0R_FULL0_Msk                   (0x1U << CAN_RF0R_FULL0_Pos)      /*!< 0x00000008 */
N#define CAN_RF0R_FULL0                       CAN_RF0R_FULL0_Msk                /*!< FIFO 0 Full */
N#define CAN_RF0R_FOVR0_Pos                   (4U)                              
N#define CAN_RF0R_FOVR0_Msk                   (0x1U << CAN_RF0R_FOVR0_Pos)      /*!< 0x00000010 */
N#define CAN_RF0R_FOVR0                       CAN_RF0R_FOVR0_Msk                /*!< FIFO 0 Overrun */
N#define CAN_RF0R_RFOM0_Pos                   (5U)                              
N#define CAN_RF0R_RFOM0_Msk                   (0x1U << CAN_RF0R_RFOM0_Pos)      /*!< 0x00000020 */
N#define CAN_RF0R_RFOM0                       CAN_RF0R_RFOM0_Msk                /*!< Release FIFO 0 Output Mailbox */
N
N/*******************  Bit definition for CAN_RF1R register  *******************/
N#define CAN_RF1R_FMP1_Pos                    (0U)                              
N#define CAN_RF1R_FMP1_Msk                    (0x3U << CAN_RF1R_FMP1_Pos)       /*!< 0x00000003 */
N#define CAN_RF1R_FMP1                        CAN_RF1R_FMP1_Msk                 /*!< FIFO 1 Message Pending */
N#define CAN_RF1R_FULL1_Pos                   (3U)                              
N#define CAN_RF1R_FULL1_Msk                   (0x1U << CAN_RF1R_FULL1_Pos)      /*!< 0x00000008 */
N#define CAN_RF1R_FULL1                       CAN_RF1R_FULL1_Msk                /*!< FIFO 1 Full */
N#define CAN_RF1R_FOVR1_Pos                   (4U)                              
N#define CAN_RF1R_FOVR1_Msk                   (0x1U << CAN_RF1R_FOVR1_Pos)      /*!< 0x00000010 */
N#define CAN_RF1R_FOVR1                       CAN_RF1R_FOVR1_Msk                /*!< FIFO 1 Overrun */
N#define CAN_RF1R_RFOM1_Pos                   (5U)                              
N#define CAN_RF1R_RFOM1_Msk                   (0x1U << CAN_RF1R_RFOM1_Pos)      /*!< 0x00000020 */
N#define CAN_RF1R_RFOM1                       CAN_RF1R_RFOM1_Msk                /*!< Release FIFO 1 Output Mailbox */
N
N/********************  Bit definition for CAN_IER register  *******************/
N#define CAN_IER_TMEIE_Pos                    (0U)                              
N#define CAN_IER_TMEIE_Msk                    (0x1U << CAN_IER_TMEIE_Pos)       /*!< 0x00000001 */
N#define CAN_IER_TMEIE                        CAN_IER_TMEIE_Msk                 /*!< Transmit Mailbox Empty Interrupt Enable */
N#define CAN_IER_FMPIE0_Pos                   (1U)                              
N#define CAN_IER_FMPIE0_Msk                   (0x1U << CAN_IER_FMPIE0_Pos)      /*!< 0x00000002 */
N#define CAN_IER_FMPIE0                       CAN_IER_FMPIE0_Msk                /*!< FIFO Message Pending Interrupt Enable */
N#define CAN_IER_FFIE0_Pos                    (2U)                              
N#define CAN_IER_FFIE0_Msk                    (0x1U << CAN_IER_FFIE0_Pos)       /*!< 0x00000004 */
N#define CAN_IER_FFIE0                        CAN_IER_FFIE0_Msk                 /*!< FIFO Full Interrupt Enable */
N#define CAN_IER_FOVIE0_Pos                   (3U)                              
N#define CAN_IER_FOVIE0_Msk                   (0x1U << CAN_IER_FOVIE0_Pos)      /*!< 0x00000008 */
N#define CAN_IER_FOVIE0                       CAN_IER_FOVIE0_Msk                /*!< FIFO Overrun Interrupt Enable */
N#define CAN_IER_FMPIE1_Pos                   (4U)                              
N#define CAN_IER_FMPIE1_Msk                   (0x1U << CAN_IER_FMPIE1_Pos)      /*!< 0x00000010 */
N#define CAN_IER_FMPIE1                       CAN_IER_FMPIE1_Msk                /*!< FIFO Message Pending Interrupt Enable */
N#define CAN_IER_FFIE1_Pos                    (5U)                              
N#define CAN_IER_FFIE1_Msk                    (0x1U << CAN_IER_FFIE1_Pos)       /*!< 0x00000020 */
N#define CAN_IER_FFIE1                        CAN_IER_FFIE1_Msk                 /*!< FIFO Full Interrupt Enable */
N#define CAN_IER_FOVIE1_Pos                   (6U)                              
N#define CAN_IER_FOVIE1_Msk                   (0x1U << CAN_IER_FOVIE1_Pos)      /*!< 0x00000040 */
N#define CAN_IER_FOVIE1                       CAN_IER_FOVIE1_Msk                /*!< FIFO Overrun Interrupt Enable */
N#define CAN_IER_EWGIE_Pos                    (8U)                              
N#define CAN_IER_EWGIE_Msk                    (0x1U << CAN_IER_EWGIE_Pos)       /*!< 0x00000100 */
N#define CAN_IER_EWGIE                        CAN_IER_EWGIE_Msk                 /*!< Error Warning Interrupt Enable */
N#define CAN_IER_EPVIE_Pos                    (9U)                              
N#define CAN_IER_EPVIE_Msk                    (0x1U << CAN_IER_EPVIE_Pos)       /*!< 0x00000200 */
N#define CAN_IER_EPVIE                        CAN_IER_EPVIE_Msk                 /*!< Error Passive Interrupt Enable */
N#define CAN_IER_BOFIE_Pos                    (10U)                             
N#define CAN_IER_BOFIE_Msk                    (0x1U << CAN_IER_BOFIE_Pos)       /*!< 0x00000400 */
N#define CAN_IER_BOFIE                        CAN_IER_BOFIE_Msk                 /*!< Bus-Off Interrupt Enable */
N#define CAN_IER_LECIE_Pos                    (11U)                             
N#define CAN_IER_LECIE_Msk                    (0x1U << CAN_IER_LECIE_Pos)       /*!< 0x00000800 */
N#define CAN_IER_LECIE                        CAN_IER_LECIE_Msk                 /*!< Last Error Code Interrupt Enable */
N#define CAN_IER_ERRIE_Pos                    (15U)                             
N#define CAN_IER_ERRIE_Msk                    (0x1U << CAN_IER_ERRIE_Pos)       /*!< 0x00008000 */
N#define CAN_IER_ERRIE                        CAN_IER_ERRIE_Msk                 /*!< Error Interrupt Enable */
N#define CAN_IER_WKUIE_Pos                    (16U)                             
N#define CAN_IER_WKUIE_Msk                    (0x1U << CAN_IER_WKUIE_Pos)       /*!< 0x00010000 */
N#define CAN_IER_WKUIE                        CAN_IER_WKUIE_Msk                 /*!< Wakeup Interrupt Enable */
N#define CAN_IER_SLKIE_Pos                    (17U)                             
N#define CAN_IER_SLKIE_Msk                    (0x1U << CAN_IER_SLKIE_Pos)       /*!< 0x00020000 */
N#define CAN_IER_SLKIE                        CAN_IER_SLKIE_Msk                 /*!< Sleep Interrupt Enable */
N
N/********************  Bit definition for CAN_ESR register  *******************/
N#define CAN_ESR_EWGF_Pos                     (0U)                              
N#define CAN_ESR_EWGF_Msk                     (0x1U << CAN_ESR_EWGF_Pos)        /*!< 0x00000001 */
N#define CAN_ESR_EWGF                         CAN_ESR_EWGF_Msk                  /*!< Error Warning Flag */
N#define CAN_ESR_EPVF_Pos                     (1U)                              
N#define CAN_ESR_EPVF_Msk                     (0x1U << CAN_ESR_EPVF_Pos)        /*!< 0x00000002 */
N#define CAN_ESR_EPVF                         CAN_ESR_EPVF_Msk                  /*!< Error Passive Flag */
N#define CAN_ESR_BOFF_Pos                     (2U)                              
N#define CAN_ESR_BOFF_Msk                     (0x1U << CAN_ESR_BOFF_Pos)        /*!< 0x00000004 */
N#define CAN_ESR_BOFF                         CAN_ESR_BOFF_Msk                  /*!< Bus-Off Flag */
N
N#define CAN_ESR_LEC_Pos                      (4U)                              
N#define CAN_ESR_LEC_Msk                      (0x7U << CAN_ESR_LEC_Pos)         /*!< 0x00000070 */
N#define CAN_ESR_LEC                          CAN_ESR_LEC_Msk                   /*!< LEC[2:0] bits (Last Error Code) */
N#define CAN_ESR_LEC_0                        (0x1U << CAN_ESR_LEC_Pos)         /*!< 0x00000010 */
N#define CAN_ESR_LEC_1                        (0x2U << CAN_ESR_LEC_Pos)         /*!< 0x00000020 */
N#define CAN_ESR_LEC_2                        (0x4U << CAN_ESR_LEC_Pos)         /*!< 0x00000040 */
N
N#define CAN_ESR_TEC_Pos                      (16U)                             
N#define CAN_ESR_TEC_Msk                      (0xFFU << CAN_ESR_TEC_Pos)        /*!< 0x00FF0000 */
N#define CAN_ESR_TEC                          CAN_ESR_TEC_Msk                   /*!< Least significant byte of the 9-bit Transmit Error Counter */
N#define CAN_ESR_REC_Pos                      (24U)                             
N#define CAN_ESR_REC_Msk                      (0xFFU << CAN_ESR_REC_Pos)        /*!< 0xFF000000 */
N#define CAN_ESR_REC                          CAN_ESR_REC_Msk                   /*!< Receive Error Counter */
N
N/*******************  Bit definition for CAN_BTR register  ********************/
N#define CAN_BTR_BRP_Pos                      (0U)                              
N#define CAN_BTR_BRP_Msk                      (0x3FFU << CAN_BTR_BRP_Pos)       /*!< 0x000003FF */
N#define CAN_BTR_BRP                          CAN_BTR_BRP_Msk                   /*!<Baud Rate Prescaler */
N#define CAN_BTR_TS1_Pos                      (16U)                             
N#define CAN_BTR_TS1_Msk                      (0xFU << CAN_BTR_TS1_Pos)         /*!< 0x000F0000 */
N#define CAN_BTR_TS1                          CAN_BTR_TS1_Msk                   /*!<Time Segment 1 */
N#define CAN_BTR_TS1_0                        (0x1U << CAN_BTR_TS1_Pos)         /*!< 0x00010000 */
N#define CAN_BTR_TS1_1                        (0x2U << CAN_BTR_TS1_Pos)         /*!< 0x00020000 */
N#define CAN_BTR_TS1_2                        (0x4U << CAN_BTR_TS1_Pos)         /*!< 0x00040000 */
N#define CAN_BTR_TS1_3                        (0x8U << CAN_BTR_TS1_Pos)         /*!< 0x00080000 */
N#define CAN_BTR_TS2_Pos                      (20U)                             
N#define CAN_BTR_TS2_Msk                      (0x7U << CAN_BTR_TS2_Pos)         /*!< 0x00700000 */
N#define CAN_BTR_TS2                          CAN_BTR_TS2_Msk                   /*!<Time Segment 2 */
N#define CAN_BTR_TS2_0                        (0x1U << CAN_BTR_TS2_Pos)         /*!< 0x00100000 */
N#define CAN_BTR_TS2_1                        (0x2U << CAN_BTR_TS2_Pos)         /*!< 0x00200000 */
N#define CAN_BTR_TS2_2                        (0x4U << CAN_BTR_TS2_Pos)         /*!< 0x00400000 */
N#define CAN_BTR_SJW_Pos                      (24U)                             
N#define CAN_BTR_SJW_Msk                      (0x3U << CAN_BTR_SJW_Pos)         /*!< 0x03000000 */
N#define CAN_BTR_SJW                          CAN_BTR_SJW_Msk                   /*!<Resynchronization Jump Width */
N#define CAN_BTR_SJW_0                        (0x1U << CAN_BTR_SJW_Pos)         /*!< 0x01000000 */
N#define CAN_BTR_SJW_1                        (0x2U << CAN_BTR_SJW_Pos)         /*!< 0x02000000 */
N#define CAN_BTR_LBKM_Pos                     (30U)                             
N#define CAN_BTR_LBKM_Msk                     (0x1U << CAN_BTR_LBKM_Pos)        /*!< 0x40000000 */
N#define CAN_BTR_LBKM                         CAN_BTR_LBKM_Msk                  /*!<Loop Back Mode (Debug) */
N#define CAN_BTR_SILM_Pos                     (31U)                             
N#define CAN_BTR_SILM_Msk                     (0x1U << CAN_BTR_SILM_Pos)        /*!< 0x80000000 */
N#define CAN_BTR_SILM                         CAN_BTR_SILM_Msk                  /*!<Silent Mode */
N
N/*!< Mailbox registers */
N/******************  Bit definition for CAN_TI0R register  ********************/
N#define CAN_TI0R_TXRQ_Pos                    (0U)                              
N#define CAN_TI0R_TXRQ_Msk                    (0x1U << CAN_TI0R_TXRQ_Pos)       /*!< 0x00000001 */
N#define CAN_TI0R_TXRQ                        CAN_TI0R_TXRQ_Msk                 /*!< Transmit Mailbox Request */
N#define CAN_TI0R_RTR_Pos                     (1U)                              
N#define CAN_TI0R_RTR_Msk                     (0x1U << CAN_TI0R_RTR_Pos)        /*!< 0x00000002 */
N#define CAN_TI0R_RTR                         CAN_TI0R_RTR_Msk                  /*!< Remote Transmission Request */
N#define CAN_TI0R_IDE_Pos                     (2U)                              
N#define CAN_TI0R_IDE_Msk                     (0x1U << CAN_TI0R_IDE_Pos)        /*!< 0x00000004 */
N#define CAN_TI0R_IDE                         CAN_TI0R_IDE_Msk                  /*!< Identifier Extension */
N#define CAN_TI0R_EXID_Pos                    (3U)                              
N#define CAN_TI0R_EXID_Msk                    (0x3FFFFU << CAN_TI0R_EXID_Pos)   /*!< 0x001FFFF8 */
N#define CAN_TI0R_EXID                        CAN_TI0R_EXID_Msk                 /*!< Extended Identifier */
N#define CAN_TI0R_STID_Pos                    (21U)                             
N#define CAN_TI0R_STID_Msk                    (0x7FFU << CAN_TI0R_STID_Pos)     /*!< 0xFFE00000 */
N#define CAN_TI0R_STID                        CAN_TI0R_STID_Msk                 /*!< Standard Identifier or Extended Identifier */
N
N/******************  Bit definition for CAN_TDT0R register  *******************/
N#define CAN_TDT0R_DLC_Pos                    (0U)                              
N#define CAN_TDT0R_DLC_Msk                    (0xFU << CAN_TDT0R_DLC_Pos)       /*!< 0x0000000F */
N#define CAN_TDT0R_DLC                        CAN_TDT0R_DLC_Msk                 /*!< Data Length Code */
N#define CAN_TDT0R_TGT_Pos                    (8U)                              
N#define CAN_TDT0R_TGT_Msk                    (0x1U << CAN_TDT0R_TGT_Pos)       /*!< 0x00000100 */
N#define CAN_TDT0R_TGT                        CAN_TDT0R_TGT_Msk                 /*!< Transmit Global Time */
N#define CAN_TDT0R_TIME_Pos                   (16U)                             
N#define CAN_TDT0R_TIME_Msk                   (0xFFFFU << CAN_TDT0R_TIME_Pos)   /*!< 0xFFFF0000 */
N#define CAN_TDT0R_TIME                       CAN_TDT0R_TIME_Msk                /*!< Message Time Stamp */
N
N/******************  Bit definition for CAN_TDL0R register  *******************/
N#define CAN_TDL0R_DATA0_Pos                  (0U)                              
N#define CAN_TDL0R_DATA0_Msk                  (0xFFU << CAN_TDL0R_DATA0_Pos)    /*!< 0x000000FF */
N#define CAN_TDL0R_DATA0                      CAN_TDL0R_DATA0_Msk               /*!< Data byte 0 */
N#define CAN_TDL0R_DATA1_Pos                  (8U)                              
N#define CAN_TDL0R_DATA1_Msk                  (0xFFU << CAN_TDL0R_DATA1_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDL0R_DATA1                      CAN_TDL0R_DATA1_Msk               /*!< Data byte 1 */
N#define CAN_TDL0R_DATA2_Pos                  (16U)                             
N#define CAN_TDL0R_DATA2_Msk                  (0xFFU << CAN_TDL0R_DATA2_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDL0R_DATA2                      CAN_TDL0R_DATA2_Msk               /*!< Data byte 2 */
N#define CAN_TDL0R_DATA3_Pos                  (24U)                             
N#define CAN_TDL0R_DATA3_Msk                  (0xFFU << CAN_TDL0R_DATA3_Pos)    /*!< 0xFF000000 */
N#define CAN_TDL0R_DATA3                      CAN_TDL0R_DATA3_Msk               /*!< Data byte 3 */
N
N/******************  Bit definition for CAN_TDH0R register  *******************/
N#define CAN_TDH0R_DATA4_Pos                  (0U)                              
N#define CAN_TDH0R_DATA4_Msk                  (0xFFU << CAN_TDH0R_DATA4_Pos)    /*!< 0x000000FF */
N#define CAN_TDH0R_DATA4                      CAN_TDH0R_DATA4_Msk               /*!< Data byte 4 */
N#define CAN_TDH0R_DATA5_Pos                  (8U)                              
N#define CAN_TDH0R_DATA5_Msk                  (0xFFU << CAN_TDH0R_DATA5_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDH0R_DATA5                      CAN_TDH0R_DATA5_Msk               /*!< Data byte 5 */
N#define CAN_TDH0R_DATA6_Pos                  (16U)                             
N#define CAN_TDH0R_DATA6_Msk                  (0xFFU << CAN_TDH0R_DATA6_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDH0R_DATA6                      CAN_TDH0R_DATA6_Msk               /*!< Data byte 6 */
N#define CAN_TDH0R_DATA7_Pos                  (24U)                             
N#define CAN_TDH0R_DATA7_Msk                  (0xFFU << CAN_TDH0R_DATA7_Pos)    /*!< 0xFF000000 */
N#define CAN_TDH0R_DATA7                      CAN_TDH0R_DATA7_Msk               /*!< Data byte 7 */
N
N/*******************  Bit definition for CAN_TI1R register  *******************/
N#define CAN_TI1R_TXRQ_Pos                    (0U)                              
N#define CAN_TI1R_TXRQ_Msk                    (0x1U << CAN_TI1R_TXRQ_Pos)       /*!< 0x00000001 */
N#define CAN_TI1R_TXRQ                        CAN_TI1R_TXRQ_Msk                 /*!< Transmit Mailbox Request */
N#define CAN_TI1R_RTR_Pos                     (1U)                              
N#define CAN_TI1R_RTR_Msk                     (0x1U << CAN_TI1R_RTR_Pos)        /*!< 0x00000002 */
N#define CAN_TI1R_RTR                         CAN_TI1R_RTR_Msk                  /*!< Remote Transmission Request */
N#define CAN_TI1R_IDE_Pos                     (2U)                              
N#define CAN_TI1R_IDE_Msk                     (0x1U << CAN_TI1R_IDE_Pos)        /*!< 0x00000004 */
N#define CAN_TI1R_IDE                         CAN_TI1R_IDE_Msk                  /*!< Identifier Extension */
N#define CAN_TI1R_EXID_Pos                    (3U)                              
N#define CAN_TI1R_EXID_Msk                    (0x3FFFFU << CAN_TI1R_EXID_Pos)   /*!< 0x001FFFF8 */
N#define CAN_TI1R_EXID                        CAN_TI1R_EXID_Msk                 /*!< Extended Identifier */
N#define CAN_TI1R_STID_Pos                    (21U)                             
N#define CAN_TI1R_STID_Msk                    (0x7FFU << CAN_TI1R_STID_Pos)     /*!< 0xFFE00000 */
N#define CAN_TI1R_STID                        CAN_TI1R_STID_Msk                 /*!< Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_TDT1R register  ******************/
N#define CAN_TDT1R_DLC_Pos                    (0U)                              
N#define CAN_TDT1R_DLC_Msk                    (0xFU << CAN_TDT1R_DLC_Pos)       /*!< 0x0000000F */
N#define CAN_TDT1R_DLC                        CAN_TDT1R_DLC_Msk                 /*!< Data Length Code */
N#define CAN_TDT1R_TGT_Pos                    (8U)                              
N#define CAN_TDT1R_TGT_Msk                    (0x1U << CAN_TDT1R_TGT_Pos)       /*!< 0x00000100 */
N#define CAN_TDT1R_TGT                        CAN_TDT1R_TGT_Msk                 /*!< Transmit Global Time */
N#define CAN_TDT1R_TIME_Pos                   (16U)                             
N#define CAN_TDT1R_TIME_Msk                   (0xFFFFU << CAN_TDT1R_TIME_Pos)   /*!< 0xFFFF0000 */
N#define CAN_TDT1R_TIME                       CAN_TDT1R_TIME_Msk                /*!< Message Time Stamp */
N
N/*******************  Bit definition for CAN_TDL1R register  ******************/
N#define CAN_TDL1R_DATA0_Pos                  (0U)                              
N#define CAN_TDL1R_DATA0_Msk                  (0xFFU << CAN_TDL1R_DATA0_Pos)    /*!< 0x000000FF */
N#define CAN_TDL1R_DATA0                      CAN_TDL1R_DATA0_Msk               /*!< Data byte 0 */
N#define CAN_TDL1R_DATA1_Pos                  (8U)                              
N#define CAN_TDL1R_DATA1_Msk                  (0xFFU << CAN_TDL1R_DATA1_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDL1R_DATA1                      CAN_TDL1R_DATA1_Msk               /*!< Data byte 1 */
N#define CAN_TDL1R_DATA2_Pos                  (16U)                             
N#define CAN_TDL1R_DATA2_Msk                  (0xFFU << CAN_TDL1R_DATA2_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDL1R_DATA2                      CAN_TDL1R_DATA2_Msk               /*!< Data byte 2 */
N#define CAN_TDL1R_DATA3_Pos                  (24U)                             
N#define CAN_TDL1R_DATA3_Msk                  (0xFFU << CAN_TDL1R_DATA3_Pos)    /*!< 0xFF000000 */
N#define CAN_TDL1R_DATA3                      CAN_TDL1R_DATA3_Msk               /*!< Data byte 3 */
N
N/*******************  Bit definition for CAN_TDH1R register  ******************/
N#define CAN_TDH1R_DATA4_Pos                  (0U)                              
N#define CAN_TDH1R_DATA4_Msk                  (0xFFU << CAN_TDH1R_DATA4_Pos)    /*!< 0x000000FF */
N#define CAN_TDH1R_DATA4                      CAN_TDH1R_DATA4_Msk               /*!< Data byte 4 */
N#define CAN_TDH1R_DATA5_Pos                  (8U)                              
N#define CAN_TDH1R_DATA5_Msk                  (0xFFU << CAN_TDH1R_DATA5_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDH1R_DATA5                      CAN_TDH1R_DATA5_Msk               /*!< Data byte 5 */
N#define CAN_TDH1R_DATA6_Pos                  (16U)                             
N#define CAN_TDH1R_DATA6_Msk                  (0xFFU << CAN_TDH1R_DATA6_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDH1R_DATA6                      CAN_TDH1R_DATA6_Msk               /*!< Data byte 6 */
N#define CAN_TDH1R_DATA7_Pos                  (24U)                             
N#define CAN_TDH1R_DATA7_Msk                  (0xFFU << CAN_TDH1R_DATA7_Pos)    /*!< 0xFF000000 */
N#define CAN_TDH1R_DATA7                      CAN_TDH1R_DATA7_Msk               /*!< Data byte 7 */
N
N/*******************  Bit definition for CAN_TI2R register  *******************/
N#define CAN_TI2R_TXRQ_Pos                    (0U)                              
N#define CAN_TI2R_TXRQ_Msk                    (0x1U << CAN_TI2R_TXRQ_Pos)       /*!< 0x00000001 */
N#define CAN_TI2R_TXRQ                        CAN_TI2R_TXRQ_Msk                 /*!< Transmit Mailbox Request */
N#define CAN_TI2R_RTR_Pos                     (1U)                              
N#define CAN_TI2R_RTR_Msk                     (0x1U << CAN_TI2R_RTR_Pos)        /*!< 0x00000002 */
N#define CAN_TI2R_RTR                         CAN_TI2R_RTR_Msk                  /*!< Remote Transmission Request */
N#define CAN_TI2R_IDE_Pos                     (2U)                              
N#define CAN_TI2R_IDE_Msk                     (0x1U << CAN_TI2R_IDE_Pos)        /*!< 0x00000004 */
N#define CAN_TI2R_IDE                         CAN_TI2R_IDE_Msk                  /*!< Identifier Extension */
N#define CAN_TI2R_EXID_Pos                    (3U)                              
N#define CAN_TI2R_EXID_Msk                    (0x3FFFFU << CAN_TI2R_EXID_Pos)   /*!< 0x001FFFF8 */
N#define CAN_TI2R_EXID                        CAN_TI2R_EXID_Msk                 /*!< Extended identifier */
N#define CAN_TI2R_STID_Pos                    (21U)                             
N#define CAN_TI2R_STID_Msk                    (0x7FFU << CAN_TI2R_STID_Pos)     /*!< 0xFFE00000 */
N#define CAN_TI2R_STID                        CAN_TI2R_STID_Msk                 /*!< Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_TDT2R register  ******************/  
N#define CAN_TDT2R_DLC_Pos                    (0U)                              
N#define CAN_TDT2R_DLC_Msk                    (0xFU << CAN_TDT2R_DLC_Pos)       /*!< 0x0000000F */
N#define CAN_TDT2R_DLC                        CAN_TDT2R_DLC_Msk                 /*!< Data Length Code */
N#define CAN_TDT2R_TGT_Pos                    (8U)                              
N#define CAN_TDT2R_TGT_Msk                    (0x1U << CAN_TDT2R_TGT_Pos)       /*!< 0x00000100 */
N#define CAN_TDT2R_TGT                        CAN_TDT2R_TGT_Msk                 /*!< Transmit Global Time */
N#define CAN_TDT2R_TIME_Pos                   (16U)                             
N#define CAN_TDT2R_TIME_Msk                   (0xFFFFU << CAN_TDT2R_TIME_Pos)   /*!< 0xFFFF0000 */
N#define CAN_TDT2R_TIME                       CAN_TDT2R_TIME_Msk                /*!< Message Time Stamp */
N
N/*******************  Bit definition for CAN_TDL2R register  ******************/
N#define CAN_TDL2R_DATA0_Pos                  (0U)                              
N#define CAN_TDL2R_DATA0_Msk                  (0xFFU << CAN_TDL2R_DATA0_Pos)    /*!< 0x000000FF */
N#define CAN_TDL2R_DATA0                      CAN_TDL2R_DATA0_Msk               /*!< Data byte 0 */
N#define CAN_TDL2R_DATA1_Pos                  (8U)                              
N#define CAN_TDL2R_DATA1_Msk                  (0xFFU << CAN_TDL2R_DATA1_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDL2R_DATA1                      CAN_TDL2R_DATA1_Msk               /*!< Data byte 1 */
N#define CAN_TDL2R_DATA2_Pos                  (16U)                             
N#define CAN_TDL2R_DATA2_Msk                  (0xFFU << CAN_TDL2R_DATA2_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDL2R_DATA2                      CAN_TDL2R_DATA2_Msk               /*!< Data byte 2 */
N#define CAN_TDL2R_DATA3_Pos                  (24U)                             
N#define CAN_TDL2R_DATA3_Msk                  (0xFFU << CAN_TDL2R_DATA3_Pos)    /*!< 0xFF000000 */
N#define CAN_TDL2R_DATA3                      CAN_TDL2R_DATA3_Msk               /*!< Data byte 3 */
N
N/*******************  Bit definition for CAN_TDH2R register  ******************/
N#define CAN_TDH2R_DATA4_Pos                  (0U)                              
N#define CAN_TDH2R_DATA4_Msk                  (0xFFU << CAN_TDH2R_DATA4_Pos)    /*!< 0x000000FF */
N#define CAN_TDH2R_DATA4                      CAN_TDH2R_DATA4_Msk               /*!< Data byte 4 */
N#define CAN_TDH2R_DATA5_Pos                  (8U)                              
N#define CAN_TDH2R_DATA5_Msk                  (0xFFU << CAN_TDH2R_DATA5_Pos)    /*!< 0x0000FF00 */
N#define CAN_TDH2R_DATA5                      CAN_TDH2R_DATA5_Msk               /*!< Data byte 5 */
N#define CAN_TDH2R_DATA6_Pos                  (16U)                             
N#define CAN_TDH2R_DATA6_Msk                  (0xFFU << CAN_TDH2R_DATA6_Pos)    /*!< 0x00FF0000 */
N#define CAN_TDH2R_DATA6                      CAN_TDH2R_DATA6_Msk               /*!< Data byte 6 */
N#define CAN_TDH2R_DATA7_Pos                  (24U)                             
N#define CAN_TDH2R_DATA7_Msk                  (0xFFU << CAN_TDH2R_DATA7_Pos)    /*!< 0xFF000000 */
N#define CAN_TDH2R_DATA7                      CAN_TDH2R_DATA7_Msk               /*!< Data byte 7 */
N
N/*******************  Bit definition for CAN_RI0R register  *******************/
N#define CAN_RI0R_RTR_Pos                     (1U)                              
N#define CAN_RI0R_RTR_Msk                     (0x1U << CAN_RI0R_RTR_Pos)        /*!< 0x00000002 */
N#define CAN_RI0R_RTR                         CAN_RI0R_RTR_Msk                  /*!< Remote Transmission Request */
N#define CAN_RI0R_IDE_Pos                     (2U)                              
N#define CAN_RI0R_IDE_Msk                     (0x1U << CAN_RI0R_IDE_Pos)        /*!< 0x00000004 */
N#define CAN_RI0R_IDE                         CAN_RI0R_IDE_Msk                  /*!< Identifier Extension */
N#define CAN_RI0R_EXID_Pos                    (3U)                              
N#define CAN_RI0R_EXID_Msk                    (0x3FFFFU << CAN_RI0R_EXID_Pos)   /*!< 0x001FFFF8 */
N#define CAN_RI0R_EXID                        CAN_RI0R_EXID_Msk                 /*!< Extended Identifier */
N#define CAN_RI0R_STID_Pos                    (21U)                             
N#define CAN_RI0R_STID_Msk                    (0x7FFU << CAN_RI0R_STID_Pos)     /*!< 0xFFE00000 */
N#define CAN_RI0R_STID                        CAN_RI0R_STID_Msk                 /*!< Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_RDT0R register  ******************/
N#define CAN_RDT0R_DLC_Pos                    (0U)                              
N#define CAN_RDT0R_DLC_Msk                    (0xFU << CAN_RDT0R_DLC_Pos)       /*!< 0x0000000F */
N#define CAN_RDT0R_DLC                        CAN_RDT0R_DLC_Msk                 /*!< Data Length Code */
N#define CAN_RDT0R_FMI_Pos                    (8U)                              
N#define CAN_RDT0R_FMI_Msk                    (0xFFU << CAN_RDT0R_FMI_Pos)      /*!< 0x0000FF00 */
N#define CAN_RDT0R_FMI                        CAN_RDT0R_FMI_Msk                 /*!< Filter Match Index */
N#define CAN_RDT0R_TIME_Pos                   (16U)                             
N#define CAN_RDT0R_TIME_Msk                   (0xFFFFU << CAN_RDT0R_TIME_Pos)   /*!< 0xFFFF0000 */
N#define CAN_RDT0R_TIME                       CAN_RDT0R_TIME_Msk                /*!< Message Time Stamp */
N
N/*******************  Bit definition for CAN_RDL0R register  ******************/
N#define CAN_RDL0R_DATA0_Pos                  (0U)                              
N#define CAN_RDL0R_DATA0_Msk                  (0xFFU << CAN_RDL0R_DATA0_Pos)    /*!< 0x000000FF */
N#define CAN_RDL0R_DATA0                      CAN_RDL0R_DATA0_Msk               /*!< Data byte 0 */
N#define CAN_RDL0R_DATA1_Pos                  (8U)                              
N#define CAN_RDL0R_DATA1_Msk                  (0xFFU << CAN_RDL0R_DATA1_Pos)    /*!< 0x0000FF00 */
N#define CAN_RDL0R_DATA1                      CAN_RDL0R_DATA1_Msk               /*!< Data byte 1 */
N#define CAN_RDL0R_DATA2_Pos                  (16U)                             
N#define CAN_RDL0R_DATA2_Msk                  (0xFFU << CAN_RDL0R_DATA2_Pos)    /*!< 0x00FF0000 */
N#define CAN_RDL0R_DATA2                      CAN_RDL0R_DATA2_Msk               /*!< Data byte 2 */
N#define CAN_RDL0R_DATA3_Pos                  (24U)                             
N#define CAN_RDL0R_DATA3_Msk                  (0xFFU << CAN_RDL0R_DATA3_Pos)    /*!< 0xFF000000 */
N#define CAN_RDL0R_DATA3                      CAN_RDL0R_DATA3_Msk               /*!< Data byte 3 */
N
N/*******************  Bit definition for CAN_RDH0R register  ******************/
N#define CAN_RDH0R_DATA4_Pos                  (0U)                              
N#define CAN_RDH0R_DATA4_Msk                  (0xFFU << CAN_RDH0R_DATA4_Pos)    /*!< 0x000000FF */
N#define CAN_RDH0R_DATA4                      CAN_RDH0R_DATA4_Msk               /*!< Data byte 4 */
N#define CAN_RDH0R_DATA5_Pos                  (8U)                              
N#define CAN_RDH0R_DATA5_Msk                  (0xFFU << CAN_RDH0R_DATA5_Pos)    /*!< 0x0000FF00 */
N#define CAN_RDH0R_DATA5                      CAN_RDH0R_DATA5_Msk               /*!< Data byte 5 */
N#define CAN_RDH0R_DATA6_Pos                  (16U)                             
N#define CAN_RDH0R_DATA6_Msk                  (0xFFU << CAN_RDH0R_DATA6_Pos)    /*!< 0x00FF0000 */
N#define CAN_RDH0R_DATA6                      CAN_RDH0R_DATA6_Msk               /*!< Data byte 6 */
N#define CAN_RDH0R_DATA7_Pos                  (24U)                             
N#define CAN_RDH0R_DATA7_Msk                  (0xFFU << CAN_RDH0R_DATA7_Pos)    /*!< 0xFF000000 */
N#define CAN_RDH0R_DATA7                      CAN_RDH0R_DATA7_Msk               /*!< Data byte 7 */
N
N/*******************  Bit definition for CAN_RI1R register  *******************/
N#define CAN_RI1R_RTR_Pos                     (1U)                              
N#define CAN_RI1R_RTR_Msk                     (0x1U << CAN_RI1R_RTR_Pos)        /*!< 0x00000002 */
N#define CAN_RI1R_RTR                         CAN_RI1R_RTR_Msk                  /*!< Remote Transmission Request */
N#define CAN_RI1R_IDE_Pos                     (2U)                              
N#define CAN_RI1R_IDE_Msk                     (0x1U << CAN_RI1R_IDE_Pos)        /*!< 0x00000004 */
N#define CAN_RI1R_IDE                         CAN_RI1R_IDE_Msk                  /*!< Identifier Extension */
N#define CAN_RI1R_EXID_Pos                    (3U)                              
N#define CAN_RI1R_EXID_Msk                    (0x3FFFFU << CAN_RI1R_EXID_Pos)   /*!< 0x001FFFF8 */
N#define CAN_RI1R_EXID                        CAN_RI1R_EXID_Msk                 /*!< Extended identifier */
N#define CAN_RI1R_STID_Pos                    (21U)                             
N#define CAN_RI1R_STID_Msk                    (0x7FFU << CAN_RI1R_STID_Pos)     /*!< 0xFFE00000 */
N#define CAN_RI1R_STID                        CAN_RI1R_STID_Msk                 /*!< Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_RDT1R register  ******************/
N#define CAN_RDT1R_DLC_Pos                    (0U)                              
N#define CAN_RDT1R_DLC_Msk                    (0xFU << CAN_RDT1R_DLC_Pos)       /*!< 0x0000000F */
N#define CAN_RDT1R_DLC                        CAN_RDT1R_DLC_Msk                 /*!< Data Length Code */
N#define CAN_RDT1R_FMI_Pos                    (8U)                              
N#define CAN_RDT1R_FMI_Msk                    (0xFFU << CAN_RDT1R_FMI_Pos)      /*!< 0x0000FF00 */
N#define CAN_RDT1R_FMI                        CAN_RDT1R_FMI_Msk                 /*!< Filter Match Index */
N#define CAN_RDT1R_TIME_Pos                   (16U)                             
N#define CAN_RDT1R_TIME_Msk                   (0xFFFFU << CAN_RDT1R_TIME_Pos)   /*!< 0xFFFF0000 */
N#define CAN_RDT1R_TIME                       CAN_RDT1R_TIME_Msk                /*!< Message Time Stamp */
N
N/*******************  Bit definition for CAN_RDL1R register  ******************/
N#define CAN_RDL1R_DATA0_Pos                  (0U)                              
N#define CAN_RDL1R_DATA0_Msk                  (0xFFU << CAN_RDL1R_DATA0_Pos)    /*!< 0x000000FF */
N#define CAN_RDL1R_DATA0                      CAN_RDL1R_DATA0_Msk               /*!< Data byte 0 */
N#define CAN_RDL1R_DATA1_Pos                  (8U)                              
N#define CAN_RDL1R_DATA1_Msk                  (0xFFU << CAN_RDL1R_DATA1_Pos)    /*!< 0x0000FF00 */
N#define CAN_RDL1R_DATA1                      CAN_RDL1R_DATA1_Msk               /*!< Data byte 1 */
N#define CAN_RDL1R_DATA2_Pos                  (16U)                             
N#define CAN_RDL1R_DATA2_Msk                  (0xFFU << CAN_RDL1R_DATA2_Pos)    /*!< 0x00FF0000 */
N#define CAN_RDL1R_DATA2                      CAN_RDL1R_DATA2_Msk               /*!< Data byte 2 */
N#define CAN_RDL1R_DATA3_Pos                  (24U)                             
N#define CAN_RDL1R_DATA3_Msk                  (0xFFU << CAN_RDL1R_DATA3_Pos)    /*!< 0xFF000000 */
N#define CAN_RDL1R_DATA3                      CAN_RDL1R_DATA3_Msk               /*!< Data byte 3 */
N
N/*******************  Bit definition for CAN_RDH1R register  ******************/
N#define CAN_RDH1R_DATA4_Pos                  (0U)                              
N#define CAN_RDH1R_DATA4_Msk                  (0xFFU << CAN_RDH1R_DATA4_Pos)    /*!< 0x000000FF */
N#define CAN_RDH1R_DATA4                      CAN_RDH1R_DATA4_Msk               /*!< Data byte 4 */
N#define CAN_RDH1R_DATA5_Pos                  (8U)                              
N#define CAN_RDH1R_DATA5_Msk                  (0xFFU << CAN_RDH1R_DATA5_Pos)    /*!< 0x0000FF00 */
N#define CAN_RDH1R_DATA5                      CAN_RDH1R_DATA5_Msk               /*!< Data byte 5 */
N#define CAN_RDH1R_DATA6_Pos                  (16U)                             
N#define CAN_RDH1R_DATA6_Msk                  (0xFFU << CAN_RDH1R_DATA6_Pos)    /*!< 0x00FF0000 */
N#define CAN_RDH1R_DATA6                      CAN_RDH1R_DATA6_Msk               /*!< Data byte 6 */
N#define CAN_RDH1R_DATA7_Pos                  (24U)                             
N#define CAN_RDH1R_DATA7_Msk                  (0xFFU << CAN_RDH1R_DATA7_Pos)    /*!< 0xFF000000 */
N#define CAN_RDH1R_DATA7                      CAN_RDH1R_DATA7_Msk               /*!< Data byte 7 */
N
N/*!< CAN filter registers */
N/*******************  Bit definition for CAN_FMR register  ********************/
N#define CAN_FMR_FINIT_Pos                    (0U)                              
N#define CAN_FMR_FINIT_Msk                    (0x1U << CAN_FMR_FINIT_Pos)       /*!< 0x00000001 */
N#define CAN_FMR_FINIT                        CAN_FMR_FINIT_Msk                 /*!< Filter Init Mode */
N#define CAN_FMR_CAN2SB_Pos                   (8U)                              
N#define CAN_FMR_CAN2SB_Msk                   (0x3FU << CAN_FMR_CAN2SB_Pos)     /*!< 0x00003F00 */
N#define CAN_FMR_CAN2SB                       CAN_FMR_CAN2SB_Msk                /*!< CAN2 start bank */
N
N/*******************  Bit definition for CAN_FM1R register  *******************/
N#define CAN_FM1R_FBM_Pos                     (0U)                              
N#define CAN_FM1R_FBM_Msk                     (0x3FFFU << CAN_FM1R_FBM_Pos)     /*!< 0x00003FFF */
N#define CAN_FM1R_FBM                         CAN_FM1R_FBM_Msk                  /*!< Filter Mode */
N#define CAN_FM1R_FBM0_Pos                    (0U)                              
N#define CAN_FM1R_FBM0_Msk                    (0x1U << CAN_FM1R_FBM0_Pos)       /*!< 0x00000001 */
N#define CAN_FM1R_FBM0                        CAN_FM1R_FBM0_Msk                 /*!< Filter Init Mode for filter 0 */
N#define CAN_FM1R_FBM1_Pos                    (1U)                              
N#define CAN_FM1R_FBM1_Msk                    (0x1U << CAN_FM1R_FBM1_Pos)       /*!< 0x00000002 */
N#define CAN_FM1R_FBM1                        CAN_FM1R_FBM1_Msk                 /*!< Filter Init Mode for filter 1 */
N#define CAN_FM1R_FBM2_Pos                    (2U)                              
N#define CAN_FM1R_FBM2_Msk                    (0x1U << CAN_FM1R_FBM2_Pos)       /*!< 0x00000004 */
N#define CAN_FM1R_FBM2                        CAN_FM1R_FBM2_Msk                 /*!< Filter Init Mode for filter 2 */
N#define CAN_FM1R_FBM3_Pos                    (3U)                              
N#define CAN_FM1R_FBM3_Msk                    (0x1U << CAN_FM1R_FBM3_Pos)       /*!< 0x00000008 */
N#define CAN_FM1R_FBM3                        CAN_FM1R_FBM3_Msk                 /*!< Filter Init Mode for filter 3 */
N#define CAN_FM1R_FBM4_Pos                    (4U)                              
N#define CAN_FM1R_FBM4_Msk                    (0x1U << CAN_FM1R_FBM4_Pos)       /*!< 0x00000010 */
N#define CAN_FM1R_FBM4                        CAN_FM1R_FBM4_Msk                 /*!< Filter Init Mode for filter 4 */
N#define CAN_FM1R_FBM5_Pos                    (5U)                              
N#define CAN_FM1R_FBM5_Msk                    (0x1U << CAN_FM1R_FBM5_Pos)       /*!< 0x00000020 */
N#define CAN_FM1R_FBM5                        CAN_FM1R_FBM5_Msk                 /*!< Filter Init Mode for filter 5 */
N#define CAN_FM1R_FBM6_Pos                    (6U)                              
N#define CAN_FM1R_FBM6_Msk                    (0x1U << CAN_FM1R_FBM6_Pos)       /*!< 0x00000040 */
N#define CAN_FM1R_FBM6                        CAN_FM1R_FBM6_Msk                 /*!< Filter Init Mode for filter 6 */
N#define CAN_FM1R_FBM7_Pos                    (7U)                              
N#define CAN_FM1R_FBM7_Msk                    (0x1U << CAN_FM1R_FBM7_Pos)       /*!< 0x00000080 */
N#define CAN_FM1R_FBM7                        CAN_FM1R_FBM7_Msk                 /*!< Filter Init Mode for filter 7 */
N#define CAN_FM1R_FBM8_Pos                    (8U)                              
N#define CAN_FM1R_FBM8_Msk                    (0x1U << CAN_FM1R_FBM8_Pos)       /*!< 0x00000100 */
N#define CAN_FM1R_FBM8                        CAN_FM1R_FBM8_Msk                 /*!< Filter Init Mode for filter 8 */
N#define CAN_FM1R_FBM9_Pos                    (9U)                              
N#define CAN_FM1R_FBM9_Msk                    (0x1U << CAN_FM1R_FBM9_Pos)       /*!< 0x00000200 */
N#define CAN_FM1R_FBM9                        CAN_FM1R_FBM9_Msk                 /*!< Filter Init Mode for filter 9 */
N#define CAN_FM1R_FBM10_Pos                   (10U)                             
N#define CAN_FM1R_FBM10_Msk                   (0x1U << CAN_FM1R_FBM10_Pos)      /*!< 0x00000400 */
N#define CAN_FM1R_FBM10                       CAN_FM1R_FBM10_Msk                /*!< Filter Init Mode for filter 10 */
N#define CAN_FM1R_FBM11_Pos                   (11U)                             
N#define CAN_FM1R_FBM11_Msk                   (0x1U << CAN_FM1R_FBM11_Pos)      /*!< 0x00000800 */
N#define CAN_FM1R_FBM11                       CAN_FM1R_FBM11_Msk                /*!< Filter Init Mode for filter 11 */
N#define CAN_FM1R_FBM12_Pos                   (12U)                             
N#define CAN_FM1R_FBM12_Msk                   (0x1U << CAN_FM1R_FBM12_Pos)      /*!< 0x00001000 */
N#define CAN_FM1R_FBM12                       CAN_FM1R_FBM12_Msk                /*!< Filter Init Mode for filter 12 */
N#define CAN_FM1R_FBM13_Pos                   (13U)                             
N#define CAN_FM1R_FBM13_Msk                   (0x1U << CAN_FM1R_FBM13_Pos)      /*!< 0x00002000 */
N#define CAN_FM1R_FBM13                       CAN_FM1R_FBM13_Msk                /*!< Filter Init Mode for filter 13 */
N
N/*******************  Bit definition for CAN_FS1R register  *******************/
N#define CAN_FS1R_FSC_Pos                     (0U)                              
N#define CAN_FS1R_FSC_Msk                     (0x3FFFU << CAN_FS1R_FSC_Pos)     /*!< 0x00003FFF */
N#define CAN_FS1R_FSC                         CAN_FS1R_FSC_Msk                  /*!< Filter Scale Configuration */
N#define CAN_FS1R_FSC0_Pos                    (0U)                              
N#define CAN_FS1R_FSC0_Msk                    (0x1U << CAN_FS1R_FSC0_Pos)       /*!< 0x00000001 */
N#define CAN_FS1R_FSC0                        CAN_FS1R_FSC0_Msk                 /*!< Filter Scale Configuration for filter 0 */
N#define CAN_FS1R_FSC1_Pos                    (1U)                              
N#define CAN_FS1R_FSC1_Msk                    (0x1U << CAN_FS1R_FSC1_Pos)       /*!< 0x00000002 */
N#define CAN_FS1R_FSC1                        CAN_FS1R_FSC1_Msk                 /*!< Filter Scale Configuration for filter 1 */
N#define CAN_FS1R_FSC2_Pos                    (2U)                              
N#define CAN_FS1R_FSC2_Msk                    (0x1U << CAN_FS1R_FSC2_Pos)       /*!< 0x00000004 */
N#define CAN_FS1R_FSC2                        CAN_FS1R_FSC2_Msk                 /*!< Filter Scale Configuration for filter 2 */
N#define CAN_FS1R_FSC3_Pos                    (3U)                              
N#define CAN_FS1R_FSC3_Msk                    (0x1U << CAN_FS1R_FSC3_Pos)       /*!< 0x00000008 */
N#define CAN_FS1R_FSC3                        CAN_FS1R_FSC3_Msk                 /*!< Filter Scale Configuration for filter 3 */
N#define CAN_FS1R_FSC4_Pos                    (4U)                              
N#define CAN_FS1R_FSC4_Msk                    (0x1U << CAN_FS1R_FSC4_Pos)       /*!< 0x00000010 */
N#define CAN_FS1R_FSC4                        CAN_FS1R_FSC4_Msk                 /*!< Filter Scale Configuration for filter 4 */
N#define CAN_FS1R_FSC5_Pos                    (5U)                              
N#define CAN_FS1R_FSC5_Msk                    (0x1U << CAN_FS1R_FSC5_Pos)       /*!< 0x00000020 */
N#define CAN_FS1R_FSC5                        CAN_FS1R_FSC5_Msk                 /*!< Filter Scale Configuration for filter 5 */
N#define CAN_FS1R_FSC6_Pos                    (6U)                              
N#define CAN_FS1R_FSC6_Msk                    (0x1U << CAN_FS1R_FSC6_Pos)       /*!< 0x00000040 */
N#define CAN_FS1R_FSC6                        CAN_FS1R_FSC6_Msk                 /*!< Filter Scale Configuration for filter 6 */
N#define CAN_FS1R_FSC7_Pos                    (7U)                              
N#define CAN_FS1R_FSC7_Msk                    (0x1U << CAN_FS1R_FSC7_Pos)       /*!< 0x00000080 */
N#define CAN_FS1R_FSC7                        CAN_FS1R_FSC7_Msk                 /*!< Filter Scale Configuration for filter 7 */
N#define CAN_FS1R_FSC8_Pos                    (8U)                              
N#define CAN_FS1R_FSC8_Msk                    (0x1U << CAN_FS1R_FSC8_Pos)       /*!< 0x00000100 */
N#define CAN_FS1R_FSC8                        CAN_FS1R_FSC8_Msk                 /*!< Filter Scale Configuration for filter 8 */
N#define CAN_FS1R_FSC9_Pos                    (9U)                              
N#define CAN_FS1R_FSC9_Msk                    (0x1U << CAN_FS1R_FSC9_Pos)       /*!< 0x00000200 */
N#define CAN_FS1R_FSC9                        CAN_FS1R_FSC9_Msk                 /*!< Filter Scale Configuration for filter 9 */
N#define CAN_FS1R_FSC10_Pos                   (10U)                             
N#define CAN_FS1R_FSC10_Msk                   (0x1U << CAN_FS1R_FSC10_Pos)      /*!< 0x00000400 */
N#define CAN_FS1R_FSC10                       CAN_FS1R_FSC10_Msk                /*!< Filter Scale Configuration for filter 10 */
N#define CAN_FS1R_FSC11_Pos                   (11U)                             
N#define CAN_FS1R_FSC11_Msk                   (0x1U << CAN_FS1R_FSC11_Pos)      /*!< 0x00000800 */
N#define CAN_FS1R_FSC11                       CAN_FS1R_FSC11_Msk                /*!< Filter Scale Configuration for filter 11 */
N#define CAN_FS1R_FSC12_Pos                   (12U)                             
N#define CAN_FS1R_FSC12_Msk                   (0x1U << CAN_FS1R_FSC12_Pos)      /*!< 0x00001000 */
N#define CAN_FS1R_FSC12                       CAN_FS1R_FSC12_Msk                /*!< Filter Scale Configuration for filter 12 */
N#define CAN_FS1R_FSC13_Pos                   (13U)                             
N#define CAN_FS1R_FSC13_Msk                   (0x1U << CAN_FS1R_FSC13_Pos)      /*!< 0x00002000 */
N#define CAN_FS1R_FSC13                       CAN_FS1R_FSC13_Msk                /*!< Filter Scale Configuration for filter 13 */
N
N/******************  Bit definition for CAN_FFA1R register  *******************/
N#define CAN_FFA1R_FFA_Pos                    (0U)                              
N#define CAN_FFA1R_FFA_Msk                    (0x3FFFU << CAN_FFA1R_FFA_Pos)    /*!< 0x00003FFF */
N#define CAN_FFA1R_FFA                        CAN_FFA1R_FFA_Msk                 /*!< Filter FIFO Assignment */
N#define CAN_FFA1R_FFA0_Pos                   (0U)                              
N#define CAN_FFA1R_FFA0_Msk                   (0x1U << CAN_FFA1R_FFA0_Pos)      /*!< 0x00000001 */
N#define CAN_FFA1R_FFA0                       CAN_FFA1R_FFA0_Msk                /*!< Filter FIFO Assignment for filter 0 */
N#define CAN_FFA1R_FFA1_Pos                   (1U)                              
N#define CAN_FFA1R_FFA1_Msk                   (0x1U << CAN_FFA1R_FFA1_Pos)      /*!< 0x00000002 */
N#define CAN_FFA1R_FFA1                       CAN_FFA1R_FFA1_Msk                /*!< Filter FIFO Assignment for filter 1 */
N#define CAN_FFA1R_FFA2_Pos                   (2U)                              
N#define CAN_FFA1R_FFA2_Msk                   (0x1U << CAN_FFA1R_FFA2_Pos)      /*!< 0x00000004 */
N#define CAN_FFA1R_FFA2                       CAN_FFA1R_FFA2_Msk                /*!< Filter FIFO Assignment for filter 2 */
N#define CAN_FFA1R_FFA3_Pos                   (3U)                              
N#define CAN_FFA1R_FFA3_Msk                   (0x1U << CAN_FFA1R_FFA3_Pos)      /*!< 0x00000008 */
N#define CAN_FFA1R_FFA3                       CAN_FFA1R_FFA3_Msk                /*!< Filter FIFO Assignment for filter 3 */
N#define CAN_FFA1R_FFA4_Pos                   (4U)                              
N#define CAN_FFA1R_FFA4_Msk                   (0x1U << CAN_FFA1R_FFA4_Pos)      /*!< 0x00000010 */
N#define CAN_FFA1R_FFA4                       CAN_FFA1R_FFA4_Msk                /*!< Filter FIFO Assignment for filter 4 */
N#define CAN_FFA1R_FFA5_Pos                   (5U)                              
N#define CAN_FFA1R_FFA5_Msk                   (0x1U << CAN_FFA1R_FFA5_Pos)      /*!< 0x00000020 */
N#define CAN_FFA1R_FFA5                       CAN_FFA1R_FFA5_Msk                /*!< Filter FIFO Assignment for filter 5 */
N#define CAN_FFA1R_FFA6_Pos                   (6U)                              
N#define CAN_FFA1R_FFA6_Msk                   (0x1U << CAN_FFA1R_FFA6_Pos)      /*!< 0x00000040 */
N#define CAN_FFA1R_FFA6                       CAN_FFA1R_FFA6_Msk                /*!< Filter FIFO Assignment for filter 6 */
N#define CAN_FFA1R_FFA7_Pos                   (7U)                              
N#define CAN_FFA1R_FFA7_Msk                   (0x1U << CAN_FFA1R_FFA7_Pos)      /*!< 0x00000080 */
N#define CAN_FFA1R_FFA7                       CAN_FFA1R_FFA7_Msk                /*!< Filter FIFO Assignment for filter 7 */
N#define CAN_FFA1R_FFA8_Pos                   (8U)                              
N#define CAN_FFA1R_FFA8_Msk                   (0x1U << CAN_FFA1R_FFA8_Pos)      /*!< 0x00000100 */
N#define CAN_FFA1R_FFA8                       CAN_FFA1R_FFA8_Msk                /*!< Filter FIFO Assignment for filter 8 */
N#define CAN_FFA1R_FFA9_Pos                   (9U)                              
N#define CAN_FFA1R_FFA9_Msk                   (0x1U << CAN_FFA1R_FFA9_Pos)      /*!< 0x00000200 */
N#define CAN_FFA1R_FFA9                       CAN_FFA1R_FFA9_Msk                /*!< Filter FIFO Assignment for filter 9 */
N#define CAN_FFA1R_FFA10_Pos                  (10U)                             
N#define CAN_FFA1R_FFA10_Msk                  (0x1U << CAN_FFA1R_FFA10_Pos)     /*!< 0x00000400 */
N#define CAN_FFA1R_FFA10                      CAN_FFA1R_FFA10_Msk               /*!< Filter FIFO Assignment for filter 10 */
N#define CAN_FFA1R_FFA11_Pos                  (11U)                             
N#define CAN_FFA1R_FFA11_Msk                  (0x1U << CAN_FFA1R_FFA11_Pos)     /*!< 0x00000800 */
N#define CAN_FFA1R_FFA11                      CAN_FFA1R_FFA11_Msk               /*!< Filter FIFO Assignment for filter 11 */
N#define CAN_FFA1R_FFA12_Pos                  (12U)                             
N#define CAN_FFA1R_FFA12_Msk                  (0x1U << CAN_FFA1R_FFA12_Pos)     /*!< 0x00001000 */
N#define CAN_FFA1R_FFA12                      CAN_FFA1R_FFA12_Msk               /*!< Filter FIFO Assignment for filter 12 */
N#define CAN_FFA1R_FFA13_Pos                  (13U)                             
N#define CAN_FFA1R_FFA13_Msk                  (0x1U << CAN_FFA1R_FFA13_Pos)     /*!< 0x00002000 */
N#define CAN_FFA1R_FFA13                      CAN_FFA1R_FFA13_Msk               /*!< Filter FIFO Assignment for filter 13 */
N
N/*******************  Bit definition for CAN_FA1R register  *******************/
N#define CAN_FA1R_FACT_Pos                    (0U)                              
N#define CAN_FA1R_FACT_Msk                    (0x3FFFU << CAN_FA1R_FACT_Pos)    /*!< 0x00003FFF */
N#define CAN_FA1R_FACT                        CAN_FA1R_FACT_Msk                 /*!< Filter Active */
N#define CAN_FA1R_FACT0_Pos                   (0U)                              
N#define CAN_FA1R_FACT0_Msk                   (0x1U << CAN_FA1R_FACT0_Pos)      /*!< 0x00000001 */
N#define CAN_FA1R_FACT0                       CAN_FA1R_FACT0_Msk                /*!< Filter 0 Active */
N#define CAN_FA1R_FACT1_Pos                   (1U)                              
N#define CAN_FA1R_FACT1_Msk                   (0x1U << CAN_FA1R_FACT1_Pos)      /*!< 0x00000002 */
N#define CAN_FA1R_FACT1                       CAN_FA1R_FACT1_Msk                /*!< Filter 1 Active */
N#define CAN_FA1R_FACT2_Pos                   (2U)                              
N#define CAN_FA1R_FACT2_Msk                   (0x1U << CAN_FA1R_FACT2_Pos)      /*!< 0x00000004 */
N#define CAN_FA1R_FACT2                       CAN_FA1R_FACT2_Msk                /*!< Filter 2 Active */
N#define CAN_FA1R_FACT3_Pos                   (3U)                              
N#define CAN_FA1R_FACT3_Msk                   (0x1U << CAN_FA1R_FACT3_Pos)      /*!< 0x00000008 */
N#define CAN_FA1R_FACT3                       CAN_FA1R_FACT3_Msk                /*!< Filter 3 Active */
N#define CAN_FA1R_FACT4_Pos                   (4U)                              
N#define CAN_FA1R_FACT4_Msk                   (0x1U << CAN_FA1R_FACT4_Pos)      /*!< 0x00000010 */
N#define CAN_FA1R_FACT4                       CAN_FA1R_FACT4_Msk                /*!< Filter 4 Active */
N#define CAN_FA1R_FACT5_Pos                   (5U)                              
N#define CAN_FA1R_FACT5_Msk                   (0x1U << CAN_FA1R_FACT5_Pos)      /*!< 0x00000020 */
N#define CAN_FA1R_FACT5                       CAN_FA1R_FACT5_Msk                /*!< Filter 5 Active */
N#define CAN_FA1R_FACT6_Pos                   (6U)                              
N#define CAN_FA1R_FACT6_Msk                   (0x1U << CAN_FA1R_FACT6_Pos)      /*!< 0x00000040 */
N#define CAN_FA1R_FACT6                       CAN_FA1R_FACT6_Msk                /*!< Filter 6 Active */
N#define CAN_FA1R_FACT7_Pos                   (7U)                              
N#define CAN_FA1R_FACT7_Msk                   (0x1U << CAN_FA1R_FACT7_Pos)      /*!< 0x00000080 */
N#define CAN_FA1R_FACT7                       CAN_FA1R_FACT7_Msk                /*!< Filter 7 Active */
N#define CAN_FA1R_FACT8_Pos                   (8U)                              
N#define CAN_FA1R_FACT8_Msk                   (0x1U << CAN_FA1R_FACT8_Pos)      /*!< 0x00000100 */
N#define CAN_FA1R_FACT8                       CAN_FA1R_FACT8_Msk                /*!< Filter 8 Active */
N#define CAN_FA1R_FACT9_Pos                   (9U)                              
N#define CAN_FA1R_FACT9_Msk                   (0x1U << CAN_FA1R_FACT9_Pos)      /*!< 0x00000200 */
N#define CAN_FA1R_FACT9                       CAN_FA1R_FACT9_Msk                /*!< Filter 9 Active */
N#define CAN_FA1R_FACT10_Pos                  (10U)                             
N#define CAN_FA1R_FACT10_Msk                  (0x1U << CAN_FA1R_FACT10_Pos)     /*!< 0x00000400 */
N#define CAN_FA1R_FACT10                      CAN_FA1R_FACT10_Msk               /*!< Filter 10 Active */
N#define CAN_FA1R_FACT11_Pos                  (11U)                             
N#define CAN_FA1R_FACT11_Msk                  (0x1U << CAN_FA1R_FACT11_Pos)     /*!< 0x00000800 */
N#define CAN_FA1R_FACT11                      CAN_FA1R_FACT11_Msk               /*!< Filter 11 Active */
N#define CAN_FA1R_FACT12_Pos                  (12U)                             
N#define CAN_FA1R_FACT12_Msk                  (0x1U << CAN_FA1R_FACT12_Pos)     /*!< 0x00001000 */
N#define CAN_FA1R_FACT12                      CAN_FA1R_FACT12_Msk               /*!< Filter 12 Active */
N#define CAN_FA1R_FACT13_Pos                  (13U)                             
N#define CAN_FA1R_FACT13_Msk                  (0x1U << CAN_FA1R_FACT13_Pos)     /*!< 0x00002000 */
N#define CAN_FA1R_FACT13                      CAN_FA1R_FACT13_Msk               /*!< Filter 13 Active */
N
N/*******************  Bit definition for CAN_F0R1 register  *******************/
N#define CAN_F0R1_FB0_Pos                     (0U)                              
N#define CAN_F0R1_FB0_Msk                     (0x1U << CAN_F0R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F0R1_FB0                         CAN_F0R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F0R1_FB1_Pos                     (1U)                              
N#define CAN_F0R1_FB1_Msk                     (0x1U << CAN_F0R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F0R1_FB1                         CAN_F0R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F0R1_FB2_Pos                     (2U)                              
N#define CAN_F0R1_FB2_Msk                     (0x1U << CAN_F0R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F0R1_FB2                         CAN_F0R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F0R1_FB3_Pos                     (3U)                              
N#define CAN_F0R1_FB3_Msk                     (0x1U << CAN_F0R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F0R1_FB3                         CAN_F0R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F0R1_FB4_Pos                     (4U)                              
N#define CAN_F0R1_FB4_Msk                     (0x1U << CAN_F0R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F0R1_FB4                         CAN_F0R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F0R1_FB5_Pos                     (5U)                              
N#define CAN_F0R1_FB5_Msk                     (0x1U << CAN_F0R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F0R1_FB5                         CAN_F0R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F0R1_FB6_Pos                     (6U)                              
N#define CAN_F0R1_FB6_Msk                     (0x1U << CAN_F0R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F0R1_FB6                         CAN_F0R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F0R1_FB7_Pos                     (7U)                              
N#define CAN_F0R1_FB7_Msk                     (0x1U << CAN_F0R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F0R1_FB7                         CAN_F0R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F0R1_FB8_Pos                     (8U)                              
N#define CAN_F0R1_FB8_Msk                     (0x1U << CAN_F0R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F0R1_FB8                         CAN_F0R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F0R1_FB9_Pos                     (9U)                              
N#define CAN_F0R1_FB9_Msk                     (0x1U << CAN_F0R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F0R1_FB9                         CAN_F0R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F0R1_FB10_Pos                    (10U)                             
N#define CAN_F0R1_FB10_Msk                    (0x1U << CAN_F0R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F0R1_FB10                        CAN_F0R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F0R1_FB11_Pos                    (11U)                             
N#define CAN_F0R1_FB11_Msk                    (0x1U << CAN_F0R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F0R1_FB11                        CAN_F0R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F0R1_FB12_Pos                    (12U)                             
N#define CAN_F0R1_FB12_Msk                    (0x1U << CAN_F0R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F0R1_FB12                        CAN_F0R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F0R1_FB13_Pos                    (13U)                             
N#define CAN_F0R1_FB13_Msk                    (0x1U << CAN_F0R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F0R1_FB13                        CAN_F0R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F0R1_FB14_Pos                    (14U)                             
N#define CAN_F0R1_FB14_Msk                    (0x1U << CAN_F0R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F0R1_FB14                        CAN_F0R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F0R1_FB15_Pos                    (15U)                             
N#define CAN_F0R1_FB15_Msk                    (0x1U << CAN_F0R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F0R1_FB15                        CAN_F0R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F0R1_FB16_Pos                    (16U)                             
N#define CAN_F0R1_FB16_Msk                    (0x1U << CAN_F0R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F0R1_FB16                        CAN_F0R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F0R1_FB17_Pos                    (17U)                             
N#define CAN_F0R1_FB17_Msk                    (0x1U << CAN_F0R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F0R1_FB17                        CAN_F0R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F0R1_FB18_Pos                    (18U)                             
N#define CAN_F0R1_FB18_Msk                    (0x1U << CAN_F0R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F0R1_FB18                        CAN_F0R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F0R1_FB19_Pos                    (19U)                             
N#define CAN_F0R1_FB19_Msk                    (0x1U << CAN_F0R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F0R1_FB19                        CAN_F0R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F0R1_FB20_Pos                    (20U)                             
N#define CAN_F0R1_FB20_Msk                    (0x1U << CAN_F0R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F0R1_FB20                        CAN_F0R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F0R1_FB21_Pos                    (21U)                             
N#define CAN_F0R1_FB21_Msk                    (0x1U << CAN_F0R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F0R1_FB21                        CAN_F0R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F0R1_FB22_Pos                    (22U)                             
N#define CAN_F0R1_FB22_Msk                    (0x1U << CAN_F0R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F0R1_FB22                        CAN_F0R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F0R1_FB23_Pos                    (23U)                             
N#define CAN_F0R1_FB23_Msk                    (0x1U << CAN_F0R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F0R1_FB23                        CAN_F0R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F0R1_FB24_Pos                    (24U)                             
N#define CAN_F0R1_FB24_Msk                    (0x1U << CAN_F0R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F0R1_FB24                        CAN_F0R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F0R1_FB25_Pos                    (25U)                             
N#define CAN_F0R1_FB25_Msk                    (0x1U << CAN_F0R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F0R1_FB25                        CAN_F0R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F0R1_FB26_Pos                    (26U)                             
N#define CAN_F0R1_FB26_Msk                    (0x1U << CAN_F0R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F0R1_FB26                        CAN_F0R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F0R1_FB27_Pos                    (27U)                             
N#define CAN_F0R1_FB27_Msk                    (0x1U << CAN_F0R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F0R1_FB27                        CAN_F0R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F0R1_FB28_Pos                    (28U)                             
N#define CAN_F0R1_FB28_Msk                    (0x1U << CAN_F0R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F0R1_FB28                        CAN_F0R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F0R1_FB29_Pos                    (29U)                             
N#define CAN_F0R1_FB29_Msk                    (0x1U << CAN_F0R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F0R1_FB29                        CAN_F0R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F0R1_FB30_Pos                    (30U)                             
N#define CAN_F0R1_FB30_Msk                    (0x1U << CAN_F0R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F0R1_FB30                        CAN_F0R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F0R1_FB31_Pos                    (31U)                             
N#define CAN_F0R1_FB31_Msk                    (0x1U << CAN_F0R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F0R1_FB31                        CAN_F0R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F1R1 register  *******************/
N#define CAN_F1R1_FB0_Pos                     (0U)                              
N#define CAN_F1R1_FB0_Msk                     (0x1U << CAN_F1R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F1R1_FB0                         CAN_F1R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F1R1_FB1_Pos                     (1U)                              
N#define CAN_F1R1_FB1_Msk                     (0x1U << CAN_F1R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F1R1_FB1                         CAN_F1R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F1R1_FB2_Pos                     (2U)                              
N#define CAN_F1R1_FB2_Msk                     (0x1U << CAN_F1R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F1R1_FB2                         CAN_F1R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F1R1_FB3_Pos                     (3U)                              
N#define CAN_F1R1_FB3_Msk                     (0x1U << CAN_F1R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F1R1_FB3                         CAN_F1R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F1R1_FB4_Pos                     (4U)                              
N#define CAN_F1R1_FB4_Msk                     (0x1U << CAN_F1R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F1R1_FB4                         CAN_F1R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F1R1_FB5_Pos                     (5U)                              
N#define CAN_F1R1_FB5_Msk                     (0x1U << CAN_F1R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F1R1_FB5                         CAN_F1R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F1R1_FB6_Pos                     (6U)                              
N#define CAN_F1R1_FB6_Msk                     (0x1U << CAN_F1R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F1R1_FB6                         CAN_F1R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F1R1_FB7_Pos                     (7U)                              
N#define CAN_F1R1_FB7_Msk                     (0x1U << CAN_F1R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F1R1_FB7                         CAN_F1R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F1R1_FB8_Pos                     (8U)                              
N#define CAN_F1R1_FB8_Msk                     (0x1U << CAN_F1R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F1R1_FB8                         CAN_F1R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F1R1_FB9_Pos                     (9U)                              
N#define CAN_F1R1_FB9_Msk                     (0x1U << CAN_F1R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F1R1_FB9                         CAN_F1R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F1R1_FB10_Pos                    (10U)                             
N#define CAN_F1R1_FB10_Msk                    (0x1U << CAN_F1R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F1R1_FB10                        CAN_F1R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F1R1_FB11_Pos                    (11U)                             
N#define CAN_F1R1_FB11_Msk                    (0x1U << CAN_F1R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F1R1_FB11                        CAN_F1R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F1R1_FB12_Pos                    (12U)                             
N#define CAN_F1R1_FB12_Msk                    (0x1U << CAN_F1R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F1R1_FB12                        CAN_F1R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F1R1_FB13_Pos                    (13U)                             
N#define CAN_F1R1_FB13_Msk                    (0x1U << CAN_F1R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F1R1_FB13                        CAN_F1R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F1R1_FB14_Pos                    (14U)                             
N#define CAN_F1R1_FB14_Msk                    (0x1U << CAN_F1R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F1R1_FB14                        CAN_F1R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F1R1_FB15_Pos                    (15U)                             
N#define CAN_F1R1_FB15_Msk                    (0x1U << CAN_F1R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F1R1_FB15                        CAN_F1R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F1R1_FB16_Pos                    (16U)                             
N#define CAN_F1R1_FB16_Msk                    (0x1U << CAN_F1R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F1R1_FB16                        CAN_F1R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F1R1_FB17_Pos                    (17U)                             
N#define CAN_F1R1_FB17_Msk                    (0x1U << CAN_F1R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F1R1_FB17                        CAN_F1R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F1R1_FB18_Pos                    (18U)                             
N#define CAN_F1R1_FB18_Msk                    (0x1U << CAN_F1R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F1R1_FB18                        CAN_F1R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F1R1_FB19_Pos                    (19U)                             
N#define CAN_F1R1_FB19_Msk                    (0x1U << CAN_F1R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F1R1_FB19                        CAN_F1R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F1R1_FB20_Pos                    (20U)                             
N#define CAN_F1R1_FB20_Msk                    (0x1U << CAN_F1R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F1R1_FB20                        CAN_F1R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F1R1_FB21_Pos                    (21U)                             
N#define CAN_F1R1_FB21_Msk                    (0x1U << CAN_F1R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F1R1_FB21                        CAN_F1R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F1R1_FB22_Pos                    (22U)                             
N#define CAN_F1R1_FB22_Msk                    (0x1U << CAN_F1R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F1R1_FB22                        CAN_F1R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F1R1_FB23_Pos                    (23U)                             
N#define CAN_F1R1_FB23_Msk                    (0x1U << CAN_F1R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F1R1_FB23                        CAN_F1R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F1R1_FB24_Pos                    (24U)                             
N#define CAN_F1R1_FB24_Msk                    (0x1U << CAN_F1R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F1R1_FB24                        CAN_F1R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F1R1_FB25_Pos                    (25U)                             
N#define CAN_F1R1_FB25_Msk                    (0x1U << CAN_F1R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F1R1_FB25                        CAN_F1R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F1R1_FB26_Pos                    (26U)                             
N#define CAN_F1R1_FB26_Msk                    (0x1U << CAN_F1R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F1R1_FB26                        CAN_F1R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F1R1_FB27_Pos                    (27U)                             
N#define CAN_F1R1_FB27_Msk                    (0x1U << CAN_F1R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F1R1_FB27                        CAN_F1R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F1R1_FB28_Pos                    (28U)                             
N#define CAN_F1R1_FB28_Msk                    (0x1U << CAN_F1R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F1R1_FB28                        CAN_F1R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F1R1_FB29_Pos                    (29U)                             
N#define CAN_F1R1_FB29_Msk                    (0x1U << CAN_F1R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F1R1_FB29                        CAN_F1R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F1R1_FB30_Pos                    (30U)                             
N#define CAN_F1R1_FB30_Msk                    (0x1U << CAN_F1R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F1R1_FB30                        CAN_F1R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F1R1_FB31_Pos                    (31U)                             
N#define CAN_F1R1_FB31_Msk                    (0x1U << CAN_F1R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F1R1_FB31                        CAN_F1R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F2R1 register  *******************/
N#define CAN_F2R1_FB0_Pos                     (0U)                              
N#define CAN_F2R1_FB0_Msk                     (0x1U << CAN_F2R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F2R1_FB0                         CAN_F2R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F2R1_FB1_Pos                     (1U)                              
N#define CAN_F2R1_FB1_Msk                     (0x1U << CAN_F2R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F2R1_FB1                         CAN_F2R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F2R1_FB2_Pos                     (2U)                              
N#define CAN_F2R1_FB2_Msk                     (0x1U << CAN_F2R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F2R1_FB2                         CAN_F2R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F2R1_FB3_Pos                     (3U)                              
N#define CAN_F2R1_FB3_Msk                     (0x1U << CAN_F2R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F2R1_FB3                         CAN_F2R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F2R1_FB4_Pos                     (4U)                              
N#define CAN_F2R1_FB4_Msk                     (0x1U << CAN_F2R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F2R1_FB4                         CAN_F2R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F2R1_FB5_Pos                     (5U)                              
N#define CAN_F2R1_FB5_Msk                     (0x1U << CAN_F2R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F2R1_FB5                         CAN_F2R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F2R1_FB6_Pos                     (6U)                              
N#define CAN_F2R1_FB6_Msk                     (0x1U << CAN_F2R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F2R1_FB6                         CAN_F2R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F2R1_FB7_Pos                     (7U)                              
N#define CAN_F2R1_FB7_Msk                     (0x1U << CAN_F2R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F2R1_FB7                         CAN_F2R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F2R1_FB8_Pos                     (8U)                              
N#define CAN_F2R1_FB8_Msk                     (0x1U << CAN_F2R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F2R1_FB8                         CAN_F2R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F2R1_FB9_Pos                     (9U)                              
N#define CAN_F2R1_FB9_Msk                     (0x1U << CAN_F2R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F2R1_FB9                         CAN_F2R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F2R1_FB10_Pos                    (10U)                             
N#define CAN_F2R1_FB10_Msk                    (0x1U << CAN_F2R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F2R1_FB10                        CAN_F2R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F2R1_FB11_Pos                    (11U)                             
N#define CAN_F2R1_FB11_Msk                    (0x1U << CAN_F2R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F2R1_FB11                        CAN_F2R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F2R1_FB12_Pos                    (12U)                             
N#define CAN_F2R1_FB12_Msk                    (0x1U << CAN_F2R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F2R1_FB12                        CAN_F2R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F2R1_FB13_Pos                    (13U)                             
N#define CAN_F2R1_FB13_Msk                    (0x1U << CAN_F2R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F2R1_FB13                        CAN_F2R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F2R1_FB14_Pos                    (14U)                             
N#define CAN_F2R1_FB14_Msk                    (0x1U << CAN_F2R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F2R1_FB14                        CAN_F2R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F2R1_FB15_Pos                    (15U)                             
N#define CAN_F2R1_FB15_Msk                    (0x1U << CAN_F2R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F2R1_FB15                        CAN_F2R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F2R1_FB16_Pos                    (16U)                             
N#define CAN_F2R1_FB16_Msk                    (0x1U << CAN_F2R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F2R1_FB16                        CAN_F2R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F2R1_FB17_Pos                    (17U)                             
N#define CAN_F2R1_FB17_Msk                    (0x1U << CAN_F2R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F2R1_FB17                        CAN_F2R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F2R1_FB18_Pos                    (18U)                             
N#define CAN_F2R1_FB18_Msk                    (0x1U << CAN_F2R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F2R1_FB18                        CAN_F2R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F2R1_FB19_Pos                    (19U)                             
N#define CAN_F2R1_FB19_Msk                    (0x1U << CAN_F2R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F2R1_FB19                        CAN_F2R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F2R1_FB20_Pos                    (20U)                             
N#define CAN_F2R1_FB20_Msk                    (0x1U << CAN_F2R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F2R1_FB20                        CAN_F2R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F2R1_FB21_Pos                    (21U)                             
N#define CAN_F2R1_FB21_Msk                    (0x1U << CAN_F2R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F2R1_FB21                        CAN_F2R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F2R1_FB22_Pos                    (22U)                             
N#define CAN_F2R1_FB22_Msk                    (0x1U << CAN_F2R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F2R1_FB22                        CAN_F2R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F2R1_FB23_Pos                    (23U)                             
N#define CAN_F2R1_FB23_Msk                    (0x1U << CAN_F2R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F2R1_FB23                        CAN_F2R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F2R1_FB24_Pos                    (24U)                             
N#define CAN_F2R1_FB24_Msk                    (0x1U << CAN_F2R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F2R1_FB24                        CAN_F2R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F2R1_FB25_Pos                    (25U)                             
N#define CAN_F2R1_FB25_Msk                    (0x1U << CAN_F2R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F2R1_FB25                        CAN_F2R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F2R1_FB26_Pos                    (26U)                             
N#define CAN_F2R1_FB26_Msk                    (0x1U << CAN_F2R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F2R1_FB26                        CAN_F2R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F2R1_FB27_Pos                    (27U)                             
N#define CAN_F2R1_FB27_Msk                    (0x1U << CAN_F2R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F2R1_FB27                        CAN_F2R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F2R1_FB28_Pos                    (28U)                             
N#define CAN_F2R1_FB28_Msk                    (0x1U << CAN_F2R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F2R1_FB28                        CAN_F2R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F2R1_FB29_Pos                    (29U)                             
N#define CAN_F2R1_FB29_Msk                    (0x1U << CAN_F2R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F2R1_FB29                        CAN_F2R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F2R1_FB30_Pos                    (30U)                             
N#define CAN_F2R1_FB30_Msk                    (0x1U << CAN_F2R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F2R1_FB30                        CAN_F2R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F2R1_FB31_Pos                    (31U)                             
N#define CAN_F2R1_FB31_Msk                    (0x1U << CAN_F2R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F2R1_FB31                        CAN_F2R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F3R1 register  *******************/
N#define CAN_F3R1_FB0_Pos                     (0U)                              
N#define CAN_F3R1_FB0_Msk                     (0x1U << CAN_F3R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F3R1_FB0                         CAN_F3R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F3R1_FB1_Pos                     (1U)                              
N#define CAN_F3R1_FB1_Msk                     (0x1U << CAN_F3R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F3R1_FB1                         CAN_F3R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F3R1_FB2_Pos                     (2U)                              
N#define CAN_F3R1_FB2_Msk                     (0x1U << CAN_F3R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F3R1_FB2                         CAN_F3R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F3R1_FB3_Pos                     (3U)                              
N#define CAN_F3R1_FB3_Msk                     (0x1U << CAN_F3R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F3R1_FB3                         CAN_F3R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F3R1_FB4_Pos                     (4U)                              
N#define CAN_F3R1_FB4_Msk                     (0x1U << CAN_F3R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F3R1_FB4                         CAN_F3R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F3R1_FB5_Pos                     (5U)                              
N#define CAN_F3R1_FB5_Msk                     (0x1U << CAN_F3R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F3R1_FB5                         CAN_F3R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F3R1_FB6_Pos                     (6U)                              
N#define CAN_F3R1_FB6_Msk                     (0x1U << CAN_F3R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F3R1_FB6                         CAN_F3R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F3R1_FB7_Pos                     (7U)                              
N#define CAN_F3R1_FB7_Msk                     (0x1U << CAN_F3R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F3R1_FB7                         CAN_F3R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F3R1_FB8_Pos                     (8U)                              
N#define CAN_F3R1_FB8_Msk                     (0x1U << CAN_F3R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F3R1_FB8                         CAN_F3R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F3R1_FB9_Pos                     (9U)                              
N#define CAN_F3R1_FB9_Msk                     (0x1U << CAN_F3R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F3R1_FB9                         CAN_F3R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F3R1_FB10_Pos                    (10U)                             
N#define CAN_F3R1_FB10_Msk                    (0x1U << CAN_F3R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F3R1_FB10                        CAN_F3R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F3R1_FB11_Pos                    (11U)                             
N#define CAN_F3R1_FB11_Msk                    (0x1U << CAN_F3R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F3R1_FB11                        CAN_F3R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F3R1_FB12_Pos                    (12U)                             
N#define CAN_F3R1_FB12_Msk                    (0x1U << CAN_F3R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F3R1_FB12                        CAN_F3R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F3R1_FB13_Pos                    (13U)                             
N#define CAN_F3R1_FB13_Msk                    (0x1U << CAN_F3R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F3R1_FB13                        CAN_F3R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F3R1_FB14_Pos                    (14U)                             
N#define CAN_F3R1_FB14_Msk                    (0x1U << CAN_F3R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F3R1_FB14                        CAN_F3R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F3R1_FB15_Pos                    (15U)                             
N#define CAN_F3R1_FB15_Msk                    (0x1U << CAN_F3R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F3R1_FB15                        CAN_F3R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F3R1_FB16_Pos                    (16U)                             
N#define CAN_F3R1_FB16_Msk                    (0x1U << CAN_F3R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F3R1_FB16                        CAN_F3R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F3R1_FB17_Pos                    (17U)                             
N#define CAN_F3R1_FB17_Msk                    (0x1U << CAN_F3R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F3R1_FB17                        CAN_F3R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F3R1_FB18_Pos                    (18U)                             
N#define CAN_F3R1_FB18_Msk                    (0x1U << CAN_F3R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F3R1_FB18                        CAN_F3R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F3R1_FB19_Pos                    (19U)                             
N#define CAN_F3R1_FB19_Msk                    (0x1U << CAN_F3R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F3R1_FB19                        CAN_F3R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F3R1_FB20_Pos                    (20U)                             
N#define CAN_F3R1_FB20_Msk                    (0x1U << CAN_F3R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F3R1_FB20                        CAN_F3R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F3R1_FB21_Pos                    (21U)                             
N#define CAN_F3R1_FB21_Msk                    (0x1U << CAN_F3R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F3R1_FB21                        CAN_F3R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F3R1_FB22_Pos                    (22U)                             
N#define CAN_F3R1_FB22_Msk                    (0x1U << CAN_F3R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F3R1_FB22                        CAN_F3R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F3R1_FB23_Pos                    (23U)                             
N#define CAN_F3R1_FB23_Msk                    (0x1U << CAN_F3R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F3R1_FB23                        CAN_F3R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F3R1_FB24_Pos                    (24U)                             
N#define CAN_F3R1_FB24_Msk                    (0x1U << CAN_F3R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F3R1_FB24                        CAN_F3R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F3R1_FB25_Pos                    (25U)                             
N#define CAN_F3R1_FB25_Msk                    (0x1U << CAN_F3R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F3R1_FB25                        CAN_F3R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F3R1_FB26_Pos                    (26U)                             
N#define CAN_F3R1_FB26_Msk                    (0x1U << CAN_F3R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F3R1_FB26                        CAN_F3R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F3R1_FB27_Pos                    (27U)                             
N#define CAN_F3R1_FB27_Msk                    (0x1U << CAN_F3R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F3R1_FB27                        CAN_F3R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F3R1_FB28_Pos                    (28U)                             
N#define CAN_F3R1_FB28_Msk                    (0x1U << CAN_F3R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F3R1_FB28                        CAN_F3R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F3R1_FB29_Pos                    (29U)                             
N#define CAN_F3R1_FB29_Msk                    (0x1U << CAN_F3R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F3R1_FB29                        CAN_F3R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F3R1_FB30_Pos                    (30U)                             
N#define CAN_F3R1_FB30_Msk                    (0x1U << CAN_F3R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F3R1_FB30                        CAN_F3R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F3R1_FB31_Pos                    (31U)                             
N#define CAN_F3R1_FB31_Msk                    (0x1U << CAN_F3R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F3R1_FB31                        CAN_F3R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F4R1 register  *******************/
N#define CAN_F4R1_FB0_Pos                     (0U)                              
N#define CAN_F4R1_FB0_Msk                     (0x1U << CAN_F4R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F4R1_FB0                         CAN_F4R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F4R1_FB1_Pos                     (1U)                              
N#define CAN_F4R1_FB1_Msk                     (0x1U << CAN_F4R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F4R1_FB1                         CAN_F4R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F4R1_FB2_Pos                     (2U)                              
N#define CAN_F4R1_FB2_Msk                     (0x1U << CAN_F4R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F4R1_FB2                         CAN_F4R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F4R1_FB3_Pos                     (3U)                              
N#define CAN_F4R1_FB3_Msk                     (0x1U << CAN_F4R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F4R1_FB3                         CAN_F4R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F4R1_FB4_Pos                     (4U)                              
N#define CAN_F4R1_FB4_Msk                     (0x1U << CAN_F4R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F4R1_FB4                         CAN_F4R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F4R1_FB5_Pos                     (5U)                              
N#define CAN_F4R1_FB5_Msk                     (0x1U << CAN_F4R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F4R1_FB5                         CAN_F4R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F4R1_FB6_Pos                     (6U)                              
N#define CAN_F4R1_FB6_Msk                     (0x1U << CAN_F4R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F4R1_FB6                         CAN_F4R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F4R1_FB7_Pos                     (7U)                              
N#define CAN_F4R1_FB7_Msk                     (0x1U << CAN_F4R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F4R1_FB7                         CAN_F4R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F4R1_FB8_Pos                     (8U)                              
N#define CAN_F4R1_FB8_Msk                     (0x1U << CAN_F4R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F4R1_FB8                         CAN_F4R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F4R1_FB9_Pos                     (9U)                              
N#define CAN_F4R1_FB9_Msk                     (0x1U << CAN_F4R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F4R1_FB9                         CAN_F4R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F4R1_FB10_Pos                    (10U)                             
N#define CAN_F4R1_FB10_Msk                    (0x1U << CAN_F4R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F4R1_FB10                        CAN_F4R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F4R1_FB11_Pos                    (11U)                             
N#define CAN_F4R1_FB11_Msk                    (0x1U << CAN_F4R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F4R1_FB11                        CAN_F4R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F4R1_FB12_Pos                    (12U)                             
N#define CAN_F4R1_FB12_Msk                    (0x1U << CAN_F4R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F4R1_FB12                        CAN_F4R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F4R1_FB13_Pos                    (13U)                             
N#define CAN_F4R1_FB13_Msk                    (0x1U << CAN_F4R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F4R1_FB13                        CAN_F4R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F4R1_FB14_Pos                    (14U)                             
N#define CAN_F4R1_FB14_Msk                    (0x1U << CAN_F4R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F4R1_FB14                        CAN_F4R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F4R1_FB15_Pos                    (15U)                             
N#define CAN_F4R1_FB15_Msk                    (0x1U << CAN_F4R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F4R1_FB15                        CAN_F4R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F4R1_FB16_Pos                    (16U)                             
N#define CAN_F4R1_FB16_Msk                    (0x1U << CAN_F4R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F4R1_FB16                        CAN_F4R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F4R1_FB17_Pos                    (17U)                             
N#define CAN_F4R1_FB17_Msk                    (0x1U << CAN_F4R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F4R1_FB17                        CAN_F4R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F4R1_FB18_Pos                    (18U)                             
N#define CAN_F4R1_FB18_Msk                    (0x1U << CAN_F4R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F4R1_FB18                        CAN_F4R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F4R1_FB19_Pos                    (19U)                             
N#define CAN_F4R1_FB19_Msk                    (0x1U << CAN_F4R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F4R1_FB19                        CAN_F4R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F4R1_FB20_Pos                    (20U)                             
N#define CAN_F4R1_FB20_Msk                    (0x1U << CAN_F4R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F4R1_FB20                        CAN_F4R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F4R1_FB21_Pos                    (21U)                             
N#define CAN_F4R1_FB21_Msk                    (0x1U << CAN_F4R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F4R1_FB21                        CAN_F4R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F4R1_FB22_Pos                    (22U)                             
N#define CAN_F4R1_FB22_Msk                    (0x1U << CAN_F4R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F4R1_FB22                        CAN_F4R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F4R1_FB23_Pos                    (23U)                             
N#define CAN_F4R1_FB23_Msk                    (0x1U << CAN_F4R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F4R1_FB23                        CAN_F4R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F4R1_FB24_Pos                    (24U)                             
N#define CAN_F4R1_FB24_Msk                    (0x1U << CAN_F4R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F4R1_FB24                        CAN_F4R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F4R1_FB25_Pos                    (25U)                             
N#define CAN_F4R1_FB25_Msk                    (0x1U << CAN_F4R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F4R1_FB25                        CAN_F4R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F4R1_FB26_Pos                    (26U)                             
N#define CAN_F4R1_FB26_Msk                    (0x1U << CAN_F4R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F4R1_FB26                        CAN_F4R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F4R1_FB27_Pos                    (27U)                             
N#define CAN_F4R1_FB27_Msk                    (0x1U << CAN_F4R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F4R1_FB27                        CAN_F4R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F4R1_FB28_Pos                    (28U)                             
N#define CAN_F4R1_FB28_Msk                    (0x1U << CAN_F4R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F4R1_FB28                        CAN_F4R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F4R1_FB29_Pos                    (29U)                             
N#define CAN_F4R1_FB29_Msk                    (0x1U << CAN_F4R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F4R1_FB29                        CAN_F4R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F4R1_FB30_Pos                    (30U)                             
N#define CAN_F4R1_FB30_Msk                    (0x1U << CAN_F4R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F4R1_FB30                        CAN_F4R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F4R1_FB31_Pos                    (31U)                             
N#define CAN_F4R1_FB31_Msk                    (0x1U << CAN_F4R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F4R1_FB31                        CAN_F4R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F5R1 register  *******************/
N#define CAN_F5R1_FB0_Pos                     (0U)                              
N#define CAN_F5R1_FB0_Msk                     (0x1U << CAN_F5R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F5R1_FB0                         CAN_F5R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F5R1_FB1_Pos                     (1U)                              
N#define CAN_F5R1_FB1_Msk                     (0x1U << CAN_F5R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F5R1_FB1                         CAN_F5R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F5R1_FB2_Pos                     (2U)                              
N#define CAN_F5R1_FB2_Msk                     (0x1U << CAN_F5R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F5R1_FB2                         CAN_F5R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F5R1_FB3_Pos                     (3U)                              
N#define CAN_F5R1_FB3_Msk                     (0x1U << CAN_F5R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F5R1_FB3                         CAN_F5R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F5R1_FB4_Pos                     (4U)                              
N#define CAN_F5R1_FB4_Msk                     (0x1U << CAN_F5R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F5R1_FB4                         CAN_F5R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F5R1_FB5_Pos                     (5U)                              
N#define CAN_F5R1_FB5_Msk                     (0x1U << CAN_F5R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F5R1_FB5                         CAN_F5R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F5R1_FB6_Pos                     (6U)                              
N#define CAN_F5R1_FB6_Msk                     (0x1U << CAN_F5R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F5R1_FB6                         CAN_F5R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F5R1_FB7_Pos                     (7U)                              
N#define CAN_F5R1_FB7_Msk                     (0x1U << CAN_F5R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F5R1_FB7                         CAN_F5R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F5R1_FB8_Pos                     (8U)                              
N#define CAN_F5R1_FB8_Msk                     (0x1U << CAN_F5R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F5R1_FB8                         CAN_F5R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F5R1_FB9_Pos                     (9U)                              
N#define CAN_F5R1_FB9_Msk                     (0x1U << CAN_F5R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F5R1_FB9                         CAN_F5R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F5R1_FB10_Pos                    (10U)                             
N#define CAN_F5R1_FB10_Msk                    (0x1U << CAN_F5R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F5R1_FB10                        CAN_F5R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F5R1_FB11_Pos                    (11U)                             
N#define CAN_F5R1_FB11_Msk                    (0x1U << CAN_F5R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F5R1_FB11                        CAN_F5R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F5R1_FB12_Pos                    (12U)                             
N#define CAN_F5R1_FB12_Msk                    (0x1U << CAN_F5R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F5R1_FB12                        CAN_F5R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F5R1_FB13_Pos                    (13U)                             
N#define CAN_F5R1_FB13_Msk                    (0x1U << CAN_F5R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F5R1_FB13                        CAN_F5R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F5R1_FB14_Pos                    (14U)                             
N#define CAN_F5R1_FB14_Msk                    (0x1U << CAN_F5R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F5R1_FB14                        CAN_F5R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F5R1_FB15_Pos                    (15U)                             
N#define CAN_F5R1_FB15_Msk                    (0x1U << CAN_F5R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F5R1_FB15                        CAN_F5R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F5R1_FB16_Pos                    (16U)                             
N#define CAN_F5R1_FB16_Msk                    (0x1U << CAN_F5R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F5R1_FB16                        CAN_F5R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F5R1_FB17_Pos                    (17U)                             
N#define CAN_F5R1_FB17_Msk                    (0x1U << CAN_F5R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F5R1_FB17                        CAN_F5R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F5R1_FB18_Pos                    (18U)                             
N#define CAN_F5R1_FB18_Msk                    (0x1U << CAN_F5R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F5R1_FB18                        CAN_F5R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F5R1_FB19_Pos                    (19U)                             
N#define CAN_F5R1_FB19_Msk                    (0x1U << CAN_F5R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F5R1_FB19                        CAN_F5R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F5R1_FB20_Pos                    (20U)                             
N#define CAN_F5R1_FB20_Msk                    (0x1U << CAN_F5R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F5R1_FB20                        CAN_F5R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F5R1_FB21_Pos                    (21U)                             
N#define CAN_F5R1_FB21_Msk                    (0x1U << CAN_F5R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F5R1_FB21                        CAN_F5R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F5R1_FB22_Pos                    (22U)                             
N#define CAN_F5R1_FB22_Msk                    (0x1U << CAN_F5R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F5R1_FB22                        CAN_F5R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F5R1_FB23_Pos                    (23U)                             
N#define CAN_F5R1_FB23_Msk                    (0x1U << CAN_F5R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F5R1_FB23                        CAN_F5R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F5R1_FB24_Pos                    (24U)                             
N#define CAN_F5R1_FB24_Msk                    (0x1U << CAN_F5R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F5R1_FB24                        CAN_F5R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F5R1_FB25_Pos                    (25U)                             
N#define CAN_F5R1_FB25_Msk                    (0x1U << CAN_F5R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F5R1_FB25                        CAN_F5R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F5R1_FB26_Pos                    (26U)                             
N#define CAN_F5R1_FB26_Msk                    (0x1U << CAN_F5R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F5R1_FB26                        CAN_F5R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F5R1_FB27_Pos                    (27U)                             
N#define CAN_F5R1_FB27_Msk                    (0x1U << CAN_F5R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F5R1_FB27                        CAN_F5R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F5R1_FB28_Pos                    (28U)                             
N#define CAN_F5R1_FB28_Msk                    (0x1U << CAN_F5R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F5R1_FB28                        CAN_F5R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F5R1_FB29_Pos                    (29U)                             
N#define CAN_F5R1_FB29_Msk                    (0x1U << CAN_F5R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F5R1_FB29                        CAN_F5R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F5R1_FB30_Pos                    (30U)                             
N#define CAN_F5R1_FB30_Msk                    (0x1U << CAN_F5R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F5R1_FB30                        CAN_F5R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F5R1_FB31_Pos                    (31U)                             
N#define CAN_F5R1_FB31_Msk                    (0x1U << CAN_F5R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F5R1_FB31                        CAN_F5R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F6R1 register  *******************/
N#define CAN_F6R1_FB0_Pos                     (0U)                              
N#define CAN_F6R1_FB0_Msk                     (0x1U << CAN_F6R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F6R1_FB0                         CAN_F6R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F6R1_FB1_Pos                     (1U)                              
N#define CAN_F6R1_FB1_Msk                     (0x1U << CAN_F6R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F6R1_FB1                         CAN_F6R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F6R1_FB2_Pos                     (2U)                              
N#define CAN_F6R1_FB2_Msk                     (0x1U << CAN_F6R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F6R1_FB2                         CAN_F6R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F6R1_FB3_Pos                     (3U)                              
N#define CAN_F6R1_FB3_Msk                     (0x1U << CAN_F6R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F6R1_FB3                         CAN_F6R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F6R1_FB4_Pos                     (4U)                              
N#define CAN_F6R1_FB4_Msk                     (0x1U << CAN_F6R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F6R1_FB4                         CAN_F6R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F6R1_FB5_Pos                     (5U)                              
N#define CAN_F6R1_FB5_Msk                     (0x1U << CAN_F6R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F6R1_FB5                         CAN_F6R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F6R1_FB6_Pos                     (6U)                              
N#define CAN_F6R1_FB6_Msk                     (0x1U << CAN_F6R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F6R1_FB6                         CAN_F6R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F6R1_FB7_Pos                     (7U)                              
N#define CAN_F6R1_FB7_Msk                     (0x1U << CAN_F6R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F6R1_FB7                         CAN_F6R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F6R1_FB8_Pos                     (8U)                              
N#define CAN_F6R1_FB8_Msk                     (0x1U << CAN_F6R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F6R1_FB8                         CAN_F6R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F6R1_FB9_Pos                     (9U)                              
N#define CAN_F6R1_FB9_Msk                     (0x1U << CAN_F6R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F6R1_FB9                         CAN_F6R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F6R1_FB10_Pos                    (10U)                             
N#define CAN_F6R1_FB10_Msk                    (0x1U << CAN_F6R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F6R1_FB10                        CAN_F6R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F6R1_FB11_Pos                    (11U)                             
N#define CAN_F6R1_FB11_Msk                    (0x1U << CAN_F6R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F6R1_FB11                        CAN_F6R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F6R1_FB12_Pos                    (12U)                             
N#define CAN_F6R1_FB12_Msk                    (0x1U << CAN_F6R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F6R1_FB12                        CAN_F6R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F6R1_FB13_Pos                    (13U)                             
N#define CAN_F6R1_FB13_Msk                    (0x1U << CAN_F6R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F6R1_FB13                        CAN_F6R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F6R1_FB14_Pos                    (14U)                             
N#define CAN_F6R1_FB14_Msk                    (0x1U << CAN_F6R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F6R1_FB14                        CAN_F6R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F6R1_FB15_Pos                    (15U)                             
N#define CAN_F6R1_FB15_Msk                    (0x1U << CAN_F6R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F6R1_FB15                        CAN_F6R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F6R1_FB16_Pos                    (16U)                             
N#define CAN_F6R1_FB16_Msk                    (0x1U << CAN_F6R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F6R1_FB16                        CAN_F6R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F6R1_FB17_Pos                    (17U)                             
N#define CAN_F6R1_FB17_Msk                    (0x1U << CAN_F6R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F6R1_FB17                        CAN_F6R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F6R1_FB18_Pos                    (18U)                             
N#define CAN_F6R1_FB18_Msk                    (0x1U << CAN_F6R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F6R1_FB18                        CAN_F6R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F6R1_FB19_Pos                    (19U)                             
N#define CAN_F6R1_FB19_Msk                    (0x1U << CAN_F6R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F6R1_FB19                        CAN_F6R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F6R1_FB20_Pos                    (20U)                             
N#define CAN_F6R1_FB20_Msk                    (0x1U << CAN_F6R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F6R1_FB20                        CAN_F6R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F6R1_FB21_Pos                    (21U)                             
N#define CAN_F6R1_FB21_Msk                    (0x1U << CAN_F6R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F6R1_FB21                        CAN_F6R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F6R1_FB22_Pos                    (22U)                             
N#define CAN_F6R1_FB22_Msk                    (0x1U << CAN_F6R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F6R1_FB22                        CAN_F6R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F6R1_FB23_Pos                    (23U)                             
N#define CAN_F6R1_FB23_Msk                    (0x1U << CAN_F6R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F6R1_FB23                        CAN_F6R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F6R1_FB24_Pos                    (24U)                             
N#define CAN_F6R1_FB24_Msk                    (0x1U << CAN_F6R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F6R1_FB24                        CAN_F6R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F6R1_FB25_Pos                    (25U)                             
N#define CAN_F6R1_FB25_Msk                    (0x1U << CAN_F6R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F6R1_FB25                        CAN_F6R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F6R1_FB26_Pos                    (26U)                             
N#define CAN_F6R1_FB26_Msk                    (0x1U << CAN_F6R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F6R1_FB26                        CAN_F6R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F6R1_FB27_Pos                    (27U)                             
N#define CAN_F6R1_FB27_Msk                    (0x1U << CAN_F6R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F6R1_FB27                        CAN_F6R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F6R1_FB28_Pos                    (28U)                             
N#define CAN_F6R1_FB28_Msk                    (0x1U << CAN_F6R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F6R1_FB28                        CAN_F6R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F6R1_FB29_Pos                    (29U)                             
N#define CAN_F6R1_FB29_Msk                    (0x1U << CAN_F6R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F6R1_FB29                        CAN_F6R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F6R1_FB30_Pos                    (30U)                             
N#define CAN_F6R1_FB30_Msk                    (0x1U << CAN_F6R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F6R1_FB30                        CAN_F6R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F6R1_FB31_Pos                    (31U)                             
N#define CAN_F6R1_FB31_Msk                    (0x1U << CAN_F6R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F6R1_FB31                        CAN_F6R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F7R1 register  *******************/
N#define CAN_F7R1_FB0_Pos                     (0U)                              
N#define CAN_F7R1_FB0_Msk                     (0x1U << CAN_F7R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F7R1_FB0                         CAN_F7R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F7R1_FB1_Pos                     (1U)                              
N#define CAN_F7R1_FB1_Msk                     (0x1U << CAN_F7R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F7R1_FB1                         CAN_F7R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F7R1_FB2_Pos                     (2U)                              
N#define CAN_F7R1_FB2_Msk                     (0x1U << CAN_F7R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F7R1_FB2                         CAN_F7R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F7R1_FB3_Pos                     (3U)                              
N#define CAN_F7R1_FB3_Msk                     (0x1U << CAN_F7R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F7R1_FB3                         CAN_F7R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F7R1_FB4_Pos                     (4U)                              
N#define CAN_F7R1_FB4_Msk                     (0x1U << CAN_F7R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F7R1_FB4                         CAN_F7R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F7R1_FB5_Pos                     (5U)                              
N#define CAN_F7R1_FB5_Msk                     (0x1U << CAN_F7R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F7R1_FB5                         CAN_F7R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F7R1_FB6_Pos                     (6U)                              
N#define CAN_F7R1_FB6_Msk                     (0x1U << CAN_F7R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F7R1_FB6                         CAN_F7R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F7R1_FB7_Pos                     (7U)                              
N#define CAN_F7R1_FB7_Msk                     (0x1U << CAN_F7R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F7R1_FB7                         CAN_F7R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F7R1_FB8_Pos                     (8U)                              
N#define CAN_F7R1_FB8_Msk                     (0x1U << CAN_F7R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F7R1_FB8                         CAN_F7R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F7R1_FB9_Pos                     (9U)                              
N#define CAN_F7R1_FB9_Msk                     (0x1U << CAN_F7R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F7R1_FB9                         CAN_F7R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F7R1_FB10_Pos                    (10U)                             
N#define CAN_F7R1_FB10_Msk                    (0x1U << CAN_F7R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F7R1_FB10                        CAN_F7R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F7R1_FB11_Pos                    (11U)                             
N#define CAN_F7R1_FB11_Msk                    (0x1U << CAN_F7R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F7R1_FB11                        CAN_F7R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F7R1_FB12_Pos                    (12U)                             
N#define CAN_F7R1_FB12_Msk                    (0x1U << CAN_F7R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F7R1_FB12                        CAN_F7R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F7R1_FB13_Pos                    (13U)                             
N#define CAN_F7R1_FB13_Msk                    (0x1U << CAN_F7R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F7R1_FB13                        CAN_F7R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F7R1_FB14_Pos                    (14U)                             
N#define CAN_F7R1_FB14_Msk                    (0x1U << CAN_F7R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F7R1_FB14                        CAN_F7R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F7R1_FB15_Pos                    (15U)                             
N#define CAN_F7R1_FB15_Msk                    (0x1U << CAN_F7R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F7R1_FB15                        CAN_F7R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F7R1_FB16_Pos                    (16U)                             
N#define CAN_F7R1_FB16_Msk                    (0x1U << CAN_F7R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F7R1_FB16                        CAN_F7R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F7R1_FB17_Pos                    (17U)                             
N#define CAN_F7R1_FB17_Msk                    (0x1U << CAN_F7R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F7R1_FB17                        CAN_F7R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F7R1_FB18_Pos                    (18U)                             
N#define CAN_F7R1_FB18_Msk                    (0x1U << CAN_F7R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F7R1_FB18                        CAN_F7R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F7R1_FB19_Pos                    (19U)                             
N#define CAN_F7R1_FB19_Msk                    (0x1U << CAN_F7R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F7R1_FB19                        CAN_F7R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F7R1_FB20_Pos                    (20U)                             
N#define CAN_F7R1_FB20_Msk                    (0x1U << CAN_F7R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F7R1_FB20                        CAN_F7R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F7R1_FB21_Pos                    (21U)                             
N#define CAN_F7R1_FB21_Msk                    (0x1U << CAN_F7R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F7R1_FB21                        CAN_F7R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F7R1_FB22_Pos                    (22U)                             
N#define CAN_F7R1_FB22_Msk                    (0x1U << CAN_F7R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F7R1_FB22                        CAN_F7R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F7R1_FB23_Pos                    (23U)                             
N#define CAN_F7R1_FB23_Msk                    (0x1U << CAN_F7R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F7R1_FB23                        CAN_F7R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F7R1_FB24_Pos                    (24U)                             
N#define CAN_F7R1_FB24_Msk                    (0x1U << CAN_F7R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F7R1_FB24                        CAN_F7R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F7R1_FB25_Pos                    (25U)                             
N#define CAN_F7R1_FB25_Msk                    (0x1U << CAN_F7R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F7R1_FB25                        CAN_F7R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F7R1_FB26_Pos                    (26U)                             
N#define CAN_F7R1_FB26_Msk                    (0x1U << CAN_F7R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F7R1_FB26                        CAN_F7R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F7R1_FB27_Pos                    (27U)                             
N#define CAN_F7R1_FB27_Msk                    (0x1U << CAN_F7R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F7R1_FB27                        CAN_F7R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F7R1_FB28_Pos                    (28U)                             
N#define CAN_F7R1_FB28_Msk                    (0x1U << CAN_F7R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F7R1_FB28                        CAN_F7R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F7R1_FB29_Pos                    (29U)                             
N#define CAN_F7R1_FB29_Msk                    (0x1U << CAN_F7R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F7R1_FB29                        CAN_F7R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F7R1_FB30_Pos                    (30U)                             
N#define CAN_F7R1_FB30_Msk                    (0x1U << CAN_F7R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F7R1_FB30                        CAN_F7R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F7R1_FB31_Pos                    (31U)                             
N#define CAN_F7R1_FB31_Msk                    (0x1U << CAN_F7R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F7R1_FB31                        CAN_F7R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F8R1 register  *******************/
N#define CAN_F8R1_FB0_Pos                     (0U)                              
N#define CAN_F8R1_FB0_Msk                     (0x1U << CAN_F8R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F8R1_FB0                         CAN_F8R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F8R1_FB1_Pos                     (1U)                              
N#define CAN_F8R1_FB1_Msk                     (0x1U << CAN_F8R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F8R1_FB1                         CAN_F8R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F8R1_FB2_Pos                     (2U)                              
N#define CAN_F8R1_FB2_Msk                     (0x1U << CAN_F8R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F8R1_FB2                         CAN_F8R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F8R1_FB3_Pos                     (3U)                              
N#define CAN_F8R1_FB3_Msk                     (0x1U << CAN_F8R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F8R1_FB3                         CAN_F8R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F8R1_FB4_Pos                     (4U)                              
N#define CAN_F8R1_FB4_Msk                     (0x1U << CAN_F8R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F8R1_FB4                         CAN_F8R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F8R1_FB5_Pos                     (5U)                              
N#define CAN_F8R1_FB5_Msk                     (0x1U << CAN_F8R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F8R1_FB5                         CAN_F8R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F8R1_FB6_Pos                     (6U)                              
N#define CAN_F8R1_FB6_Msk                     (0x1U << CAN_F8R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F8R1_FB6                         CAN_F8R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F8R1_FB7_Pos                     (7U)                              
N#define CAN_F8R1_FB7_Msk                     (0x1U << CAN_F8R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F8R1_FB7                         CAN_F8R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F8R1_FB8_Pos                     (8U)                              
N#define CAN_F8R1_FB8_Msk                     (0x1U << CAN_F8R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F8R1_FB8                         CAN_F8R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F8R1_FB9_Pos                     (9U)                              
N#define CAN_F8R1_FB9_Msk                     (0x1U << CAN_F8R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F8R1_FB9                         CAN_F8R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F8R1_FB10_Pos                    (10U)                             
N#define CAN_F8R1_FB10_Msk                    (0x1U << CAN_F8R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F8R1_FB10                        CAN_F8R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F8R1_FB11_Pos                    (11U)                             
N#define CAN_F8R1_FB11_Msk                    (0x1U << CAN_F8R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F8R1_FB11                        CAN_F8R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F8R1_FB12_Pos                    (12U)                             
N#define CAN_F8R1_FB12_Msk                    (0x1U << CAN_F8R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F8R1_FB12                        CAN_F8R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F8R1_FB13_Pos                    (13U)                             
N#define CAN_F8R1_FB13_Msk                    (0x1U << CAN_F8R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F8R1_FB13                        CAN_F8R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F8R1_FB14_Pos                    (14U)                             
N#define CAN_F8R1_FB14_Msk                    (0x1U << CAN_F8R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F8R1_FB14                        CAN_F8R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F8R1_FB15_Pos                    (15U)                             
N#define CAN_F8R1_FB15_Msk                    (0x1U << CAN_F8R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F8R1_FB15                        CAN_F8R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F8R1_FB16_Pos                    (16U)                             
N#define CAN_F8R1_FB16_Msk                    (0x1U << CAN_F8R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F8R1_FB16                        CAN_F8R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F8R1_FB17_Pos                    (17U)                             
N#define CAN_F8R1_FB17_Msk                    (0x1U << CAN_F8R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F8R1_FB17                        CAN_F8R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F8R1_FB18_Pos                    (18U)                             
N#define CAN_F8R1_FB18_Msk                    (0x1U << CAN_F8R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F8R1_FB18                        CAN_F8R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F8R1_FB19_Pos                    (19U)                             
N#define CAN_F8R1_FB19_Msk                    (0x1U << CAN_F8R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F8R1_FB19                        CAN_F8R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F8R1_FB20_Pos                    (20U)                             
N#define CAN_F8R1_FB20_Msk                    (0x1U << CAN_F8R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F8R1_FB20                        CAN_F8R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F8R1_FB21_Pos                    (21U)                             
N#define CAN_F8R1_FB21_Msk                    (0x1U << CAN_F8R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F8R1_FB21                        CAN_F8R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F8R1_FB22_Pos                    (22U)                             
N#define CAN_F8R1_FB22_Msk                    (0x1U << CAN_F8R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F8R1_FB22                        CAN_F8R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F8R1_FB23_Pos                    (23U)                             
N#define CAN_F8R1_FB23_Msk                    (0x1U << CAN_F8R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F8R1_FB23                        CAN_F8R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F8R1_FB24_Pos                    (24U)                             
N#define CAN_F8R1_FB24_Msk                    (0x1U << CAN_F8R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F8R1_FB24                        CAN_F8R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F8R1_FB25_Pos                    (25U)                             
N#define CAN_F8R1_FB25_Msk                    (0x1U << CAN_F8R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F8R1_FB25                        CAN_F8R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F8R1_FB26_Pos                    (26U)                             
N#define CAN_F8R1_FB26_Msk                    (0x1U << CAN_F8R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F8R1_FB26                        CAN_F8R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F8R1_FB27_Pos                    (27U)                             
N#define CAN_F8R1_FB27_Msk                    (0x1U << CAN_F8R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F8R1_FB27                        CAN_F8R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F8R1_FB28_Pos                    (28U)                             
N#define CAN_F8R1_FB28_Msk                    (0x1U << CAN_F8R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F8R1_FB28                        CAN_F8R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F8R1_FB29_Pos                    (29U)                             
N#define CAN_F8R1_FB29_Msk                    (0x1U << CAN_F8R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F8R1_FB29                        CAN_F8R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F8R1_FB30_Pos                    (30U)                             
N#define CAN_F8R1_FB30_Msk                    (0x1U << CAN_F8R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F8R1_FB30                        CAN_F8R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F8R1_FB31_Pos                    (31U)                             
N#define CAN_F8R1_FB31_Msk                    (0x1U << CAN_F8R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F8R1_FB31                        CAN_F8R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F9R1 register  *******************/
N#define CAN_F9R1_FB0_Pos                     (0U)                              
N#define CAN_F9R1_FB0_Msk                     (0x1U << CAN_F9R1_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F9R1_FB0                         CAN_F9R1_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F9R1_FB1_Pos                     (1U)                              
N#define CAN_F9R1_FB1_Msk                     (0x1U << CAN_F9R1_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F9R1_FB1                         CAN_F9R1_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F9R1_FB2_Pos                     (2U)                              
N#define CAN_F9R1_FB2_Msk                     (0x1U << CAN_F9R1_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F9R1_FB2                         CAN_F9R1_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F9R1_FB3_Pos                     (3U)                              
N#define CAN_F9R1_FB3_Msk                     (0x1U << CAN_F9R1_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F9R1_FB3                         CAN_F9R1_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F9R1_FB4_Pos                     (4U)                              
N#define CAN_F9R1_FB4_Msk                     (0x1U << CAN_F9R1_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F9R1_FB4                         CAN_F9R1_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F9R1_FB5_Pos                     (5U)                              
N#define CAN_F9R1_FB5_Msk                     (0x1U << CAN_F9R1_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F9R1_FB5                         CAN_F9R1_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F9R1_FB6_Pos                     (6U)                              
N#define CAN_F9R1_FB6_Msk                     (0x1U << CAN_F9R1_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F9R1_FB6                         CAN_F9R1_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F9R1_FB7_Pos                     (7U)                              
N#define CAN_F9R1_FB7_Msk                     (0x1U << CAN_F9R1_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F9R1_FB7                         CAN_F9R1_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F9R1_FB8_Pos                     (8U)                              
N#define CAN_F9R1_FB8_Msk                     (0x1U << CAN_F9R1_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F9R1_FB8                         CAN_F9R1_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F9R1_FB9_Pos                     (9U)                              
N#define CAN_F9R1_FB9_Msk                     (0x1U << CAN_F9R1_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F9R1_FB9                         CAN_F9R1_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F9R1_FB10_Pos                    (10U)                             
N#define CAN_F9R1_FB10_Msk                    (0x1U << CAN_F9R1_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F9R1_FB10                        CAN_F9R1_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F9R1_FB11_Pos                    (11U)                             
N#define CAN_F9R1_FB11_Msk                    (0x1U << CAN_F9R1_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F9R1_FB11                        CAN_F9R1_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F9R1_FB12_Pos                    (12U)                             
N#define CAN_F9R1_FB12_Msk                    (0x1U << CAN_F9R1_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F9R1_FB12                        CAN_F9R1_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F9R1_FB13_Pos                    (13U)                             
N#define CAN_F9R1_FB13_Msk                    (0x1U << CAN_F9R1_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F9R1_FB13                        CAN_F9R1_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F9R1_FB14_Pos                    (14U)                             
N#define CAN_F9R1_FB14_Msk                    (0x1U << CAN_F9R1_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F9R1_FB14                        CAN_F9R1_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F9R1_FB15_Pos                    (15U)                             
N#define CAN_F9R1_FB15_Msk                    (0x1U << CAN_F9R1_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F9R1_FB15                        CAN_F9R1_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F9R1_FB16_Pos                    (16U)                             
N#define CAN_F9R1_FB16_Msk                    (0x1U << CAN_F9R1_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F9R1_FB16                        CAN_F9R1_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F9R1_FB17_Pos                    (17U)                             
N#define CAN_F9R1_FB17_Msk                    (0x1U << CAN_F9R1_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F9R1_FB17                        CAN_F9R1_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F9R1_FB18_Pos                    (18U)                             
N#define CAN_F9R1_FB18_Msk                    (0x1U << CAN_F9R1_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F9R1_FB18                        CAN_F9R1_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F9R1_FB19_Pos                    (19U)                             
N#define CAN_F9R1_FB19_Msk                    (0x1U << CAN_F9R1_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F9R1_FB19                        CAN_F9R1_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F9R1_FB20_Pos                    (20U)                             
N#define CAN_F9R1_FB20_Msk                    (0x1U << CAN_F9R1_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F9R1_FB20                        CAN_F9R1_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F9R1_FB21_Pos                    (21U)                             
N#define CAN_F9R1_FB21_Msk                    (0x1U << CAN_F9R1_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F9R1_FB21                        CAN_F9R1_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F9R1_FB22_Pos                    (22U)                             
N#define CAN_F9R1_FB22_Msk                    (0x1U << CAN_F9R1_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F9R1_FB22                        CAN_F9R1_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F9R1_FB23_Pos                    (23U)                             
N#define CAN_F9R1_FB23_Msk                    (0x1U << CAN_F9R1_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F9R1_FB23                        CAN_F9R1_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F9R1_FB24_Pos                    (24U)                             
N#define CAN_F9R1_FB24_Msk                    (0x1U << CAN_F9R1_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F9R1_FB24                        CAN_F9R1_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F9R1_FB25_Pos                    (25U)                             
N#define CAN_F9R1_FB25_Msk                    (0x1U << CAN_F9R1_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F9R1_FB25                        CAN_F9R1_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F9R1_FB26_Pos                    (26U)                             
N#define CAN_F9R1_FB26_Msk                    (0x1U << CAN_F9R1_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F9R1_FB26                        CAN_F9R1_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F9R1_FB27_Pos                    (27U)                             
N#define CAN_F9R1_FB27_Msk                    (0x1U << CAN_F9R1_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F9R1_FB27                        CAN_F9R1_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F9R1_FB28_Pos                    (28U)                             
N#define CAN_F9R1_FB28_Msk                    (0x1U << CAN_F9R1_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F9R1_FB28                        CAN_F9R1_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F9R1_FB29_Pos                    (29U)                             
N#define CAN_F9R1_FB29_Msk                    (0x1U << CAN_F9R1_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F9R1_FB29                        CAN_F9R1_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F9R1_FB30_Pos                    (30U)                             
N#define CAN_F9R1_FB30_Msk                    (0x1U << CAN_F9R1_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F9R1_FB30                        CAN_F9R1_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F9R1_FB31_Pos                    (31U)                             
N#define CAN_F9R1_FB31_Msk                    (0x1U << CAN_F9R1_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F9R1_FB31                        CAN_F9R1_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F10R1 register  ******************/
N#define CAN_F10R1_FB0_Pos                    (0U)                              
N#define CAN_F10R1_FB0_Msk                    (0x1U << CAN_F10R1_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F10R1_FB0                        CAN_F10R1_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F10R1_FB1_Pos                    (1U)                              
N#define CAN_F10R1_FB1_Msk                    (0x1U << CAN_F10R1_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F10R1_FB1                        CAN_F10R1_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F10R1_FB2_Pos                    (2U)                              
N#define CAN_F10R1_FB2_Msk                    (0x1U << CAN_F10R1_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F10R1_FB2                        CAN_F10R1_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F10R1_FB3_Pos                    (3U)                              
N#define CAN_F10R1_FB3_Msk                    (0x1U << CAN_F10R1_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F10R1_FB3                        CAN_F10R1_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F10R1_FB4_Pos                    (4U)                              
N#define CAN_F10R1_FB4_Msk                    (0x1U << CAN_F10R1_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F10R1_FB4                        CAN_F10R1_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F10R1_FB5_Pos                    (5U)                              
N#define CAN_F10R1_FB5_Msk                    (0x1U << CAN_F10R1_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F10R1_FB5                        CAN_F10R1_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F10R1_FB6_Pos                    (6U)                              
N#define CAN_F10R1_FB6_Msk                    (0x1U << CAN_F10R1_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F10R1_FB6                        CAN_F10R1_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F10R1_FB7_Pos                    (7U)                              
N#define CAN_F10R1_FB7_Msk                    (0x1U << CAN_F10R1_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F10R1_FB7                        CAN_F10R1_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F10R1_FB8_Pos                    (8U)                              
N#define CAN_F10R1_FB8_Msk                    (0x1U << CAN_F10R1_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F10R1_FB8                        CAN_F10R1_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F10R1_FB9_Pos                    (9U)                              
N#define CAN_F10R1_FB9_Msk                    (0x1U << CAN_F10R1_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F10R1_FB9                        CAN_F10R1_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F10R1_FB10_Pos                   (10U)                             
N#define CAN_F10R1_FB10_Msk                   (0x1U << CAN_F10R1_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F10R1_FB10                       CAN_F10R1_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F10R1_FB11_Pos                   (11U)                             
N#define CAN_F10R1_FB11_Msk                   (0x1U << CAN_F10R1_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F10R1_FB11                       CAN_F10R1_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F10R1_FB12_Pos                   (12U)                             
N#define CAN_F10R1_FB12_Msk                   (0x1U << CAN_F10R1_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F10R1_FB12                       CAN_F10R1_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F10R1_FB13_Pos                   (13U)                             
N#define CAN_F10R1_FB13_Msk                   (0x1U << CAN_F10R1_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F10R1_FB13                       CAN_F10R1_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F10R1_FB14_Pos                   (14U)                             
N#define CAN_F10R1_FB14_Msk                   (0x1U << CAN_F10R1_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F10R1_FB14                       CAN_F10R1_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F10R1_FB15_Pos                   (15U)                             
N#define CAN_F10R1_FB15_Msk                   (0x1U << CAN_F10R1_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F10R1_FB15                       CAN_F10R1_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F10R1_FB16_Pos                   (16U)                             
N#define CAN_F10R1_FB16_Msk                   (0x1U << CAN_F10R1_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F10R1_FB16                       CAN_F10R1_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F10R1_FB17_Pos                   (17U)                             
N#define CAN_F10R1_FB17_Msk                   (0x1U << CAN_F10R1_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F10R1_FB17                       CAN_F10R1_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F10R1_FB18_Pos                   (18U)                             
N#define CAN_F10R1_FB18_Msk                   (0x1U << CAN_F10R1_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F10R1_FB18                       CAN_F10R1_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F10R1_FB19_Pos                   (19U)                             
N#define CAN_F10R1_FB19_Msk                   (0x1U << CAN_F10R1_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F10R1_FB19                       CAN_F10R1_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F10R1_FB20_Pos                   (20U)                             
N#define CAN_F10R1_FB20_Msk                   (0x1U << CAN_F10R1_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F10R1_FB20                       CAN_F10R1_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F10R1_FB21_Pos                   (21U)                             
N#define CAN_F10R1_FB21_Msk                   (0x1U << CAN_F10R1_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F10R1_FB21                       CAN_F10R1_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F10R1_FB22_Pos                   (22U)                             
N#define CAN_F10R1_FB22_Msk                   (0x1U << CAN_F10R1_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F10R1_FB22                       CAN_F10R1_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F10R1_FB23_Pos                   (23U)                             
N#define CAN_F10R1_FB23_Msk                   (0x1U << CAN_F10R1_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F10R1_FB23                       CAN_F10R1_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F10R1_FB24_Pos                   (24U)                             
N#define CAN_F10R1_FB24_Msk                   (0x1U << CAN_F10R1_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F10R1_FB24                       CAN_F10R1_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F10R1_FB25_Pos                   (25U)                             
N#define CAN_F10R1_FB25_Msk                   (0x1U << CAN_F10R1_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F10R1_FB25                       CAN_F10R1_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F10R1_FB26_Pos                   (26U)                             
N#define CAN_F10R1_FB26_Msk                   (0x1U << CAN_F10R1_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F10R1_FB26                       CAN_F10R1_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F10R1_FB27_Pos                   (27U)                             
N#define CAN_F10R1_FB27_Msk                   (0x1U << CAN_F10R1_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F10R1_FB27                       CAN_F10R1_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F10R1_FB28_Pos                   (28U)                             
N#define CAN_F10R1_FB28_Msk                   (0x1U << CAN_F10R1_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F10R1_FB28                       CAN_F10R1_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F10R1_FB29_Pos                   (29U)                             
N#define CAN_F10R1_FB29_Msk                   (0x1U << CAN_F10R1_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F10R1_FB29                       CAN_F10R1_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F10R1_FB30_Pos                   (30U)                             
N#define CAN_F10R1_FB30_Msk                   (0x1U << CAN_F10R1_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F10R1_FB30                       CAN_F10R1_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F10R1_FB31_Pos                   (31U)                             
N#define CAN_F10R1_FB31_Msk                   (0x1U << CAN_F10R1_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F10R1_FB31                       CAN_F10R1_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F11R1 register  ******************/
N#define CAN_F11R1_FB0_Pos                    (0U)                              
N#define CAN_F11R1_FB0_Msk                    (0x1U << CAN_F11R1_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F11R1_FB0                        CAN_F11R1_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F11R1_FB1_Pos                    (1U)                              
N#define CAN_F11R1_FB1_Msk                    (0x1U << CAN_F11R1_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F11R1_FB1                        CAN_F11R1_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F11R1_FB2_Pos                    (2U)                              
N#define CAN_F11R1_FB2_Msk                    (0x1U << CAN_F11R1_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F11R1_FB2                        CAN_F11R1_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F11R1_FB3_Pos                    (3U)                              
N#define CAN_F11R1_FB3_Msk                    (0x1U << CAN_F11R1_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F11R1_FB3                        CAN_F11R1_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F11R1_FB4_Pos                    (4U)                              
N#define CAN_F11R1_FB4_Msk                    (0x1U << CAN_F11R1_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F11R1_FB4                        CAN_F11R1_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F11R1_FB5_Pos                    (5U)                              
N#define CAN_F11R1_FB5_Msk                    (0x1U << CAN_F11R1_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F11R1_FB5                        CAN_F11R1_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F11R1_FB6_Pos                    (6U)                              
N#define CAN_F11R1_FB6_Msk                    (0x1U << CAN_F11R1_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F11R1_FB6                        CAN_F11R1_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F11R1_FB7_Pos                    (7U)                              
N#define CAN_F11R1_FB7_Msk                    (0x1U << CAN_F11R1_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F11R1_FB7                        CAN_F11R1_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F11R1_FB8_Pos                    (8U)                              
N#define CAN_F11R1_FB8_Msk                    (0x1U << CAN_F11R1_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F11R1_FB8                        CAN_F11R1_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F11R1_FB9_Pos                    (9U)                              
N#define CAN_F11R1_FB9_Msk                    (0x1U << CAN_F11R1_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F11R1_FB9                        CAN_F11R1_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F11R1_FB10_Pos                   (10U)                             
N#define CAN_F11R1_FB10_Msk                   (0x1U << CAN_F11R1_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F11R1_FB10                       CAN_F11R1_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F11R1_FB11_Pos                   (11U)                             
N#define CAN_F11R1_FB11_Msk                   (0x1U << CAN_F11R1_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F11R1_FB11                       CAN_F11R1_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F11R1_FB12_Pos                   (12U)                             
N#define CAN_F11R1_FB12_Msk                   (0x1U << CAN_F11R1_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F11R1_FB12                       CAN_F11R1_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F11R1_FB13_Pos                   (13U)                             
N#define CAN_F11R1_FB13_Msk                   (0x1U << CAN_F11R1_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F11R1_FB13                       CAN_F11R1_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F11R1_FB14_Pos                   (14U)                             
N#define CAN_F11R1_FB14_Msk                   (0x1U << CAN_F11R1_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F11R1_FB14                       CAN_F11R1_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F11R1_FB15_Pos                   (15U)                             
N#define CAN_F11R1_FB15_Msk                   (0x1U << CAN_F11R1_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F11R1_FB15                       CAN_F11R1_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F11R1_FB16_Pos                   (16U)                             
N#define CAN_F11R1_FB16_Msk                   (0x1U << CAN_F11R1_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F11R1_FB16                       CAN_F11R1_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F11R1_FB17_Pos                   (17U)                             
N#define CAN_F11R1_FB17_Msk                   (0x1U << CAN_F11R1_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F11R1_FB17                       CAN_F11R1_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F11R1_FB18_Pos                   (18U)                             
N#define CAN_F11R1_FB18_Msk                   (0x1U << CAN_F11R1_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F11R1_FB18                       CAN_F11R1_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F11R1_FB19_Pos                   (19U)                             
N#define CAN_F11R1_FB19_Msk                   (0x1U << CAN_F11R1_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F11R1_FB19                       CAN_F11R1_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F11R1_FB20_Pos                   (20U)                             
N#define CAN_F11R1_FB20_Msk                   (0x1U << CAN_F11R1_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F11R1_FB20                       CAN_F11R1_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F11R1_FB21_Pos                   (21U)                             
N#define CAN_F11R1_FB21_Msk                   (0x1U << CAN_F11R1_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F11R1_FB21                       CAN_F11R1_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F11R1_FB22_Pos                   (22U)                             
N#define CAN_F11R1_FB22_Msk                   (0x1U << CAN_F11R1_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F11R1_FB22                       CAN_F11R1_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F11R1_FB23_Pos                   (23U)                             
N#define CAN_F11R1_FB23_Msk                   (0x1U << CAN_F11R1_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F11R1_FB23                       CAN_F11R1_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F11R1_FB24_Pos                   (24U)                             
N#define CAN_F11R1_FB24_Msk                   (0x1U << CAN_F11R1_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F11R1_FB24                       CAN_F11R1_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F11R1_FB25_Pos                   (25U)                             
N#define CAN_F11R1_FB25_Msk                   (0x1U << CAN_F11R1_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F11R1_FB25                       CAN_F11R1_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F11R1_FB26_Pos                   (26U)                             
N#define CAN_F11R1_FB26_Msk                   (0x1U << CAN_F11R1_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F11R1_FB26                       CAN_F11R1_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F11R1_FB27_Pos                   (27U)                             
N#define CAN_F11R1_FB27_Msk                   (0x1U << CAN_F11R1_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F11R1_FB27                       CAN_F11R1_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F11R1_FB28_Pos                   (28U)                             
N#define CAN_F11R1_FB28_Msk                   (0x1U << CAN_F11R1_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F11R1_FB28                       CAN_F11R1_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F11R1_FB29_Pos                   (29U)                             
N#define CAN_F11R1_FB29_Msk                   (0x1U << CAN_F11R1_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F11R1_FB29                       CAN_F11R1_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F11R1_FB30_Pos                   (30U)                             
N#define CAN_F11R1_FB30_Msk                   (0x1U << CAN_F11R1_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F11R1_FB30                       CAN_F11R1_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F11R1_FB31_Pos                   (31U)                             
N#define CAN_F11R1_FB31_Msk                   (0x1U << CAN_F11R1_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F11R1_FB31                       CAN_F11R1_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F12R1 register  ******************/
N#define CAN_F12R1_FB0_Pos                    (0U)                              
N#define CAN_F12R1_FB0_Msk                    (0x1U << CAN_F12R1_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F12R1_FB0                        CAN_F12R1_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F12R1_FB1_Pos                    (1U)                              
N#define CAN_F12R1_FB1_Msk                    (0x1U << CAN_F12R1_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F12R1_FB1                        CAN_F12R1_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F12R1_FB2_Pos                    (2U)                              
N#define CAN_F12R1_FB2_Msk                    (0x1U << CAN_F12R1_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F12R1_FB2                        CAN_F12R1_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F12R1_FB3_Pos                    (3U)                              
N#define CAN_F12R1_FB3_Msk                    (0x1U << CAN_F12R1_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F12R1_FB3                        CAN_F12R1_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F12R1_FB4_Pos                    (4U)                              
N#define CAN_F12R1_FB4_Msk                    (0x1U << CAN_F12R1_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F12R1_FB4                        CAN_F12R1_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F12R1_FB5_Pos                    (5U)                              
N#define CAN_F12R1_FB5_Msk                    (0x1U << CAN_F12R1_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F12R1_FB5                        CAN_F12R1_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F12R1_FB6_Pos                    (6U)                              
N#define CAN_F12R1_FB6_Msk                    (0x1U << CAN_F12R1_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F12R1_FB6                        CAN_F12R1_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F12R1_FB7_Pos                    (7U)                              
N#define CAN_F12R1_FB7_Msk                    (0x1U << CAN_F12R1_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F12R1_FB7                        CAN_F12R1_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F12R1_FB8_Pos                    (8U)                              
N#define CAN_F12R1_FB8_Msk                    (0x1U << CAN_F12R1_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F12R1_FB8                        CAN_F12R1_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F12R1_FB9_Pos                    (9U)                              
N#define CAN_F12R1_FB9_Msk                    (0x1U << CAN_F12R1_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F12R1_FB9                        CAN_F12R1_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F12R1_FB10_Pos                   (10U)                             
N#define CAN_F12R1_FB10_Msk                   (0x1U << CAN_F12R1_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F12R1_FB10                       CAN_F12R1_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F12R1_FB11_Pos                   (11U)                             
N#define CAN_F12R1_FB11_Msk                   (0x1U << CAN_F12R1_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F12R1_FB11                       CAN_F12R1_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F12R1_FB12_Pos                   (12U)                             
N#define CAN_F12R1_FB12_Msk                   (0x1U << CAN_F12R1_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F12R1_FB12                       CAN_F12R1_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F12R1_FB13_Pos                   (13U)                             
N#define CAN_F12R1_FB13_Msk                   (0x1U << CAN_F12R1_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F12R1_FB13                       CAN_F12R1_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F12R1_FB14_Pos                   (14U)                             
N#define CAN_F12R1_FB14_Msk                   (0x1U << CAN_F12R1_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F12R1_FB14                       CAN_F12R1_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F12R1_FB15_Pos                   (15U)                             
N#define CAN_F12R1_FB15_Msk                   (0x1U << CAN_F12R1_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F12R1_FB15                       CAN_F12R1_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F12R1_FB16_Pos                   (16U)                             
N#define CAN_F12R1_FB16_Msk                   (0x1U << CAN_F12R1_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F12R1_FB16                       CAN_F12R1_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F12R1_FB17_Pos                   (17U)                             
N#define CAN_F12R1_FB17_Msk                   (0x1U << CAN_F12R1_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F12R1_FB17                       CAN_F12R1_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F12R1_FB18_Pos                   (18U)                             
N#define CAN_F12R1_FB18_Msk                   (0x1U << CAN_F12R1_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F12R1_FB18                       CAN_F12R1_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F12R1_FB19_Pos                   (19U)                             
N#define CAN_F12R1_FB19_Msk                   (0x1U << CAN_F12R1_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F12R1_FB19                       CAN_F12R1_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F12R1_FB20_Pos                   (20U)                             
N#define CAN_F12R1_FB20_Msk                   (0x1U << CAN_F12R1_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F12R1_FB20                       CAN_F12R1_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F12R1_FB21_Pos                   (21U)                             
N#define CAN_F12R1_FB21_Msk                   (0x1U << CAN_F12R1_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F12R1_FB21                       CAN_F12R1_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F12R1_FB22_Pos                   (22U)                             
N#define CAN_F12R1_FB22_Msk                   (0x1U << CAN_F12R1_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F12R1_FB22                       CAN_F12R1_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F12R1_FB23_Pos                   (23U)                             
N#define CAN_F12R1_FB23_Msk                   (0x1U << CAN_F12R1_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F12R1_FB23                       CAN_F12R1_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F12R1_FB24_Pos                   (24U)                             
N#define CAN_F12R1_FB24_Msk                   (0x1U << CAN_F12R1_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F12R1_FB24                       CAN_F12R1_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F12R1_FB25_Pos                   (25U)                             
N#define CAN_F12R1_FB25_Msk                   (0x1U << CAN_F12R1_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F12R1_FB25                       CAN_F12R1_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F12R1_FB26_Pos                   (26U)                             
N#define CAN_F12R1_FB26_Msk                   (0x1U << CAN_F12R1_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F12R1_FB26                       CAN_F12R1_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F12R1_FB27_Pos                   (27U)                             
N#define CAN_F12R1_FB27_Msk                   (0x1U << CAN_F12R1_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F12R1_FB27                       CAN_F12R1_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F12R1_FB28_Pos                   (28U)                             
N#define CAN_F12R1_FB28_Msk                   (0x1U << CAN_F12R1_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F12R1_FB28                       CAN_F12R1_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F12R1_FB29_Pos                   (29U)                             
N#define CAN_F12R1_FB29_Msk                   (0x1U << CAN_F12R1_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F12R1_FB29                       CAN_F12R1_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F12R1_FB30_Pos                   (30U)                             
N#define CAN_F12R1_FB30_Msk                   (0x1U << CAN_F12R1_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F12R1_FB30                       CAN_F12R1_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F12R1_FB31_Pos                   (31U)                             
N#define CAN_F12R1_FB31_Msk                   (0x1U << CAN_F12R1_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F12R1_FB31                       CAN_F12R1_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F13R1 register  ******************/
N#define CAN_F13R1_FB0_Pos                    (0U)                              
N#define CAN_F13R1_FB0_Msk                    (0x1U << CAN_F13R1_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F13R1_FB0                        CAN_F13R1_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F13R1_FB1_Pos                    (1U)                              
N#define CAN_F13R1_FB1_Msk                    (0x1U << CAN_F13R1_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F13R1_FB1                        CAN_F13R1_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F13R1_FB2_Pos                    (2U)                              
N#define CAN_F13R1_FB2_Msk                    (0x1U << CAN_F13R1_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F13R1_FB2                        CAN_F13R1_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F13R1_FB3_Pos                    (3U)                              
N#define CAN_F13R1_FB3_Msk                    (0x1U << CAN_F13R1_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F13R1_FB3                        CAN_F13R1_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F13R1_FB4_Pos                    (4U)                              
N#define CAN_F13R1_FB4_Msk                    (0x1U << CAN_F13R1_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F13R1_FB4                        CAN_F13R1_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F13R1_FB5_Pos                    (5U)                              
N#define CAN_F13R1_FB5_Msk                    (0x1U << CAN_F13R1_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F13R1_FB5                        CAN_F13R1_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F13R1_FB6_Pos                    (6U)                              
N#define CAN_F13R1_FB6_Msk                    (0x1U << CAN_F13R1_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F13R1_FB6                        CAN_F13R1_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F13R1_FB7_Pos                    (7U)                              
N#define CAN_F13R1_FB7_Msk                    (0x1U << CAN_F13R1_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F13R1_FB7                        CAN_F13R1_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F13R1_FB8_Pos                    (8U)                              
N#define CAN_F13R1_FB8_Msk                    (0x1U << CAN_F13R1_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F13R1_FB8                        CAN_F13R1_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F13R1_FB9_Pos                    (9U)                              
N#define CAN_F13R1_FB9_Msk                    (0x1U << CAN_F13R1_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F13R1_FB9                        CAN_F13R1_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F13R1_FB10_Pos                   (10U)                             
N#define CAN_F13R1_FB10_Msk                   (0x1U << CAN_F13R1_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F13R1_FB10                       CAN_F13R1_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F13R1_FB11_Pos                   (11U)                             
N#define CAN_F13R1_FB11_Msk                   (0x1U << CAN_F13R1_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F13R1_FB11                       CAN_F13R1_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F13R1_FB12_Pos                   (12U)                             
N#define CAN_F13R1_FB12_Msk                   (0x1U << CAN_F13R1_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F13R1_FB12                       CAN_F13R1_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F13R1_FB13_Pos                   (13U)                             
N#define CAN_F13R1_FB13_Msk                   (0x1U << CAN_F13R1_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F13R1_FB13                       CAN_F13R1_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F13R1_FB14_Pos                   (14U)                             
N#define CAN_F13R1_FB14_Msk                   (0x1U << CAN_F13R1_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F13R1_FB14                       CAN_F13R1_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F13R1_FB15_Pos                   (15U)                             
N#define CAN_F13R1_FB15_Msk                   (0x1U << CAN_F13R1_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F13R1_FB15                       CAN_F13R1_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F13R1_FB16_Pos                   (16U)                             
N#define CAN_F13R1_FB16_Msk                   (0x1U << CAN_F13R1_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F13R1_FB16                       CAN_F13R1_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F13R1_FB17_Pos                   (17U)                             
N#define CAN_F13R1_FB17_Msk                   (0x1U << CAN_F13R1_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F13R1_FB17                       CAN_F13R1_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F13R1_FB18_Pos                   (18U)                             
N#define CAN_F13R1_FB18_Msk                   (0x1U << CAN_F13R1_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F13R1_FB18                       CAN_F13R1_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F13R1_FB19_Pos                   (19U)                             
N#define CAN_F13R1_FB19_Msk                   (0x1U << CAN_F13R1_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F13R1_FB19                       CAN_F13R1_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F13R1_FB20_Pos                   (20U)                             
N#define CAN_F13R1_FB20_Msk                   (0x1U << CAN_F13R1_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F13R1_FB20                       CAN_F13R1_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F13R1_FB21_Pos                   (21U)                             
N#define CAN_F13R1_FB21_Msk                   (0x1U << CAN_F13R1_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F13R1_FB21                       CAN_F13R1_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F13R1_FB22_Pos                   (22U)                             
N#define CAN_F13R1_FB22_Msk                   (0x1U << CAN_F13R1_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F13R1_FB22                       CAN_F13R1_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F13R1_FB23_Pos                   (23U)                             
N#define CAN_F13R1_FB23_Msk                   (0x1U << CAN_F13R1_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F13R1_FB23                       CAN_F13R1_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F13R1_FB24_Pos                   (24U)                             
N#define CAN_F13R1_FB24_Msk                   (0x1U << CAN_F13R1_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F13R1_FB24                       CAN_F13R1_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F13R1_FB25_Pos                   (25U)                             
N#define CAN_F13R1_FB25_Msk                   (0x1U << CAN_F13R1_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F13R1_FB25                       CAN_F13R1_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F13R1_FB26_Pos                   (26U)                             
N#define CAN_F13R1_FB26_Msk                   (0x1U << CAN_F13R1_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F13R1_FB26                       CAN_F13R1_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F13R1_FB27_Pos                   (27U)                             
N#define CAN_F13R1_FB27_Msk                   (0x1U << CAN_F13R1_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F13R1_FB27                       CAN_F13R1_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F13R1_FB28_Pos                   (28U)                             
N#define CAN_F13R1_FB28_Msk                   (0x1U << CAN_F13R1_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F13R1_FB28                       CAN_F13R1_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F13R1_FB29_Pos                   (29U)                             
N#define CAN_F13R1_FB29_Msk                   (0x1U << CAN_F13R1_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F13R1_FB29                       CAN_F13R1_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F13R1_FB30_Pos                   (30U)                             
N#define CAN_F13R1_FB30_Msk                   (0x1U << CAN_F13R1_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F13R1_FB30                       CAN_F13R1_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F13R1_FB31_Pos                   (31U)                             
N#define CAN_F13R1_FB31_Msk                   (0x1U << CAN_F13R1_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F13R1_FB31                       CAN_F13R1_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F0R2 register  *******************/
N#define CAN_F0R2_FB0_Pos                     (0U)                              
N#define CAN_F0R2_FB0_Msk                     (0x1U << CAN_F0R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F0R2_FB0                         CAN_F0R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F0R2_FB1_Pos                     (1U)                              
N#define CAN_F0R2_FB1_Msk                     (0x1U << CAN_F0R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F0R2_FB1                         CAN_F0R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F0R2_FB2_Pos                     (2U)                              
N#define CAN_F0R2_FB2_Msk                     (0x1U << CAN_F0R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F0R2_FB2                         CAN_F0R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F0R2_FB3_Pos                     (3U)                              
N#define CAN_F0R2_FB3_Msk                     (0x1U << CAN_F0R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F0R2_FB3                         CAN_F0R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F0R2_FB4_Pos                     (4U)                              
N#define CAN_F0R2_FB4_Msk                     (0x1U << CAN_F0R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F0R2_FB4                         CAN_F0R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F0R2_FB5_Pos                     (5U)                              
N#define CAN_F0R2_FB5_Msk                     (0x1U << CAN_F0R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F0R2_FB5                         CAN_F0R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F0R2_FB6_Pos                     (6U)                              
N#define CAN_F0R2_FB6_Msk                     (0x1U << CAN_F0R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F0R2_FB6                         CAN_F0R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F0R2_FB7_Pos                     (7U)                              
N#define CAN_F0R2_FB7_Msk                     (0x1U << CAN_F0R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F0R2_FB7                         CAN_F0R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F0R2_FB8_Pos                     (8U)                              
N#define CAN_F0R2_FB8_Msk                     (0x1U << CAN_F0R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F0R2_FB8                         CAN_F0R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F0R2_FB9_Pos                     (9U)                              
N#define CAN_F0R2_FB9_Msk                     (0x1U << CAN_F0R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F0R2_FB9                         CAN_F0R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F0R2_FB10_Pos                    (10U)                             
N#define CAN_F0R2_FB10_Msk                    (0x1U << CAN_F0R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F0R2_FB10                        CAN_F0R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F0R2_FB11_Pos                    (11U)                             
N#define CAN_F0R2_FB11_Msk                    (0x1U << CAN_F0R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F0R2_FB11                        CAN_F0R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F0R2_FB12_Pos                    (12U)                             
N#define CAN_F0R2_FB12_Msk                    (0x1U << CAN_F0R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F0R2_FB12                        CAN_F0R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F0R2_FB13_Pos                    (13U)                             
N#define CAN_F0R2_FB13_Msk                    (0x1U << CAN_F0R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F0R2_FB13                        CAN_F0R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F0R2_FB14_Pos                    (14U)                             
N#define CAN_F0R2_FB14_Msk                    (0x1U << CAN_F0R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F0R2_FB14                        CAN_F0R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F0R2_FB15_Pos                    (15U)                             
N#define CAN_F0R2_FB15_Msk                    (0x1U << CAN_F0R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F0R2_FB15                        CAN_F0R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F0R2_FB16_Pos                    (16U)                             
N#define CAN_F0R2_FB16_Msk                    (0x1U << CAN_F0R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F0R2_FB16                        CAN_F0R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F0R2_FB17_Pos                    (17U)                             
N#define CAN_F0R2_FB17_Msk                    (0x1U << CAN_F0R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F0R2_FB17                        CAN_F0R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F0R2_FB18_Pos                    (18U)                             
N#define CAN_F0R2_FB18_Msk                    (0x1U << CAN_F0R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F0R2_FB18                        CAN_F0R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F0R2_FB19_Pos                    (19U)                             
N#define CAN_F0R2_FB19_Msk                    (0x1U << CAN_F0R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F0R2_FB19                        CAN_F0R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F0R2_FB20_Pos                    (20U)                             
N#define CAN_F0R2_FB20_Msk                    (0x1U << CAN_F0R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F0R2_FB20                        CAN_F0R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F0R2_FB21_Pos                    (21U)                             
N#define CAN_F0R2_FB21_Msk                    (0x1U << CAN_F0R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F0R2_FB21                        CAN_F0R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F0R2_FB22_Pos                    (22U)                             
N#define CAN_F0R2_FB22_Msk                    (0x1U << CAN_F0R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F0R2_FB22                        CAN_F0R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F0R2_FB23_Pos                    (23U)                             
N#define CAN_F0R2_FB23_Msk                    (0x1U << CAN_F0R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F0R2_FB23                        CAN_F0R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F0R2_FB24_Pos                    (24U)                             
N#define CAN_F0R2_FB24_Msk                    (0x1U << CAN_F0R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F0R2_FB24                        CAN_F0R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F0R2_FB25_Pos                    (25U)                             
N#define CAN_F0R2_FB25_Msk                    (0x1U << CAN_F0R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F0R2_FB25                        CAN_F0R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F0R2_FB26_Pos                    (26U)                             
N#define CAN_F0R2_FB26_Msk                    (0x1U << CAN_F0R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F0R2_FB26                        CAN_F0R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F0R2_FB27_Pos                    (27U)                             
N#define CAN_F0R2_FB27_Msk                    (0x1U << CAN_F0R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F0R2_FB27                        CAN_F0R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F0R2_FB28_Pos                    (28U)                             
N#define CAN_F0R2_FB28_Msk                    (0x1U << CAN_F0R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F0R2_FB28                        CAN_F0R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F0R2_FB29_Pos                    (29U)                             
N#define CAN_F0R2_FB29_Msk                    (0x1U << CAN_F0R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F0R2_FB29                        CAN_F0R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F0R2_FB30_Pos                    (30U)                             
N#define CAN_F0R2_FB30_Msk                    (0x1U << CAN_F0R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F0R2_FB30                        CAN_F0R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F0R2_FB31_Pos                    (31U)                             
N#define CAN_F0R2_FB31_Msk                    (0x1U << CAN_F0R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F0R2_FB31                        CAN_F0R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F1R2 register  *******************/
N#define CAN_F1R2_FB0_Pos                     (0U)                              
N#define CAN_F1R2_FB0_Msk                     (0x1U << CAN_F1R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F1R2_FB0                         CAN_F1R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F1R2_FB1_Pos                     (1U)                              
N#define CAN_F1R2_FB1_Msk                     (0x1U << CAN_F1R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F1R2_FB1                         CAN_F1R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F1R2_FB2_Pos                     (2U)                              
N#define CAN_F1R2_FB2_Msk                     (0x1U << CAN_F1R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F1R2_FB2                         CAN_F1R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F1R2_FB3_Pos                     (3U)                              
N#define CAN_F1R2_FB3_Msk                     (0x1U << CAN_F1R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F1R2_FB3                         CAN_F1R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F1R2_FB4_Pos                     (4U)                              
N#define CAN_F1R2_FB4_Msk                     (0x1U << CAN_F1R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F1R2_FB4                         CAN_F1R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F1R2_FB5_Pos                     (5U)                              
N#define CAN_F1R2_FB5_Msk                     (0x1U << CAN_F1R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F1R2_FB5                         CAN_F1R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F1R2_FB6_Pos                     (6U)                              
N#define CAN_F1R2_FB6_Msk                     (0x1U << CAN_F1R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F1R2_FB6                         CAN_F1R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F1R2_FB7_Pos                     (7U)                              
N#define CAN_F1R2_FB7_Msk                     (0x1U << CAN_F1R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F1R2_FB7                         CAN_F1R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F1R2_FB8_Pos                     (8U)                              
N#define CAN_F1R2_FB8_Msk                     (0x1U << CAN_F1R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F1R2_FB8                         CAN_F1R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F1R2_FB9_Pos                     (9U)                              
N#define CAN_F1R2_FB9_Msk                     (0x1U << CAN_F1R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F1R2_FB9                         CAN_F1R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F1R2_FB10_Pos                    (10U)                             
N#define CAN_F1R2_FB10_Msk                    (0x1U << CAN_F1R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F1R2_FB10                        CAN_F1R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F1R2_FB11_Pos                    (11U)                             
N#define CAN_F1R2_FB11_Msk                    (0x1U << CAN_F1R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F1R2_FB11                        CAN_F1R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F1R2_FB12_Pos                    (12U)                             
N#define CAN_F1R2_FB12_Msk                    (0x1U << CAN_F1R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F1R2_FB12                        CAN_F1R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F1R2_FB13_Pos                    (13U)                             
N#define CAN_F1R2_FB13_Msk                    (0x1U << CAN_F1R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F1R2_FB13                        CAN_F1R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F1R2_FB14_Pos                    (14U)                             
N#define CAN_F1R2_FB14_Msk                    (0x1U << CAN_F1R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F1R2_FB14                        CAN_F1R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F1R2_FB15_Pos                    (15U)                             
N#define CAN_F1R2_FB15_Msk                    (0x1U << CAN_F1R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F1R2_FB15                        CAN_F1R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F1R2_FB16_Pos                    (16U)                             
N#define CAN_F1R2_FB16_Msk                    (0x1U << CAN_F1R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F1R2_FB16                        CAN_F1R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F1R2_FB17_Pos                    (17U)                             
N#define CAN_F1R2_FB17_Msk                    (0x1U << CAN_F1R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F1R2_FB17                        CAN_F1R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F1R2_FB18_Pos                    (18U)                             
N#define CAN_F1R2_FB18_Msk                    (0x1U << CAN_F1R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F1R2_FB18                        CAN_F1R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F1R2_FB19_Pos                    (19U)                             
N#define CAN_F1R2_FB19_Msk                    (0x1U << CAN_F1R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F1R2_FB19                        CAN_F1R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F1R2_FB20_Pos                    (20U)                             
N#define CAN_F1R2_FB20_Msk                    (0x1U << CAN_F1R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F1R2_FB20                        CAN_F1R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F1R2_FB21_Pos                    (21U)                             
N#define CAN_F1R2_FB21_Msk                    (0x1U << CAN_F1R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F1R2_FB21                        CAN_F1R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F1R2_FB22_Pos                    (22U)                             
N#define CAN_F1R2_FB22_Msk                    (0x1U << CAN_F1R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F1R2_FB22                        CAN_F1R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F1R2_FB23_Pos                    (23U)                             
N#define CAN_F1R2_FB23_Msk                    (0x1U << CAN_F1R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F1R2_FB23                        CAN_F1R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F1R2_FB24_Pos                    (24U)                             
N#define CAN_F1R2_FB24_Msk                    (0x1U << CAN_F1R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F1R2_FB24                        CAN_F1R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F1R2_FB25_Pos                    (25U)                             
N#define CAN_F1R2_FB25_Msk                    (0x1U << CAN_F1R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F1R2_FB25                        CAN_F1R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F1R2_FB26_Pos                    (26U)                             
N#define CAN_F1R2_FB26_Msk                    (0x1U << CAN_F1R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F1R2_FB26                        CAN_F1R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F1R2_FB27_Pos                    (27U)                             
N#define CAN_F1R2_FB27_Msk                    (0x1U << CAN_F1R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F1R2_FB27                        CAN_F1R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F1R2_FB28_Pos                    (28U)                             
N#define CAN_F1R2_FB28_Msk                    (0x1U << CAN_F1R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F1R2_FB28                        CAN_F1R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F1R2_FB29_Pos                    (29U)                             
N#define CAN_F1R2_FB29_Msk                    (0x1U << CAN_F1R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F1R2_FB29                        CAN_F1R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F1R2_FB30_Pos                    (30U)                             
N#define CAN_F1R2_FB30_Msk                    (0x1U << CAN_F1R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F1R2_FB30                        CAN_F1R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F1R2_FB31_Pos                    (31U)                             
N#define CAN_F1R2_FB31_Msk                    (0x1U << CAN_F1R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F1R2_FB31                        CAN_F1R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F2R2 register  *******************/
N#define CAN_F2R2_FB0_Pos                     (0U)                              
N#define CAN_F2R2_FB0_Msk                     (0x1U << CAN_F2R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F2R2_FB0                         CAN_F2R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F2R2_FB1_Pos                     (1U)                              
N#define CAN_F2R2_FB1_Msk                     (0x1U << CAN_F2R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F2R2_FB1                         CAN_F2R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F2R2_FB2_Pos                     (2U)                              
N#define CAN_F2R2_FB2_Msk                     (0x1U << CAN_F2R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F2R2_FB2                         CAN_F2R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F2R2_FB3_Pos                     (3U)                              
N#define CAN_F2R2_FB3_Msk                     (0x1U << CAN_F2R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F2R2_FB3                         CAN_F2R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F2R2_FB4_Pos                     (4U)                              
N#define CAN_F2R2_FB4_Msk                     (0x1U << CAN_F2R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F2R2_FB4                         CAN_F2R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F2R2_FB5_Pos                     (5U)                              
N#define CAN_F2R2_FB5_Msk                     (0x1U << CAN_F2R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F2R2_FB5                         CAN_F2R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F2R2_FB6_Pos                     (6U)                              
N#define CAN_F2R2_FB6_Msk                     (0x1U << CAN_F2R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F2R2_FB6                         CAN_F2R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F2R2_FB7_Pos                     (7U)                              
N#define CAN_F2R2_FB7_Msk                     (0x1U << CAN_F2R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F2R2_FB7                         CAN_F2R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F2R2_FB8_Pos                     (8U)                              
N#define CAN_F2R2_FB8_Msk                     (0x1U << CAN_F2R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F2R2_FB8                         CAN_F2R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F2R2_FB9_Pos                     (9U)                              
N#define CAN_F2R2_FB9_Msk                     (0x1U << CAN_F2R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F2R2_FB9                         CAN_F2R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F2R2_FB10_Pos                    (10U)                             
N#define CAN_F2R2_FB10_Msk                    (0x1U << CAN_F2R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F2R2_FB10                        CAN_F2R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F2R2_FB11_Pos                    (11U)                             
N#define CAN_F2R2_FB11_Msk                    (0x1U << CAN_F2R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F2R2_FB11                        CAN_F2R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F2R2_FB12_Pos                    (12U)                             
N#define CAN_F2R2_FB12_Msk                    (0x1U << CAN_F2R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F2R2_FB12                        CAN_F2R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F2R2_FB13_Pos                    (13U)                             
N#define CAN_F2R2_FB13_Msk                    (0x1U << CAN_F2R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F2R2_FB13                        CAN_F2R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F2R2_FB14_Pos                    (14U)                             
N#define CAN_F2R2_FB14_Msk                    (0x1U << CAN_F2R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F2R2_FB14                        CAN_F2R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F2R2_FB15_Pos                    (15U)                             
N#define CAN_F2R2_FB15_Msk                    (0x1U << CAN_F2R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F2R2_FB15                        CAN_F2R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F2R2_FB16_Pos                    (16U)                             
N#define CAN_F2R2_FB16_Msk                    (0x1U << CAN_F2R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F2R2_FB16                        CAN_F2R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F2R2_FB17_Pos                    (17U)                             
N#define CAN_F2R2_FB17_Msk                    (0x1U << CAN_F2R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F2R2_FB17                        CAN_F2R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F2R2_FB18_Pos                    (18U)                             
N#define CAN_F2R2_FB18_Msk                    (0x1U << CAN_F2R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F2R2_FB18                        CAN_F2R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F2R2_FB19_Pos                    (19U)                             
N#define CAN_F2R2_FB19_Msk                    (0x1U << CAN_F2R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F2R2_FB19                        CAN_F2R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F2R2_FB20_Pos                    (20U)                             
N#define CAN_F2R2_FB20_Msk                    (0x1U << CAN_F2R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F2R2_FB20                        CAN_F2R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F2R2_FB21_Pos                    (21U)                             
N#define CAN_F2R2_FB21_Msk                    (0x1U << CAN_F2R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F2R2_FB21                        CAN_F2R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F2R2_FB22_Pos                    (22U)                             
N#define CAN_F2R2_FB22_Msk                    (0x1U << CAN_F2R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F2R2_FB22                        CAN_F2R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F2R2_FB23_Pos                    (23U)                             
N#define CAN_F2R2_FB23_Msk                    (0x1U << CAN_F2R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F2R2_FB23                        CAN_F2R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F2R2_FB24_Pos                    (24U)                             
N#define CAN_F2R2_FB24_Msk                    (0x1U << CAN_F2R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F2R2_FB24                        CAN_F2R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F2R2_FB25_Pos                    (25U)                             
N#define CAN_F2R2_FB25_Msk                    (0x1U << CAN_F2R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F2R2_FB25                        CAN_F2R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F2R2_FB26_Pos                    (26U)                             
N#define CAN_F2R2_FB26_Msk                    (0x1U << CAN_F2R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F2R2_FB26                        CAN_F2R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F2R2_FB27_Pos                    (27U)                             
N#define CAN_F2R2_FB27_Msk                    (0x1U << CAN_F2R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F2R2_FB27                        CAN_F2R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F2R2_FB28_Pos                    (28U)                             
N#define CAN_F2R2_FB28_Msk                    (0x1U << CAN_F2R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F2R2_FB28                        CAN_F2R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F2R2_FB29_Pos                    (29U)                             
N#define CAN_F2R2_FB29_Msk                    (0x1U << CAN_F2R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F2R2_FB29                        CAN_F2R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F2R2_FB30_Pos                    (30U)                             
N#define CAN_F2R2_FB30_Msk                    (0x1U << CAN_F2R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F2R2_FB30                        CAN_F2R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F2R2_FB31_Pos                    (31U)                             
N#define CAN_F2R2_FB31_Msk                    (0x1U << CAN_F2R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F2R2_FB31                        CAN_F2R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F3R2 register  *******************/
N#define CAN_F3R2_FB0_Pos                     (0U)                              
N#define CAN_F3R2_FB0_Msk                     (0x1U << CAN_F3R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F3R2_FB0                         CAN_F3R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F3R2_FB1_Pos                     (1U)                              
N#define CAN_F3R2_FB1_Msk                     (0x1U << CAN_F3R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F3R2_FB1                         CAN_F3R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F3R2_FB2_Pos                     (2U)                              
N#define CAN_F3R2_FB2_Msk                     (0x1U << CAN_F3R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F3R2_FB2                         CAN_F3R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F3R2_FB3_Pos                     (3U)                              
N#define CAN_F3R2_FB3_Msk                     (0x1U << CAN_F3R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F3R2_FB3                         CAN_F3R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F3R2_FB4_Pos                     (4U)                              
N#define CAN_F3R2_FB4_Msk                     (0x1U << CAN_F3R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F3R2_FB4                         CAN_F3R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F3R2_FB5_Pos                     (5U)                              
N#define CAN_F3R2_FB5_Msk                     (0x1U << CAN_F3R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F3R2_FB5                         CAN_F3R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F3R2_FB6_Pos                     (6U)                              
N#define CAN_F3R2_FB6_Msk                     (0x1U << CAN_F3R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F3R2_FB6                         CAN_F3R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F3R2_FB7_Pos                     (7U)                              
N#define CAN_F3R2_FB7_Msk                     (0x1U << CAN_F3R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F3R2_FB7                         CAN_F3R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F3R2_FB8_Pos                     (8U)                              
N#define CAN_F3R2_FB8_Msk                     (0x1U << CAN_F3R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F3R2_FB8                         CAN_F3R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F3R2_FB9_Pos                     (9U)                              
N#define CAN_F3R2_FB9_Msk                     (0x1U << CAN_F3R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F3R2_FB9                         CAN_F3R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F3R2_FB10_Pos                    (10U)                             
N#define CAN_F3R2_FB10_Msk                    (0x1U << CAN_F3R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F3R2_FB10                        CAN_F3R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F3R2_FB11_Pos                    (11U)                             
N#define CAN_F3R2_FB11_Msk                    (0x1U << CAN_F3R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F3R2_FB11                        CAN_F3R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F3R2_FB12_Pos                    (12U)                             
N#define CAN_F3R2_FB12_Msk                    (0x1U << CAN_F3R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F3R2_FB12                        CAN_F3R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F3R2_FB13_Pos                    (13U)                             
N#define CAN_F3R2_FB13_Msk                    (0x1U << CAN_F3R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F3R2_FB13                        CAN_F3R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F3R2_FB14_Pos                    (14U)                             
N#define CAN_F3R2_FB14_Msk                    (0x1U << CAN_F3R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F3R2_FB14                        CAN_F3R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F3R2_FB15_Pos                    (15U)                             
N#define CAN_F3R2_FB15_Msk                    (0x1U << CAN_F3R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F3R2_FB15                        CAN_F3R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F3R2_FB16_Pos                    (16U)                             
N#define CAN_F3R2_FB16_Msk                    (0x1U << CAN_F3R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F3R2_FB16                        CAN_F3R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F3R2_FB17_Pos                    (17U)                             
N#define CAN_F3R2_FB17_Msk                    (0x1U << CAN_F3R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F3R2_FB17                        CAN_F3R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F3R2_FB18_Pos                    (18U)                             
N#define CAN_F3R2_FB18_Msk                    (0x1U << CAN_F3R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F3R2_FB18                        CAN_F3R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F3R2_FB19_Pos                    (19U)                             
N#define CAN_F3R2_FB19_Msk                    (0x1U << CAN_F3R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F3R2_FB19                        CAN_F3R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F3R2_FB20_Pos                    (20U)                             
N#define CAN_F3R2_FB20_Msk                    (0x1U << CAN_F3R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F3R2_FB20                        CAN_F3R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F3R2_FB21_Pos                    (21U)                             
N#define CAN_F3R2_FB21_Msk                    (0x1U << CAN_F3R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F3R2_FB21                        CAN_F3R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F3R2_FB22_Pos                    (22U)                             
N#define CAN_F3R2_FB22_Msk                    (0x1U << CAN_F3R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F3R2_FB22                        CAN_F3R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F3R2_FB23_Pos                    (23U)                             
N#define CAN_F3R2_FB23_Msk                    (0x1U << CAN_F3R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F3R2_FB23                        CAN_F3R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F3R2_FB24_Pos                    (24U)                             
N#define CAN_F3R2_FB24_Msk                    (0x1U << CAN_F3R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F3R2_FB24                        CAN_F3R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F3R2_FB25_Pos                    (25U)                             
N#define CAN_F3R2_FB25_Msk                    (0x1U << CAN_F3R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F3R2_FB25                        CAN_F3R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F3R2_FB26_Pos                    (26U)                             
N#define CAN_F3R2_FB26_Msk                    (0x1U << CAN_F3R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F3R2_FB26                        CAN_F3R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F3R2_FB27_Pos                    (27U)                             
N#define CAN_F3R2_FB27_Msk                    (0x1U << CAN_F3R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F3R2_FB27                        CAN_F3R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F3R2_FB28_Pos                    (28U)                             
N#define CAN_F3R2_FB28_Msk                    (0x1U << CAN_F3R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F3R2_FB28                        CAN_F3R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F3R2_FB29_Pos                    (29U)                             
N#define CAN_F3R2_FB29_Msk                    (0x1U << CAN_F3R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F3R2_FB29                        CAN_F3R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F3R2_FB30_Pos                    (30U)                             
N#define CAN_F3R2_FB30_Msk                    (0x1U << CAN_F3R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F3R2_FB30                        CAN_F3R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F3R2_FB31_Pos                    (31U)                             
N#define CAN_F3R2_FB31_Msk                    (0x1U << CAN_F3R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F3R2_FB31                        CAN_F3R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F4R2 register  *******************/
N#define CAN_F4R2_FB0_Pos                     (0U)                              
N#define CAN_F4R2_FB0_Msk                     (0x1U << CAN_F4R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F4R2_FB0                         CAN_F4R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F4R2_FB1_Pos                     (1U)                              
N#define CAN_F4R2_FB1_Msk                     (0x1U << CAN_F4R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F4R2_FB1                         CAN_F4R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F4R2_FB2_Pos                     (2U)                              
N#define CAN_F4R2_FB2_Msk                     (0x1U << CAN_F4R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F4R2_FB2                         CAN_F4R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F4R2_FB3_Pos                     (3U)                              
N#define CAN_F4R2_FB3_Msk                     (0x1U << CAN_F4R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F4R2_FB3                         CAN_F4R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F4R2_FB4_Pos                     (4U)                              
N#define CAN_F4R2_FB4_Msk                     (0x1U << CAN_F4R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F4R2_FB4                         CAN_F4R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F4R2_FB5_Pos                     (5U)                              
N#define CAN_F4R2_FB5_Msk                     (0x1U << CAN_F4R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F4R2_FB5                         CAN_F4R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F4R2_FB6_Pos                     (6U)                              
N#define CAN_F4R2_FB6_Msk                     (0x1U << CAN_F4R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F4R2_FB6                         CAN_F4R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F4R2_FB7_Pos                     (7U)                              
N#define CAN_F4R2_FB7_Msk                     (0x1U << CAN_F4R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F4R2_FB7                         CAN_F4R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F4R2_FB8_Pos                     (8U)                              
N#define CAN_F4R2_FB8_Msk                     (0x1U << CAN_F4R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F4R2_FB8                         CAN_F4R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F4R2_FB9_Pos                     (9U)                              
N#define CAN_F4R2_FB9_Msk                     (0x1U << CAN_F4R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F4R2_FB9                         CAN_F4R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F4R2_FB10_Pos                    (10U)                             
N#define CAN_F4R2_FB10_Msk                    (0x1U << CAN_F4R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F4R2_FB10                        CAN_F4R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F4R2_FB11_Pos                    (11U)                             
N#define CAN_F4R2_FB11_Msk                    (0x1U << CAN_F4R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F4R2_FB11                        CAN_F4R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F4R2_FB12_Pos                    (12U)                             
N#define CAN_F4R2_FB12_Msk                    (0x1U << CAN_F4R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F4R2_FB12                        CAN_F4R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F4R2_FB13_Pos                    (13U)                             
N#define CAN_F4R2_FB13_Msk                    (0x1U << CAN_F4R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F4R2_FB13                        CAN_F4R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F4R2_FB14_Pos                    (14U)                             
N#define CAN_F4R2_FB14_Msk                    (0x1U << CAN_F4R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F4R2_FB14                        CAN_F4R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F4R2_FB15_Pos                    (15U)                             
N#define CAN_F4R2_FB15_Msk                    (0x1U << CAN_F4R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F4R2_FB15                        CAN_F4R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F4R2_FB16_Pos                    (16U)                             
N#define CAN_F4R2_FB16_Msk                    (0x1U << CAN_F4R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F4R2_FB16                        CAN_F4R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F4R2_FB17_Pos                    (17U)                             
N#define CAN_F4R2_FB17_Msk                    (0x1U << CAN_F4R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F4R2_FB17                        CAN_F4R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F4R2_FB18_Pos                    (18U)                             
N#define CAN_F4R2_FB18_Msk                    (0x1U << CAN_F4R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F4R2_FB18                        CAN_F4R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F4R2_FB19_Pos                    (19U)                             
N#define CAN_F4R2_FB19_Msk                    (0x1U << CAN_F4R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F4R2_FB19                        CAN_F4R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F4R2_FB20_Pos                    (20U)                             
N#define CAN_F4R2_FB20_Msk                    (0x1U << CAN_F4R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F4R2_FB20                        CAN_F4R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F4R2_FB21_Pos                    (21U)                             
N#define CAN_F4R2_FB21_Msk                    (0x1U << CAN_F4R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F4R2_FB21                        CAN_F4R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F4R2_FB22_Pos                    (22U)                             
N#define CAN_F4R2_FB22_Msk                    (0x1U << CAN_F4R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F4R2_FB22                        CAN_F4R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F4R2_FB23_Pos                    (23U)                             
N#define CAN_F4R2_FB23_Msk                    (0x1U << CAN_F4R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F4R2_FB23                        CAN_F4R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F4R2_FB24_Pos                    (24U)                             
N#define CAN_F4R2_FB24_Msk                    (0x1U << CAN_F4R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F4R2_FB24                        CAN_F4R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F4R2_FB25_Pos                    (25U)                             
N#define CAN_F4R2_FB25_Msk                    (0x1U << CAN_F4R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F4R2_FB25                        CAN_F4R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F4R2_FB26_Pos                    (26U)                             
N#define CAN_F4R2_FB26_Msk                    (0x1U << CAN_F4R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F4R2_FB26                        CAN_F4R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F4R2_FB27_Pos                    (27U)                             
N#define CAN_F4R2_FB27_Msk                    (0x1U << CAN_F4R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F4R2_FB27                        CAN_F4R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F4R2_FB28_Pos                    (28U)                             
N#define CAN_F4R2_FB28_Msk                    (0x1U << CAN_F4R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F4R2_FB28                        CAN_F4R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F4R2_FB29_Pos                    (29U)                             
N#define CAN_F4R2_FB29_Msk                    (0x1U << CAN_F4R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F4R2_FB29                        CAN_F4R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F4R2_FB30_Pos                    (30U)                             
N#define CAN_F4R2_FB30_Msk                    (0x1U << CAN_F4R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F4R2_FB30                        CAN_F4R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F4R2_FB31_Pos                    (31U)                             
N#define CAN_F4R2_FB31_Msk                    (0x1U << CAN_F4R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F4R2_FB31                        CAN_F4R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F5R2 register  *******************/
N#define CAN_F5R2_FB0_Pos                     (0U)                              
N#define CAN_F5R2_FB0_Msk                     (0x1U << CAN_F5R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F5R2_FB0                         CAN_F5R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F5R2_FB1_Pos                     (1U)                              
N#define CAN_F5R2_FB1_Msk                     (0x1U << CAN_F5R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F5R2_FB1                         CAN_F5R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F5R2_FB2_Pos                     (2U)                              
N#define CAN_F5R2_FB2_Msk                     (0x1U << CAN_F5R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F5R2_FB2                         CAN_F5R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F5R2_FB3_Pos                     (3U)                              
N#define CAN_F5R2_FB3_Msk                     (0x1U << CAN_F5R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F5R2_FB3                         CAN_F5R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F5R2_FB4_Pos                     (4U)                              
N#define CAN_F5R2_FB4_Msk                     (0x1U << CAN_F5R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F5R2_FB4                         CAN_F5R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F5R2_FB5_Pos                     (5U)                              
N#define CAN_F5R2_FB5_Msk                     (0x1U << CAN_F5R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F5R2_FB5                         CAN_F5R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F5R2_FB6_Pos                     (6U)                              
N#define CAN_F5R2_FB6_Msk                     (0x1U << CAN_F5R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F5R2_FB6                         CAN_F5R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F5R2_FB7_Pos                     (7U)                              
N#define CAN_F5R2_FB7_Msk                     (0x1U << CAN_F5R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F5R2_FB7                         CAN_F5R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F5R2_FB8_Pos                     (8U)                              
N#define CAN_F5R2_FB8_Msk                     (0x1U << CAN_F5R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F5R2_FB8                         CAN_F5R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F5R2_FB9_Pos                     (9U)                              
N#define CAN_F5R2_FB9_Msk                     (0x1U << CAN_F5R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F5R2_FB9                         CAN_F5R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F5R2_FB10_Pos                    (10U)                             
N#define CAN_F5R2_FB10_Msk                    (0x1U << CAN_F5R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F5R2_FB10                        CAN_F5R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F5R2_FB11_Pos                    (11U)                             
N#define CAN_F5R2_FB11_Msk                    (0x1U << CAN_F5R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F5R2_FB11                        CAN_F5R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F5R2_FB12_Pos                    (12U)                             
N#define CAN_F5R2_FB12_Msk                    (0x1U << CAN_F5R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F5R2_FB12                        CAN_F5R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F5R2_FB13_Pos                    (13U)                             
N#define CAN_F5R2_FB13_Msk                    (0x1U << CAN_F5R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F5R2_FB13                        CAN_F5R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F5R2_FB14_Pos                    (14U)                             
N#define CAN_F5R2_FB14_Msk                    (0x1U << CAN_F5R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F5R2_FB14                        CAN_F5R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F5R2_FB15_Pos                    (15U)                             
N#define CAN_F5R2_FB15_Msk                    (0x1U << CAN_F5R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F5R2_FB15                        CAN_F5R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F5R2_FB16_Pos                    (16U)                             
N#define CAN_F5R2_FB16_Msk                    (0x1U << CAN_F5R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F5R2_FB16                        CAN_F5R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F5R2_FB17_Pos                    (17U)                             
N#define CAN_F5R2_FB17_Msk                    (0x1U << CAN_F5R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F5R2_FB17                        CAN_F5R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F5R2_FB18_Pos                    (18U)                             
N#define CAN_F5R2_FB18_Msk                    (0x1U << CAN_F5R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F5R2_FB18                        CAN_F5R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F5R2_FB19_Pos                    (19U)                             
N#define CAN_F5R2_FB19_Msk                    (0x1U << CAN_F5R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F5R2_FB19                        CAN_F5R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F5R2_FB20_Pos                    (20U)                             
N#define CAN_F5R2_FB20_Msk                    (0x1U << CAN_F5R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F5R2_FB20                        CAN_F5R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F5R2_FB21_Pos                    (21U)                             
N#define CAN_F5R2_FB21_Msk                    (0x1U << CAN_F5R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F5R2_FB21                        CAN_F5R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F5R2_FB22_Pos                    (22U)                             
N#define CAN_F5R2_FB22_Msk                    (0x1U << CAN_F5R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F5R2_FB22                        CAN_F5R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F5R2_FB23_Pos                    (23U)                             
N#define CAN_F5R2_FB23_Msk                    (0x1U << CAN_F5R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F5R2_FB23                        CAN_F5R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F5R2_FB24_Pos                    (24U)                             
N#define CAN_F5R2_FB24_Msk                    (0x1U << CAN_F5R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F5R2_FB24                        CAN_F5R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F5R2_FB25_Pos                    (25U)                             
N#define CAN_F5R2_FB25_Msk                    (0x1U << CAN_F5R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F5R2_FB25                        CAN_F5R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F5R2_FB26_Pos                    (26U)                             
N#define CAN_F5R2_FB26_Msk                    (0x1U << CAN_F5R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F5R2_FB26                        CAN_F5R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F5R2_FB27_Pos                    (27U)                             
N#define CAN_F5R2_FB27_Msk                    (0x1U << CAN_F5R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F5R2_FB27                        CAN_F5R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F5R2_FB28_Pos                    (28U)                             
N#define CAN_F5R2_FB28_Msk                    (0x1U << CAN_F5R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F5R2_FB28                        CAN_F5R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F5R2_FB29_Pos                    (29U)                             
N#define CAN_F5R2_FB29_Msk                    (0x1U << CAN_F5R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F5R2_FB29                        CAN_F5R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F5R2_FB30_Pos                    (30U)                             
N#define CAN_F5R2_FB30_Msk                    (0x1U << CAN_F5R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F5R2_FB30                        CAN_F5R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F5R2_FB31_Pos                    (31U)                             
N#define CAN_F5R2_FB31_Msk                    (0x1U << CAN_F5R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F5R2_FB31                        CAN_F5R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F6R2 register  *******************/
N#define CAN_F6R2_FB0_Pos                     (0U)                              
N#define CAN_F6R2_FB0_Msk                     (0x1U << CAN_F6R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F6R2_FB0                         CAN_F6R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F6R2_FB1_Pos                     (1U)                              
N#define CAN_F6R2_FB1_Msk                     (0x1U << CAN_F6R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F6R2_FB1                         CAN_F6R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F6R2_FB2_Pos                     (2U)                              
N#define CAN_F6R2_FB2_Msk                     (0x1U << CAN_F6R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F6R2_FB2                         CAN_F6R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F6R2_FB3_Pos                     (3U)                              
N#define CAN_F6R2_FB3_Msk                     (0x1U << CAN_F6R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F6R2_FB3                         CAN_F6R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F6R2_FB4_Pos                     (4U)                              
N#define CAN_F6R2_FB4_Msk                     (0x1U << CAN_F6R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F6R2_FB4                         CAN_F6R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F6R2_FB5_Pos                     (5U)                              
N#define CAN_F6R2_FB5_Msk                     (0x1U << CAN_F6R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F6R2_FB5                         CAN_F6R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F6R2_FB6_Pos                     (6U)                              
N#define CAN_F6R2_FB6_Msk                     (0x1U << CAN_F6R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F6R2_FB6                         CAN_F6R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F6R2_FB7_Pos                     (7U)                              
N#define CAN_F6R2_FB7_Msk                     (0x1U << CAN_F6R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F6R2_FB7                         CAN_F6R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F6R2_FB8_Pos                     (8U)                              
N#define CAN_F6R2_FB8_Msk                     (0x1U << CAN_F6R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F6R2_FB8                         CAN_F6R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F6R2_FB9_Pos                     (9U)                              
N#define CAN_F6R2_FB9_Msk                     (0x1U << CAN_F6R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F6R2_FB9                         CAN_F6R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F6R2_FB10_Pos                    (10U)                             
N#define CAN_F6R2_FB10_Msk                    (0x1U << CAN_F6R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F6R2_FB10                        CAN_F6R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F6R2_FB11_Pos                    (11U)                             
N#define CAN_F6R2_FB11_Msk                    (0x1U << CAN_F6R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F6R2_FB11                        CAN_F6R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F6R2_FB12_Pos                    (12U)                             
N#define CAN_F6R2_FB12_Msk                    (0x1U << CAN_F6R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F6R2_FB12                        CAN_F6R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F6R2_FB13_Pos                    (13U)                             
N#define CAN_F6R2_FB13_Msk                    (0x1U << CAN_F6R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F6R2_FB13                        CAN_F6R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F6R2_FB14_Pos                    (14U)                             
N#define CAN_F6R2_FB14_Msk                    (0x1U << CAN_F6R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F6R2_FB14                        CAN_F6R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F6R2_FB15_Pos                    (15U)                             
N#define CAN_F6R2_FB15_Msk                    (0x1U << CAN_F6R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F6R2_FB15                        CAN_F6R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F6R2_FB16_Pos                    (16U)                             
N#define CAN_F6R2_FB16_Msk                    (0x1U << CAN_F6R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F6R2_FB16                        CAN_F6R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F6R2_FB17_Pos                    (17U)                             
N#define CAN_F6R2_FB17_Msk                    (0x1U << CAN_F6R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F6R2_FB17                        CAN_F6R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F6R2_FB18_Pos                    (18U)                             
N#define CAN_F6R2_FB18_Msk                    (0x1U << CAN_F6R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F6R2_FB18                        CAN_F6R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F6R2_FB19_Pos                    (19U)                             
N#define CAN_F6R2_FB19_Msk                    (0x1U << CAN_F6R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F6R2_FB19                        CAN_F6R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F6R2_FB20_Pos                    (20U)                             
N#define CAN_F6R2_FB20_Msk                    (0x1U << CAN_F6R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F6R2_FB20                        CAN_F6R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F6R2_FB21_Pos                    (21U)                             
N#define CAN_F6R2_FB21_Msk                    (0x1U << CAN_F6R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F6R2_FB21                        CAN_F6R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F6R2_FB22_Pos                    (22U)                             
N#define CAN_F6R2_FB22_Msk                    (0x1U << CAN_F6R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F6R2_FB22                        CAN_F6R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F6R2_FB23_Pos                    (23U)                             
N#define CAN_F6R2_FB23_Msk                    (0x1U << CAN_F6R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F6R2_FB23                        CAN_F6R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F6R2_FB24_Pos                    (24U)                             
N#define CAN_F6R2_FB24_Msk                    (0x1U << CAN_F6R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F6R2_FB24                        CAN_F6R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F6R2_FB25_Pos                    (25U)                             
N#define CAN_F6R2_FB25_Msk                    (0x1U << CAN_F6R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F6R2_FB25                        CAN_F6R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F6R2_FB26_Pos                    (26U)                             
N#define CAN_F6R2_FB26_Msk                    (0x1U << CAN_F6R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F6R2_FB26                        CAN_F6R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F6R2_FB27_Pos                    (27U)                             
N#define CAN_F6R2_FB27_Msk                    (0x1U << CAN_F6R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F6R2_FB27                        CAN_F6R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F6R2_FB28_Pos                    (28U)                             
N#define CAN_F6R2_FB28_Msk                    (0x1U << CAN_F6R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F6R2_FB28                        CAN_F6R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F6R2_FB29_Pos                    (29U)                             
N#define CAN_F6R2_FB29_Msk                    (0x1U << CAN_F6R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F6R2_FB29                        CAN_F6R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F6R2_FB30_Pos                    (30U)                             
N#define CAN_F6R2_FB30_Msk                    (0x1U << CAN_F6R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F6R2_FB30                        CAN_F6R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F6R2_FB31_Pos                    (31U)                             
N#define CAN_F6R2_FB31_Msk                    (0x1U << CAN_F6R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F6R2_FB31                        CAN_F6R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F7R2 register  *******************/
N#define CAN_F7R2_FB0_Pos                     (0U)                              
N#define CAN_F7R2_FB0_Msk                     (0x1U << CAN_F7R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F7R2_FB0                         CAN_F7R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F7R2_FB1_Pos                     (1U)                              
N#define CAN_F7R2_FB1_Msk                     (0x1U << CAN_F7R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F7R2_FB1                         CAN_F7R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F7R2_FB2_Pos                     (2U)                              
N#define CAN_F7R2_FB2_Msk                     (0x1U << CAN_F7R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F7R2_FB2                         CAN_F7R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F7R2_FB3_Pos                     (3U)                              
N#define CAN_F7R2_FB3_Msk                     (0x1U << CAN_F7R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F7R2_FB3                         CAN_F7R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F7R2_FB4_Pos                     (4U)                              
N#define CAN_F7R2_FB4_Msk                     (0x1U << CAN_F7R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F7R2_FB4                         CAN_F7R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F7R2_FB5_Pos                     (5U)                              
N#define CAN_F7R2_FB5_Msk                     (0x1U << CAN_F7R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F7R2_FB5                         CAN_F7R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F7R2_FB6_Pos                     (6U)                              
N#define CAN_F7R2_FB6_Msk                     (0x1U << CAN_F7R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F7R2_FB6                         CAN_F7R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F7R2_FB7_Pos                     (7U)                              
N#define CAN_F7R2_FB7_Msk                     (0x1U << CAN_F7R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F7R2_FB7                         CAN_F7R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F7R2_FB8_Pos                     (8U)                              
N#define CAN_F7R2_FB8_Msk                     (0x1U << CAN_F7R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F7R2_FB8                         CAN_F7R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F7R2_FB9_Pos                     (9U)                              
N#define CAN_F7R2_FB9_Msk                     (0x1U << CAN_F7R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F7R2_FB9                         CAN_F7R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F7R2_FB10_Pos                    (10U)                             
N#define CAN_F7R2_FB10_Msk                    (0x1U << CAN_F7R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F7R2_FB10                        CAN_F7R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F7R2_FB11_Pos                    (11U)                             
N#define CAN_F7R2_FB11_Msk                    (0x1U << CAN_F7R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F7R2_FB11                        CAN_F7R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F7R2_FB12_Pos                    (12U)                             
N#define CAN_F7R2_FB12_Msk                    (0x1U << CAN_F7R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F7R2_FB12                        CAN_F7R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F7R2_FB13_Pos                    (13U)                             
N#define CAN_F7R2_FB13_Msk                    (0x1U << CAN_F7R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F7R2_FB13                        CAN_F7R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F7R2_FB14_Pos                    (14U)                             
N#define CAN_F7R2_FB14_Msk                    (0x1U << CAN_F7R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F7R2_FB14                        CAN_F7R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F7R2_FB15_Pos                    (15U)                             
N#define CAN_F7R2_FB15_Msk                    (0x1U << CAN_F7R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F7R2_FB15                        CAN_F7R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F7R2_FB16_Pos                    (16U)                             
N#define CAN_F7R2_FB16_Msk                    (0x1U << CAN_F7R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F7R2_FB16                        CAN_F7R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F7R2_FB17_Pos                    (17U)                             
N#define CAN_F7R2_FB17_Msk                    (0x1U << CAN_F7R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F7R2_FB17                        CAN_F7R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F7R2_FB18_Pos                    (18U)                             
N#define CAN_F7R2_FB18_Msk                    (0x1U << CAN_F7R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F7R2_FB18                        CAN_F7R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F7R2_FB19_Pos                    (19U)                             
N#define CAN_F7R2_FB19_Msk                    (0x1U << CAN_F7R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F7R2_FB19                        CAN_F7R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F7R2_FB20_Pos                    (20U)                             
N#define CAN_F7R2_FB20_Msk                    (0x1U << CAN_F7R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F7R2_FB20                        CAN_F7R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F7R2_FB21_Pos                    (21U)                             
N#define CAN_F7R2_FB21_Msk                    (0x1U << CAN_F7R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F7R2_FB21                        CAN_F7R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F7R2_FB22_Pos                    (22U)                             
N#define CAN_F7R2_FB22_Msk                    (0x1U << CAN_F7R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F7R2_FB22                        CAN_F7R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F7R2_FB23_Pos                    (23U)                             
N#define CAN_F7R2_FB23_Msk                    (0x1U << CAN_F7R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F7R2_FB23                        CAN_F7R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F7R2_FB24_Pos                    (24U)                             
N#define CAN_F7R2_FB24_Msk                    (0x1U << CAN_F7R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F7R2_FB24                        CAN_F7R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F7R2_FB25_Pos                    (25U)                             
N#define CAN_F7R2_FB25_Msk                    (0x1U << CAN_F7R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F7R2_FB25                        CAN_F7R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F7R2_FB26_Pos                    (26U)                             
N#define CAN_F7R2_FB26_Msk                    (0x1U << CAN_F7R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F7R2_FB26                        CAN_F7R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F7R2_FB27_Pos                    (27U)                             
N#define CAN_F7R2_FB27_Msk                    (0x1U << CAN_F7R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F7R2_FB27                        CAN_F7R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F7R2_FB28_Pos                    (28U)                             
N#define CAN_F7R2_FB28_Msk                    (0x1U << CAN_F7R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F7R2_FB28                        CAN_F7R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F7R2_FB29_Pos                    (29U)                             
N#define CAN_F7R2_FB29_Msk                    (0x1U << CAN_F7R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F7R2_FB29                        CAN_F7R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F7R2_FB30_Pos                    (30U)                             
N#define CAN_F7R2_FB30_Msk                    (0x1U << CAN_F7R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F7R2_FB30                        CAN_F7R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F7R2_FB31_Pos                    (31U)                             
N#define CAN_F7R2_FB31_Msk                    (0x1U << CAN_F7R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F7R2_FB31                        CAN_F7R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F8R2 register  *******************/
N#define CAN_F8R2_FB0_Pos                     (0U)                              
N#define CAN_F8R2_FB0_Msk                     (0x1U << CAN_F8R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F8R2_FB0                         CAN_F8R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F8R2_FB1_Pos                     (1U)                              
N#define CAN_F8R2_FB1_Msk                     (0x1U << CAN_F8R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F8R2_FB1                         CAN_F8R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F8R2_FB2_Pos                     (2U)                              
N#define CAN_F8R2_FB2_Msk                     (0x1U << CAN_F8R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F8R2_FB2                         CAN_F8R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F8R2_FB3_Pos                     (3U)                              
N#define CAN_F8R2_FB3_Msk                     (0x1U << CAN_F8R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F8R2_FB3                         CAN_F8R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F8R2_FB4_Pos                     (4U)                              
N#define CAN_F8R2_FB4_Msk                     (0x1U << CAN_F8R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F8R2_FB4                         CAN_F8R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F8R2_FB5_Pos                     (5U)                              
N#define CAN_F8R2_FB5_Msk                     (0x1U << CAN_F8R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F8R2_FB5                         CAN_F8R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F8R2_FB6_Pos                     (6U)                              
N#define CAN_F8R2_FB6_Msk                     (0x1U << CAN_F8R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F8R2_FB6                         CAN_F8R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F8R2_FB7_Pos                     (7U)                              
N#define CAN_F8R2_FB7_Msk                     (0x1U << CAN_F8R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F8R2_FB7                         CAN_F8R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F8R2_FB8_Pos                     (8U)                              
N#define CAN_F8R2_FB8_Msk                     (0x1U << CAN_F8R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F8R2_FB8                         CAN_F8R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F8R2_FB9_Pos                     (9U)                              
N#define CAN_F8R2_FB9_Msk                     (0x1U << CAN_F8R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F8R2_FB9                         CAN_F8R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F8R2_FB10_Pos                    (10U)                             
N#define CAN_F8R2_FB10_Msk                    (0x1U << CAN_F8R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F8R2_FB10                        CAN_F8R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F8R2_FB11_Pos                    (11U)                             
N#define CAN_F8R2_FB11_Msk                    (0x1U << CAN_F8R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F8R2_FB11                        CAN_F8R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F8R2_FB12_Pos                    (12U)                             
N#define CAN_F8R2_FB12_Msk                    (0x1U << CAN_F8R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F8R2_FB12                        CAN_F8R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F8R2_FB13_Pos                    (13U)                             
N#define CAN_F8R2_FB13_Msk                    (0x1U << CAN_F8R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F8R2_FB13                        CAN_F8R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F8R2_FB14_Pos                    (14U)                             
N#define CAN_F8R2_FB14_Msk                    (0x1U << CAN_F8R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F8R2_FB14                        CAN_F8R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F8R2_FB15_Pos                    (15U)                             
N#define CAN_F8R2_FB15_Msk                    (0x1U << CAN_F8R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F8R2_FB15                        CAN_F8R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F8R2_FB16_Pos                    (16U)                             
N#define CAN_F8R2_FB16_Msk                    (0x1U << CAN_F8R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F8R2_FB16                        CAN_F8R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F8R2_FB17_Pos                    (17U)                             
N#define CAN_F8R2_FB17_Msk                    (0x1U << CAN_F8R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F8R2_FB17                        CAN_F8R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F8R2_FB18_Pos                    (18U)                             
N#define CAN_F8R2_FB18_Msk                    (0x1U << CAN_F8R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F8R2_FB18                        CAN_F8R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F8R2_FB19_Pos                    (19U)                             
N#define CAN_F8R2_FB19_Msk                    (0x1U << CAN_F8R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F8R2_FB19                        CAN_F8R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F8R2_FB20_Pos                    (20U)                             
N#define CAN_F8R2_FB20_Msk                    (0x1U << CAN_F8R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F8R2_FB20                        CAN_F8R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F8R2_FB21_Pos                    (21U)                             
N#define CAN_F8R2_FB21_Msk                    (0x1U << CAN_F8R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F8R2_FB21                        CAN_F8R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F8R2_FB22_Pos                    (22U)                             
N#define CAN_F8R2_FB22_Msk                    (0x1U << CAN_F8R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F8R2_FB22                        CAN_F8R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F8R2_FB23_Pos                    (23U)                             
N#define CAN_F8R2_FB23_Msk                    (0x1U << CAN_F8R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F8R2_FB23                        CAN_F8R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F8R2_FB24_Pos                    (24U)                             
N#define CAN_F8R2_FB24_Msk                    (0x1U << CAN_F8R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F8R2_FB24                        CAN_F8R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F8R2_FB25_Pos                    (25U)                             
N#define CAN_F8R2_FB25_Msk                    (0x1U << CAN_F8R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F8R2_FB25                        CAN_F8R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F8R2_FB26_Pos                    (26U)                             
N#define CAN_F8R2_FB26_Msk                    (0x1U << CAN_F8R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F8R2_FB26                        CAN_F8R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F8R2_FB27_Pos                    (27U)                             
N#define CAN_F8R2_FB27_Msk                    (0x1U << CAN_F8R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F8R2_FB27                        CAN_F8R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F8R2_FB28_Pos                    (28U)                             
N#define CAN_F8R2_FB28_Msk                    (0x1U << CAN_F8R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F8R2_FB28                        CAN_F8R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F8R2_FB29_Pos                    (29U)                             
N#define CAN_F8R2_FB29_Msk                    (0x1U << CAN_F8R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F8R2_FB29                        CAN_F8R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F8R2_FB30_Pos                    (30U)                             
N#define CAN_F8R2_FB30_Msk                    (0x1U << CAN_F8R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F8R2_FB30                        CAN_F8R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F8R2_FB31_Pos                    (31U)                             
N#define CAN_F8R2_FB31_Msk                    (0x1U << CAN_F8R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F8R2_FB31                        CAN_F8R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F9R2 register  *******************/
N#define CAN_F9R2_FB0_Pos                     (0U)                              
N#define CAN_F9R2_FB0_Msk                     (0x1U << CAN_F9R2_FB0_Pos)        /*!< 0x00000001 */
N#define CAN_F9R2_FB0                         CAN_F9R2_FB0_Msk                  /*!< Filter bit 0 */
N#define CAN_F9R2_FB1_Pos                     (1U)                              
N#define CAN_F9R2_FB1_Msk                     (0x1U << CAN_F9R2_FB1_Pos)        /*!< 0x00000002 */
N#define CAN_F9R2_FB1                         CAN_F9R2_FB1_Msk                  /*!< Filter bit 1 */
N#define CAN_F9R2_FB2_Pos                     (2U)                              
N#define CAN_F9R2_FB2_Msk                     (0x1U << CAN_F9R2_FB2_Pos)        /*!< 0x00000004 */
N#define CAN_F9R2_FB2                         CAN_F9R2_FB2_Msk                  /*!< Filter bit 2 */
N#define CAN_F9R2_FB3_Pos                     (3U)                              
N#define CAN_F9R2_FB3_Msk                     (0x1U << CAN_F9R2_FB3_Pos)        /*!< 0x00000008 */
N#define CAN_F9R2_FB3                         CAN_F9R2_FB3_Msk                  /*!< Filter bit 3 */
N#define CAN_F9R2_FB4_Pos                     (4U)                              
N#define CAN_F9R2_FB4_Msk                     (0x1U << CAN_F9R2_FB4_Pos)        /*!< 0x00000010 */
N#define CAN_F9R2_FB4                         CAN_F9R2_FB4_Msk                  /*!< Filter bit 4 */
N#define CAN_F9R2_FB5_Pos                     (5U)                              
N#define CAN_F9R2_FB5_Msk                     (0x1U << CAN_F9R2_FB5_Pos)        /*!< 0x00000020 */
N#define CAN_F9R2_FB5                         CAN_F9R2_FB5_Msk                  /*!< Filter bit 5 */
N#define CAN_F9R2_FB6_Pos                     (6U)                              
N#define CAN_F9R2_FB6_Msk                     (0x1U << CAN_F9R2_FB6_Pos)        /*!< 0x00000040 */
N#define CAN_F9R2_FB6                         CAN_F9R2_FB6_Msk                  /*!< Filter bit 6 */
N#define CAN_F9R2_FB7_Pos                     (7U)                              
N#define CAN_F9R2_FB7_Msk                     (0x1U << CAN_F9R2_FB7_Pos)        /*!< 0x00000080 */
N#define CAN_F9R2_FB7                         CAN_F9R2_FB7_Msk                  /*!< Filter bit 7 */
N#define CAN_F9R2_FB8_Pos                     (8U)                              
N#define CAN_F9R2_FB8_Msk                     (0x1U << CAN_F9R2_FB8_Pos)        /*!< 0x00000100 */
N#define CAN_F9R2_FB8                         CAN_F9R2_FB8_Msk                  /*!< Filter bit 8 */
N#define CAN_F9R2_FB9_Pos                     (9U)                              
N#define CAN_F9R2_FB9_Msk                     (0x1U << CAN_F9R2_FB9_Pos)        /*!< 0x00000200 */
N#define CAN_F9R2_FB9                         CAN_F9R2_FB9_Msk                  /*!< Filter bit 9 */
N#define CAN_F9R2_FB10_Pos                    (10U)                             
N#define CAN_F9R2_FB10_Msk                    (0x1U << CAN_F9R2_FB10_Pos)       /*!< 0x00000400 */
N#define CAN_F9R2_FB10                        CAN_F9R2_FB10_Msk                 /*!< Filter bit 10 */
N#define CAN_F9R2_FB11_Pos                    (11U)                             
N#define CAN_F9R2_FB11_Msk                    (0x1U << CAN_F9R2_FB11_Pos)       /*!< 0x00000800 */
N#define CAN_F9R2_FB11                        CAN_F9R2_FB11_Msk                 /*!< Filter bit 11 */
N#define CAN_F9R2_FB12_Pos                    (12U)                             
N#define CAN_F9R2_FB12_Msk                    (0x1U << CAN_F9R2_FB12_Pos)       /*!< 0x00001000 */
N#define CAN_F9R2_FB12                        CAN_F9R2_FB12_Msk                 /*!< Filter bit 12 */
N#define CAN_F9R2_FB13_Pos                    (13U)                             
N#define CAN_F9R2_FB13_Msk                    (0x1U << CAN_F9R2_FB13_Pos)       /*!< 0x00002000 */
N#define CAN_F9R2_FB13                        CAN_F9R2_FB13_Msk                 /*!< Filter bit 13 */
N#define CAN_F9R2_FB14_Pos                    (14U)                             
N#define CAN_F9R2_FB14_Msk                    (0x1U << CAN_F9R2_FB14_Pos)       /*!< 0x00004000 */
N#define CAN_F9R2_FB14                        CAN_F9R2_FB14_Msk                 /*!< Filter bit 14 */
N#define CAN_F9R2_FB15_Pos                    (15U)                             
N#define CAN_F9R2_FB15_Msk                    (0x1U << CAN_F9R2_FB15_Pos)       /*!< 0x00008000 */
N#define CAN_F9R2_FB15                        CAN_F9R2_FB15_Msk                 /*!< Filter bit 15 */
N#define CAN_F9R2_FB16_Pos                    (16U)                             
N#define CAN_F9R2_FB16_Msk                    (0x1U << CAN_F9R2_FB16_Pos)       /*!< 0x00010000 */
N#define CAN_F9R2_FB16                        CAN_F9R2_FB16_Msk                 /*!< Filter bit 16 */
N#define CAN_F9R2_FB17_Pos                    (17U)                             
N#define CAN_F9R2_FB17_Msk                    (0x1U << CAN_F9R2_FB17_Pos)       /*!< 0x00020000 */
N#define CAN_F9R2_FB17                        CAN_F9R2_FB17_Msk                 /*!< Filter bit 17 */
N#define CAN_F9R2_FB18_Pos                    (18U)                             
N#define CAN_F9R2_FB18_Msk                    (0x1U << CAN_F9R2_FB18_Pos)       /*!< 0x00040000 */
N#define CAN_F9R2_FB18                        CAN_F9R2_FB18_Msk                 /*!< Filter bit 18 */
N#define CAN_F9R2_FB19_Pos                    (19U)                             
N#define CAN_F9R2_FB19_Msk                    (0x1U << CAN_F9R2_FB19_Pos)       /*!< 0x00080000 */
N#define CAN_F9R2_FB19                        CAN_F9R2_FB19_Msk                 /*!< Filter bit 19 */
N#define CAN_F9R2_FB20_Pos                    (20U)                             
N#define CAN_F9R2_FB20_Msk                    (0x1U << CAN_F9R2_FB20_Pos)       /*!< 0x00100000 */
N#define CAN_F9R2_FB20                        CAN_F9R2_FB20_Msk                 /*!< Filter bit 20 */
N#define CAN_F9R2_FB21_Pos                    (21U)                             
N#define CAN_F9R2_FB21_Msk                    (0x1U << CAN_F9R2_FB21_Pos)       /*!< 0x00200000 */
N#define CAN_F9R2_FB21                        CAN_F9R2_FB21_Msk                 /*!< Filter bit 21 */
N#define CAN_F9R2_FB22_Pos                    (22U)                             
N#define CAN_F9R2_FB22_Msk                    (0x1U << CAN_F9R2_FB22_Pos)       /*!< 0x00400000 */
N#define CAN_F9R2_FB22                        CAN_F9R2_FB22_Msk                 /*!< Filter bit 22 */
N#define CAN_F9R2_FB23_Pos                    (23U)                             
N#define CAN_F9R2_FB23_Msk                    (0x1U << CAN_F9R2_FB23_Pos)       /*!< 0x00800000 */
N#define CAN_F9R2_FB23                        CAN_F9R2_FB23_Msk                 /*!< Filter bit 23 */
N#define CAN_F9R2_FB24_Pos                    (24U)                             
N#define CAN_F9R2_FB24_Msk                    (0x1U << CAN_F9R2_FB24_Pos)       /*!< 0x01000000 */
N#define CAN_F9R2_FB24                        CAN_F9R2_FB24_Msk                 /*!< Filter bit 24 */
N#define CAN_F9R2_FB25_Pos                    (25U)                             
N#define CAN_F9R2_FB25_Msk                    (0x1U << CAN_F9R2_FB25_Pos)       /*!< 0x02000000 */
N#define CAN_F9R2_FB25                        CAN_F9R2_FB25_Msk                 /*!< Filter bit 25 */
N#define CAN_F9R2_FB26_Pos                    (26U)                             
N#define CAN_F9R2_FB26_Msk                    (0x1U << CAN_F9R2_FB26_Pos)       /*!< 0x04000000 */
N#define CAN_F9R2_FB26                        CAN_F9R2_FB26_Msk                 /*!< Filter bit 26 */
N#define CAN_F9R2_FB27_Pos                    (27U)                             
N#define CAN_F9R2_FB27_Msk                    (0x1U << CAN_F9R2_FB27_Pos)       /*!< 0x08000000 */
N#define CAN_F9R2_FB27                        CAN_F9R2_FB27_Msk                 /*!< Filter bit 27 */
N#define CAN_F9R2_FB28_Pos                    (28U)                             
N#define CAN_F9R2_FB28_Msk                    (0x1U << CAN_F9R2_FB28_Pos)       /*!< 0x10000000 */
N#define CAN_F9R2_FB28                        CAN_F9R2_FB28_Msk                 /*!< Filter bit 28 */
N#define CAN_F9R2_FB29_Pos                    (29U)                             
N#define CAN_F9R2_FB29_Msk                    (0x1U << CAN_F9R2_FB29_Pos)       /*!< 0x20000000 */
N#define CAN_F9R2_FB29                        CAN_F9R2_FB29_Msk                 /*!< Filter bit 29 */
N#define CAN_F9R2_FB30_Pos                    (30U)                             
N#define CAN_F9R2_FB30_Msk                    (0x1U << CAN_F9R2_FB30_Pos)       /*!< 0x40000000 */
N#define CAN_F9R2_FB30                        CAN_F9R2_FB30_Msk                 /*!< Filter bit 30 */
N#define CAN_F9R2_FB31_Pos                    (31U)                             
N#define CAN_F9R2_FB31_Msk                    (0x1U << CAN_F9R2_FB31_Pos)       /*!< 0x80000000 */
N#define CAN_F9R2_FB31                        CAN_F9R2_FB31_Msk                 /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F10R2 register  ******************/
N#define CAN_F10R2_FB0_Pos                    (0U)                              
N#define CAN_F10R2_FB0_Msk                    (0x1U << CAN_F10R2_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F10R2_FB0                        CAN_F10R2_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F10R2_FB1_Pos                    (1U)                              
N#define CAN_F10R2_FB1_Msk                    (0x1U << CAN_F10R2_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F10R2_FB1                        CAN_F10R2_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F10R2_FB2_Pos                    (2U)                              
N#define CAN_F10R2_FB2_Msk                    (0x1U << CAN_F10R2_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F10R2_FB2                        CAN_F10R2_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F10R2_FB3_Pos                    (3U)                              
N#define CAN_F10R2_FB3_Msk                    (0x1U << CAN_F10R2_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F10R2_FB3                        CAN_F10R2_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F10R2_FB4_Pos                    (4U)                              
N#define CAN_F10R2_FB4_Msk                    (0x1U << CAN_F10R2_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F10R2_FB4                        CAN_F10R2_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F10R2_FB5_Pos                    (5U)                              
N#define CAN_F10R2_FB5_Msk                    (0x1U << CAN_F10R2_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F10R2_FB5                        CAN_F10R2_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F10R2_FB6_Pos                    (6U)                              
N#define CAN_F10R2_FB6_Msk                    (0x1U << CAN_F10R2_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F10R2_FB6                        CAN_F10R2_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F10R2_FB7_Pos                    (7U)                              
N#define CAN_F10R2_FB7_Msk                    (0x1U << CAN_F10R2_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F10R2_FB7                        CAN_F10R2_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F10R2_FB8_Pos                    (8U)                              
N#define CAN_F10R2_FB8_Msk                    (0x1U << CAN_F10R2_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F10R2_FB8                        CAN_F10R2_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F10R2_FB9_Pos                    (9U)                              
N#define CAN_F10R2_FB9_Msk                    (0x1U << CAN_F10R2_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F10R2_FB9                        CAN_F10R2_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F10R2_FB10_Pos                   (10U)                             
N#define CAN_F10R2_FB10_Msk                   (0x1U << CAN_F10R2_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F10R2_FB10                       CAN_F10R2_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F10R2_FB11_Pos                   (11U)                             
N#define CAN_F10R2_FB11_Msk                   (0x1U << CAN_F10R2_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F10R2_FB11                       CAN_F10R2_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F10R2_FB12_Pos                   (12U)                             
N#define CAN_F10R2_FB12_Msk                   (0x1U << CAN_F10R2_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F10R2_FB12                       CAN_F10R2_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F10R2_FB13_Pos                   (13U)                             
N#define CAN_F10R2_FB13_Msk                   (0x1U << CAN_F10R2_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F10R2_FB13                       CAN_F10R2_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F10R2_FB14_Pos                   (14U)                             
N#define CAN_F10R2_FB14_Msk                   (0x1U << CAN_F10R2_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F10R2_FB14                       CAN_F10R2_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F10R2_FB15_Pos                   (15U)                             
N#define CAN_F10R2_FB15_Msk                   (0x1U << CAN_F10R2_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F10R2_FB15                       CAN_F10R2_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F10R2_FB16_Pos                   (16U)                             
N#define CAN_F10R2_FB16_Msk                   (0x1U << CAN_F10R2_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F10R2_FB16                       CAN_F10R2_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F10R2_FB17_Pos                   (17U)                             
N#define CAN_F10R2_FB17_Msk                   (0x1U << CAN_F10R2_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F10R2_FB17                       CAN_F10R2_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F10R2_FB18_Pos                   (18U)                             
N#define CAN_F10R2_FB18_Msk                   (0x1U << CAN_F10R2_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F10R2_FB18                       CAN_F10R2_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F10R2_FB19_Pos                   (19U)                             
N#define CAN_F10R2_FB19_Msk                   (0x1U << CAN_F10R2_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F10R2_FB19                       CAN_F10R2_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F10R2_FB20_Pos                   (20U)                             
N#define CAN_F10R2_FB20_Msk                   (0x1U << CAN_F10R2_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F10R2_FB20                       CAN_F10R2_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F10R2_FB21_Pos                   (21U)                             
N#define CAN_F10R2_FB21_Msk                   (0x1U << CAN_F10R2_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F10R2_FB21                       CAN_F10R2_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F10R2_FB22_Pos                   (22U)                             
N#define CAN_F10R2_FB22_Msk                   (0x1U << CAN_F10R2_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F10R2_FB22                       CAN_F10R2_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F10R2_FB23_Pos                   (23U)                             
N#define CAN_F10R2_FB23_Msk                   (0x1U << CAN_F10R2_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F10R2_FB23                       CAN_F10R2_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F10R2_FB24_Pos                   (24U)                             
N#define CAN_F10R2_FB24_Msk                   (0x1U << CAN_F10R2_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F10R2_FB24                       CAN_F10R2_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F10R2_FB25_Pos                   (25U)                             
N#define CAN_F10R2_FB25_Msk                   (0x1U << CAN_F10R2_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F10R2_FB25                       CAN_F10R2_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F10R2_FB26_Pos                   (26U)                             
N#define CAN_F10R2_FB26_Msk                   (0x1U << CAN_F10R2_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F10R2_FB26                       CAN_F10R2_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F10R2_FB27_Pos                   (27U)                             
N#define CAN_F10R2_FB27_Msk                   (0x1U << CAN_F10R2_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F10R2_FB27                       CAN_F10R2_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F10R2_FB28_Pos                   (28U)                             
N#define CAN_F10R2_FB28_Msk                   (0x1U << CAN_F10R2_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F10R2_FB28                       CAN_F10R2_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F10R2_FB29_Pos                   (29U)                             
N#define CAN_F10R2_FB29_Msk                   (0x1U << CAN_F10R2_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F10R2_FB29                       CAN_F10R2_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F10R2_FB30_Pos                   (30U)                             
N#define CAN_F10R2_FB30_Msk                   (0x1U << CAN_F10R2_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F10R2_FB30                       CAN_F10R2_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F10R2_FB31_Pos                   (31U)                             
N#define CAN_F10R2_FB31_Msk                   (0x1U << CAN_F10R2_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F10R2_FB31                       CAN_F10R2_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F11R2 register  ******************/
N#define CAN_F11R2_FB0_Pos                    (0U)                              
N#define CAN_F11R2_FB0_Msk                    (0x1U << CAN_F11R2_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F11R2_FB0                        CAN_F11R2_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F11R2_FB1_Pos                    (1U)                              
N#define CAN_F11R2_FB1_Msk                    (0x1U << CAN_F11R2_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F11R2_FB1                        CAN_F11R2_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F11R2_FB2_Pos                    (2U)                              
N#define CAN_F11R2_FB2_Msk                    (0x1U << CAN_F11R2_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F11R2_FB2                        CAN_F11R2_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F11R2_FB3_Pos                    (3U)                              
N#define CAN_F11R2_FB3_Msk                    (0x1U << CAN_F11R2_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F11R2_FB3                        CAN_F11R2_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F11R2_FB4_Pos                    (4U)                              
N#define CAN_F11R2_FB4_Msk                    (0x1U << CAN_F11R2_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F11R2_FB4                        CAN_F11R2_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F11R2_FB5_Pos                    (5U)                              
N#define CAN_F11R2_FB5_Msk                    (0x1U << CAN_F11R2_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F11R2_FB5                        CAN_F11R2_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F11R2_FB6_Pos                    (6U)                              
N#define CAN_F11R2_FB6_Msk                    (0x1U << CAN_F11R2_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F11R2_FB6                        CAN_F11R2_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F11R2_FB7_Pos                    (7U)                              
N#define CAN_F11R2_FB7_Msk                    (0x1U << CAN_F11R2_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F11R2_FB7                        CAN_F11R2_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F11R2_FB8_Pos                    (8U)                              
N#define CAN_F11R2_FB8_Msk                    (0x1U << CAN_F11R2_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F11R2_FB8                        CAN_F11R2_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F11R2_FB9_Pos                    (9U)                              
N#define CAN_F11R2_FB9_Msk                    (0x1U << CAN_F11R2_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F11R2_FB9                        CAN_F11R2_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F11R2_FB10_Pos                   (10U)                             
N#define CAN_F11R2_FB10_Msk                   (0x1U << CAN_F11R2_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F11R2_FB10                       CAN_F11R2_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F11R2_FB11_Pos                   (11U)                             
N#define CAN_F11R2_FB11_Msk                   (0x1U << CAN_F11R2_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F11R2_FB11                       CAN_F11R2_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F11R2_FB12_Pos                   (12U)                             
N#define CAN_F11R2_FB12_Msk                   (0x1U << CAN_F11R2_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F11R2_FB12                       CAN_F11R2_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F11R2_FB13_Pos                   (13U)                             
N#define CAN_F11R2_FB13_Msk                   (0x1U << CAN_F11R2_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F11R2_FB13                       CAN_F11R2_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F11R2_FB14_Pos                   (14U)                             
N#define CAN_F11R2_FB14_Msk                   (0x1U << CAN_F11R2_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F11R2_FB14                       CAN_F11R2_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F11R2_FB15_Pos                   (15U)                             
N#define CAN_F11R2_FB15_Msk                   (0x1U << CAN_F11R2_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F11R2_FB15                       CAN_F11R2_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F11R2_FB16_Pos                   (16U)                             
N#define CAN_F11R2_FB16_Msk                   (0x1U << CAN_F11R2_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F11R2_FB16                       CAN_F11R2_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F11R2_FB17_Pos                   (17U)                             
N#define CAN_F11R2_FB17_Msk                   (0x1U << CAN_F11R2_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F11R2_FB17                       CAN_F11R2_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F11R2_FB18_Pos                   (18U)                             
N#define CAN_F11R2_FB18_Msk                   (0x1U << CAN_F11R2_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F11R2_FB18                       CAN_F11R2_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F11R2_FB19_Pos                   (19U)                             
N#define CAN_F11R2_FB19_Msk                   (0x1U << CAN_F11R2_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F11R2_FB19                       CAN_F11R2_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F11R2_FB20_Pos                   (20U)                             
N#define CAN_F11R2_FB20_Msk                   (0x1U << CAN_F11R2_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F11R2_FB20                       CAN_F11R2_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F11R2_FB21_Pos                   (21U)                             
N#define CAN_F11R2_FB21_Msk                   (0x1U << CAN_F11R2_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F11R2_FB21                       CAN_F11R2_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F11R2_FB22_Pos                   (22U)                             
N#define CAN_F11R2_FB22_Msk                   (0x1U << CAN_F11R2_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F11R2_FB22                       CAN_F11R2_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F11R2_FB23_Pos                   (23U)                             
N#define CAN_F11R2_FB23_Msk                   (0x1U << CAN_F11R2_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F11R2_FB23                       CAN_F11R2_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F11R2_FB24_Pos                   (24U)                             
N#define CAN_F11R2_FB24_Msk                   (0x1U << CAN_F11R2_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F11R2_FB24                       CAN_F11R2_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F11R2_FB25_Pos                   (25U)                             
N#define CAN_F11R2_FB25_Msk                   (0x1U << CAN_F11R2_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F11R2_FB25                       CAN_F11R2_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F11R2_FB26_Pos                   (26U)                             
N#define CAN_F11R2_FB26_Msk                   (0x1U << CAN_F11R2_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F11R2_FB26                       CAN_F11R2_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F11R2_FB27_Pos                   (27U)                             
N#define CAN_F11R2_FB27_Msk                   (0x1U << CAN_F11R2_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F11R2_FB27                       CAN_F11R2_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F11R2_FB28_Pos                   (28U)                             
N#define CAN_F11R2_FB28_Msk                   (0x1U << CAN_F11R2_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F11R2_FB28                       CAN_F11R2_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F11R2_FB29_Pos                   (29U)                             
N#define CAN_F11R2_FB29_Msk                   (0x1U << CAN_F11R2_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F11R2_FB29                       CAN_F11R2_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F11R2_FB30_Pos                   (30U)                             
N#define CAN_F11R2_FB30_Msk                   (0x1U << CAN_F11R2_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F11R2_FB30                       CAN_F11R2_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F11R2_FB31_Pos                   (31U)                             
N#define CAN_F11R2_FB31_Msk                   (0x1U << CAN_F11R2_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F11R2_FB31                       CAN_F11R2_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F12R2 register  ******************/
N#define CAN_F12R2_FB0_Pos                    (0U)                              
N#define CAN_F12R2_FB0_Msk                    (0x1U << CAN_F12R2_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F12R2_FB0                        CAN_F12R2_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F12R2_FB1_Pos                    (1U)                              
N#define CAN_F12R2_FB1_Msk                    (0x1U << CAN_F12R2_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F12R2_FB1                        CAN_F12R2_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F12R2_FB2_Pos                    (2U)                              
N#define CAN_F12R2_FB2_Msk                    (0x1U << CAN_F12R2_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F12R2_FB2                        CAN_F12R2_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F12R2_FB3_Pos                    (3U)                              
N#define CAN_F12R2_FB3_Msk                    (0x1U << CAN_F12R2_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F12R2_FB3                        CAN_F12R2_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F12R2_FB4_Pos                    (4U)                              
N#define CAN_F12R2_FB4_Msk                    (0x1U << CAN_F12R2_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F12R2_FB4                        CAN_F12R2_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F12R2_FB5_Pos                    (5U)                              
N#define CAN_F12R2_FB5_Msk                    (0x1U << CAN_F12R2_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F12R2_FB5                        CAN_F12R2_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F12R2_FB6_Pos                    (6U)                              
N#define CAN_F12R2_FB6_Msk                    (0x1U << CAN_F12R2_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F12R2_FB6                        CAN_F12R2_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F12R2_FB7_Pos                    (7U)                              
N#define CAN_F12R2_FB7_Msk                    (0x1U << CAN_F12R2_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F12R2_FB7                        CAN_F12R2_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F12R2_FB8_Pos                    (8U)                              
N#define CAN_F12R2_FB8_Msk                    (0x1U << CAN_F12R2_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F12R2_FB8                        CAN_F12R2_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F12R2_FB9_Pos                    (9U)                              
N#define CAN_F12R2_FB9_Msk                    (0x1U << CAN_F12R2_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F12R2_FB9                        CAN_F12R2_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F12R2_FB10_Pos                   (10U)                             
N#define CAN_F12R2_FB10_Msk                   (0x1U << CAN_F12R2_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F12R2_FB10                       CAN_F12R2_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F12R2_FB11_Pos                   (11U)                             
N#define CAN_F12R2_FB11_Msk                   (0x1U << CAN_F12R2_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F12R2_FB11                       CAN_F12R2_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F12R2_FB12_Pos                   (12U)                             
N#define CAN_F12R2_FB12_Msk                   (0x1U << CAN_F12R2_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F12R2_FB12                       CAN_F12R2_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F12R2_FB13_Pos                   (13U)                             
N#define CAN_F12R2_FB13_Msk                   (0x1U << CAN_F12R2_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F12R2_FB13                       CAN_F12R2_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F12R2_FB14_Pos                   (14U)                             
N#define CAN_F12R2_FB14_Msk                   (0x1U << CAN_F12R2_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F12R2_FB14                       CAN_F12R2_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F12R2_FB15_Pos                   (15U)                             
N#define CAN_F12R2_FB15_Msk                   (0x1U << CAN_F12R2_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F12R2_FB15                       CAN_F12R2_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F12R2_FB16_Pos                   (16U)                             
N#define CAN_F12R2_FB16_Msk                   (0x1U << CAN_F12R2_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F12R2_FB16                       CAN_F12R2_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F12R2_FB17_Pos                   (17U)                             
N#define CAN_F12R2_FB17_Msk                   (0x1U << CAN_F12R2_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F12R2_FB17                       CAN_F12R2_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F12R2_FB18_Pos                   (18U)                             
N#define CAN_F12R2_FB18_Msk                   (0x1U << CAN_F12R2_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F12R2_FB18                       CAN_F12R2_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F12R2_FB19_Pos                   (19U)                             
N#define CAN_F12R2_FB19_Msk                   (0x1U << CAN_F12R2_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F12R2_FB19                       CAN_F12R2_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F12R2_FB20_Pos                   (20U)                             
N#define CAN_F12R2_FB20_Msk                   (0x1U << CAN_F12R2_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F12R2_FB20                       CAN_F12R2_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F12R2_FB21_Pos                   (21U)                             
N#define CAN_F12R2_FB21_Msk                   (0x1U << CAN_F12R2_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F12R2_FB21                       CAN_F12R2_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F12R2_FB22_Pos                   (22U)                             
N#define CAN_F12R2_FB22_Msk                   (0x1U << CAN_F12R2_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F12R2_FB22                       CAN_F12R2_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F12R2_FB23_Pos                   (23U)                             
N#define CAN_F12R2_FB23_Msk                   (0x1U << CAN_F12R2_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F12R2_FB23                       CAN_F12R2_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F12R2_FB24_Pos                   (24U)                             
N#define CAN_F12R2_FB24_Msk                   (0x1U << CAN_F12R2_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F12R2_FB24                       CAN_F12R2_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F12R2_FB25_Pos                   (25U)                             
N#define CAN_F12R2_FB25_Msk                   (0x1U << CAN_F12R2_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F12R2_FB25                       CAN_F12R2_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F12R2_FB26_Pos                   (26U)                             
N#define CAN_F12R2_FB26_Msk                   (0x1U << CAN_F12R2_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F12R2_FB26                       CAN_F12R2_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F12R2_FB27_Pos                   (27U)                             
N#define CAN_F12R2_FB27_Msk                   (0x1U << CAN_F12R2_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F12R2_FB27                       CAN_F12R2_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F12R2_FB28_Pos                   (28U)                             
N#define CAN_F12R2_FB28_Msk                   (0x1U << CAN_F12R2_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F12R2_FB28                       CAN_F12R2_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F12R2_FB29_Pos                   (29U)                             
N#define CAN_F12R2_FB29_Msk                   (0x1U << CAN_F12R2_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F12R2_FB29                       CAN_F12R2_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F12R2_FB30_Pos                   (30U)                             
N#define CAN_F12R2_FB30_Msk                   (0x1U << CAN_F12R2_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F12R2_FB30                       CAN_F12R2_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F12R2_FB31_Pos                   (31U)                             
N#define CAN_F12R2_FB31_Msk                   (0x1U << CAN_F12R2_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F12R2_FB31                       CAN_F12R2_FB31_Msk                /*!< Filter bit 31 */
N
N/*******************  Bit definition for CAN_F13R2 register  ******************/
N#define CAN_F13R2_FB0_Pos                    (0U)                              
N#define CAN_F13R2_FB0_Msk                    (0x1U << CAN_F13R2_FB0_Pos)       /*!< 0x00000001 */
N#define CAN_F13R2_FB0                        CAN_F13R2_FB0_Msk                 /*!< Filter bit 0 */
N#define CAN_F13R2_FB1_Pos                    (1U)                              
N#define CAN_F13R2_FB1_Msk                    (0x1U << CAN_F13R2_FB1_Pos)       /*!< 0x00000002 */
N#define CAN_F13R2_FB1                        CAN_F13R2_FB1_Msk                 /*!< Filter bit 1 */
N#define CAN_F13R2_FB2_Pos                    (2U)                              
N#define CAN_F13R2_FB2_Msk                    (0x1U << CAN_F13R2_FB2_Pos)       /*!< 0x00000004 */
N#define CAN_F13R2_FB2                        CAN_F13R2_FB2_Msk                 /*!< Filter bit 2 */
N#define CAN_F13R2_FB3_Pos                    (3U)                              
N#define CAN_F13R2_FB3_Msk                    (0x1U << CAN_F13R2_FB3_Pos)       /*!< 0x00000008 */
N#define CAN_F13R2_FB3                        CAN_F13R2_FB3_Msk                 /*!< Filter bit 3 */
N#define CAN_F13R2_FB4_Pos                    (4U)                              
N#define CAN_F13R2_FB4_Msk                    (0x1U << CAN_F13R2_FB4_Pos)       /*!< 0x00000010 */
N#define CAN_F13R2_FB4                        CAN_F13R2_FB4_Msk                 /*!< Filter bit 4 */
N#define CAN_F13R2_FB5_Pos                    (5U)                              
N#define CAN_F13R2_FB5_Msk                    (0x1U << CAN_F13R2_FB5_Pos)       /*!< 0x00000020 */
N#define CAN_F13R2_FB5                        CAN_F13R2_FB5_Msk                 /*!< Filter bit 5 */
N#define CAN_F13R2_FB6_Pos                    (6U)                              
N#define CAN_F13R2_FB6_Msk                    (0x1U << CAN_F13R2_FB6_Pos)       /*!< 0x00000040 */
N#define CAN_F13R2_FB6                        CAN_F13R2_FB6_Msk                 /*!< Filter bit 6 */
N#define CAN_F13R2_FB7_Pos                    (7U)                              
N#define CAN_F13R2_FB7_Msk                    (0x1U << CAN_F13R2_FB7_Pos)       /*!< 0x00000080 */
N#define CAN_F13R2_FB7                        CAN_F13R2_FB7_Msk                 /*!< Filter bit 7 */
N#define CAN_F13R2_FB8_Pos                    (8U)                              
N#define CAN_F13R2_FB8_Msk                    (0x1U << CAN_F13R2_FB8_Pos)       /*!< 0x00000100 */
N#define CAN_F13R2_FB8                        CAN_F13R2_FB8_Msk                 /*!< Filter bit 8 */
N#define CAN_F13R2_FB9_Pos                    (9U)                              
N#define CAN_F13R2_FB9_Msk                    (0x1U << CAN_F13R2_FB9_Pos)       /*!< 0x00000200 */
N#define CAN_F13R2_FB9                        CAN_F13R2_FB9_Msk                 /*!< Filter bit 9 */
N#define CAN_F13R2_FB10_Pos                   (10U)                             
N#define CAN_F13R2_FB10_Msk                   (0x1U << CAN_F13R2_FB10_Pos)      /*!< 0x00000400 */
N#define CAN_F13R2_FB10                       CAN_F13R2_FB10_Msk                /*!< Filter bit 10 */
N#define CAN_F13R2_FB11_Pos                   (11U)                             
N#define CAN_F13R2_FB11_Msk                   (0x1U << CAN_F13R2_FB11_Pos)      /*!< 0x00000800 */
N#define CAN_F13R2_FB11                       CAN_F13R2_FB11_Msk                /*!< Filter bit 11 */
N#define CAN_F13R2_FB12_Pos                   (12U)                             
N#define CAN_F13R2_FB12_Msk                   (0x1U << CAN_F13R2_FB12_Pos)      /*!< 0x00001000 */
N#define CAN_F13R2_FB12                       CAN_F13R2_FB12_Msk                /*!< Filter bit 12 */
N#define CAN_F13R2_FB13_Pos                   (13U)                             
N#define CAN_F13R2_FB13_Msk                   (0x1U << CAN_F13R2_FB13_Pos)      /*!< 0x00002000 */
N#define CAN_F13R2_FB13                       CAN_F13R2_FB13_Msk                /*!< Filter bit 13 */
N#define CAN_F13R2_FB14_Pos                   (14U)                             
N#define CAN_F13R2_FB14_Msk                   (0x1U << CAN_F13R2_FB14_Pos)      /*!< 0x00004000 */
N#define CAN_F13R2_FB14                       CAN_F13R2_FB14_Msk                /*!< Filter bit 14 */
N#define CAN_F13R2_FB15_Pos                   (15U)                             
N#define CAN_F13R2_FB15_Msk                   (0x1U << CAN_F13R2_FB15_Pos)      /*!< 0x00008000 */
N#define CAN_F13R2_FB15                       CAN_F13R2_FB15_Msk                /*!< Filter bit 15 */
N#define CAN_F13R2_FB16_Pos                   (16U)                             
N#define CAN_F13R2_FB16_Msk                   (0x1U << CAN_F13R2_FB16_Pos)      /*!< 0x00010000 */
N#define CAN_F13R2_FB16                       CAN_F13R2_FB16_Msk                /*!< Filter bit 16 */
N#define CAN_F13R2_FB17_Pos                   (17U)                             
N#define CAN_F13R2_FB17_Msk                   (0x1U << CAN_F13R2_FB17_Pos)      /*!< 0x00020000 */
N#define CAN_F13R2_FB17                       CAN_F13R2_FB17_Msk                /*!< Filter bit 17 */
N#define CAN_F13R2_FB18_Pos                   (18U)                             
N#define CAN_F13R2_FB18_Msk                   (0x1U << CAN_F13R2_FB18_Pos)      /*!< 0x00040000 */
N#define CAN_F13R2_FB18                       CAN_F13R2_FB18_Msk                /*!< Filter bit 18 */
N#define CAN_F13R2_FB19_Pos                   (19U)                             
N#define CAN_F13R2_FB19_Msk                   (0x1U << CAN_F13R2_FB19_Pos)      /*!< 0x00080000 */
N#define CAN_F13R2_FB19                       CAN_F13R2_FB19_Msk                /*!< Filter bit 19 */
N#define CAN_F13R2_FB20_Pos                   (20U)                             
N#define CAN_F13R2_FB20_Msk                   (0x1U << CAN_F13R2_FB20_Pos)      /*!< 0x00100000 */
N#define CAN_F13R2_FB20                       CAN_F13R2_FB20_Msk                /*!< Filter bit 20 */
N#define CAN_F13R2_FB21_Pos                   (21U)                             
N#define CAN_F13R2_FB21_Msk                   (0x1U << CAN_F13R2_FB21_Pos)      /*!< 0x00200000 */
N#define CAN_F13R2_FB21                       CAN_F13R2_FB21_Msk                /*!< Filter bit 21 */
N#define CAN_F13R2_FB22_Pos                   (22U)                             
N#define CAN_F13R2_FB22_Msk                   (0x1U << CAN_F13R2_FB22_Pos)      /*!< 0x00400000 */
N#define CAN_F13R2_FB22                       CAN_F13R2_FB22_Msk                /*!< Filter bit 22 */
N#define CAN_F13R2_FB23_Pos                   (23U)                             
N#define CAN_F13R2_FB23_Msk                   (0x1U << CAN_F13R2_FB23_Pos)      /*!< 0x00800000 */
N#define CAN_F13R2_FB23                       CAN_F13R2_FB23_Msk                /*!< Filter bit 23 */
N#define CAN_F13R2_FB24_Pos                   (24U)                             
N#define CAN_F13R2_FB24_Msk                   (0x1U << CAN_F13R2_FB24_Pos)      /*!< 0x01000000 */
N#define CAN_F13R2_FB24                       CAN_F13R2_FB24_Msk                /*!< Filter bit 24 */
N#define CAN_F13R2_FB25_Pos                   (25U)                             
N#define CAN_F13R2_FB25_Msk                   (0x1U << CAN_F13R2_FB25_Pos)      /*!< 0x02000000 */
N#define CAN_F13R2_FB25                       CAN_F13R2_FB25_Msk                /*!< Filter bit 25 */
N#define CAN_F13R2_FB26_Pos                   (26U)                             
N#define CAN_F13R2_FB26_Msk                   (0x1U << CAN_F13R2_FB26_Pos)      /*!< 0x04000000 */
N#define CAN_F13R2_FB26                       CAN_F13R2_FB26_Msk                /*!< Filter bit 26 */
N#define CAN_F13R2_FB27_Pos                   (27U)                             
N#define CAN_F13R2_FB27_Msk                   (0x1U << CAN_F13R2_FB27_Pos)      /*!< 0x08000000 */
N#define CAN_F13R2_FB27                       CAN_F13R2_FB27_Msk                /*!< Filter bit 27 */
N#define CAN_F13R2_FB28_Pos                   (28U)                             
N#define CAN_F13R2_FB28_Msk                   (0x1U << CAN_F13R2_FB28_Pos)      /*!< 0x10000000 */
N#define CAN_F13R2_FB28                       CAN_F13R2_FB28_Msk                /*!< Filter bit 28 */
N#define CAN_F13R2_FB29_Pos                   (29U)                             
N#define CAN_F13R2_FB29_Msk                   (0x1U << CAN_F13R2_FB29_Pos)      /*!< 0x20000000 */
N#define CAN_F13R2_FB29                       CAN_F13R2_FB29_Msk                /*!< Filter bit 29 */
N#define CAN_F13R2_FB30_Pos                   (30U)                             
N#define CAN_F13R2_FB30_Msk                   (0x1U << CAN_F13R2_FB30_Pos)      /*!< 0x40000000 */
N#define CAN_F13R2_FB30                       CAN_F13R2_FB30_Msk                /*!< Filter bit 30 */
N#define CAN_F13R2_FB31_Pos                   (31U)                             
N#define CAN_F13R2_FB31_Msk                   (0x1U << CAN_F13R2_FB31_Pos)      /*!< 0x80000000 */
N#define CAN_F13R2_FB31                       CAN_F13R2_FB31_Msk                /*!< Filter bit 31 */
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Serial Peripheral Interface                         */
N/*                                                                            */
N/******************************************************************************/
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F1 serie)
N */
N#define SPI_I2S_SUPPORT       /*!< I2S support */
N/*******************  Bit definition for SPI_CR1 register  ********************/
N#define SPI_CR1_CPHA_Pos                    (0U)                               
N#define SPI_CR1_CPHA_Msk                    (0x1U << SPI_CR1_CPHA_Pos)         /*!< 0x00000001 */
N#define SPI_CR1_CPHA                        SPI_CR1_CPHA_Msk                   /*!< Clock Phase */
N#define SPI_CR1_CPOL_Pos                    (1U)                               
N#define SPI_CR1_CPOL_Msk                    (0x1U << SPI_CR1_CPOL_Pos)         /*!< 0x00000002 */
N#define SPI_CR1_CPOL                        SPI_CR1_CPOL_Msk                   /*!< Clock Polarity */
N#define SPI_CR1_MSTR_Pos                    (2U)                               
N#define SPI_CR1_MSTR_Msk                    (0x1U << SPI_CR1_MSTR_Pos)         /*!< 0x00000004 */
N#define SPI_CR1_MSTR                        SPI_CR1_MSTR_Msk                   /*!< Master Selection */
N
N#define SPI_CR1_BR_Pos                      (3U)                               
N#define SPI_CR1_BR_Msk                      (0x7U << SPI_CR1_BR_Pos)           /*!< 0x00000038 */
N#define SPI_CR1_BR                          SPI_CR1_BR_Msk                     /*!< BR[2:0] bits (Baud Rate Control) */
N#define SPI_CR1_BR_0                        (0x1U << SPI_CR1_BR_Pos)           /*!< 0x00000008 */
N#define SPI_CR1_BR_1                        (0x2U << SPI_CR1_BR_Pos)           /*!< 0x00000010 */
N#define SPI_CR1_BR_2                        (0x4U << SPI_CR1_BR_Pos)           /*!< 0x00000020 */
N
N#define SPI_CR1_SPE_Pos                     (6U)                               
N#define SPI_CR1_SPE_Msk                     (0x1U << SPI_CR1_SPE_Pos)          /*!< 0x00000040 */
N#define SPI_CR1_SPE                         SPI_CR1_SPE_Msk                    /*!< SPI Enable */
N#define SPI_CR1_LSBFIRST_Pos                (7U)                               
N#define SPI_CR1_LSBFIRST_Msk                (0x1U << SPI_CR1_LSBFIRST_Pos)     /*!< 0x00000080 */
N#define SPI_CR1_LSBFIRST                    SPI_CR1_LSBFIRST_Msk               /*!< Frame Format */
N#define SPI_CR1_SSI_Pos                     (8U)                               
N#define SPI_CR1_SSI_Msk                     (0x1U << SPI_CR1_SSI_Pos)          /*!< 0x00000100 */
N#define SPI_CR1_SSI                         SPI_CR1_SSI_Msk                    /*!< Internal slave select */
N#define SPI_CR1_SSM_Pos                     (9U)                               
N#define SPI_CR1_SSM_Msk                     (0x1U << SPI_CR1_SSM_Pos)          /*!< 0x00000200 */
N#define SPI_CR1_SSM                         SPI_CR1_SSM_Msk                    /*!< Software slave management */
N#define SPI_CR1_RXONLY_Pos                  (10U)                              
N#define SPI_CR1_RXONLY_Msk                  (0x1U << SPI_CR1_RXONLY_Pos)       /*!< 0x00000400 */
N#define SPI_CR1_RXONLY                      SPI_CR1_RXONLY_Msk                 /*!< Receive only */
N#define SPI_CR1_DFF_Pos                     (11U)                              
N#define SPI_CR1_DFF_Msk                     (0x1U << SPI_CR1_DFF_Pos)          /*!< 0x00000800 */
N#define SPI_CR1_DFF                         SPI_CR1_DFF_Msk                    /*!< Data Frame Format */
N#define SPI_CR1_CRCNEXT_Pos                 (12U)                              
N#define SPI_CR1_CRCNEXT_Msk                 (0x1U << SPI_CR1_CRCNEXT_Pos)      /*!< 0x00001000 */
N#define SPI_CR1_CRCNEXT                     SPI_CR1_CRCNEXT_Msk                /*!< Transmit CRC next */
N#define SPI_CR1_CRCEN_Pos                   (13U)                              
N#define SPI_CR1_CRCEN_Msk                   (0x1U << SPI_CR1_CRCEN_Pos)        /*!< 0x00002000 */
N#define SPI_CR1_CRCEN                       SPI_CR1_CRCEN_Msk                  /*!< Hardware CRC calculation enable */
N#define SPI_CR1_BIDIOE_Pos                  (14U)                              
N#define SPI_CR1_BIDIOE_Msk                  (0x1U << SPI_CR1_BIDIOE_Pos)       /*!< 0x00004000 */
N#define SPI_CR1_BIDIOE                      SPI_CR1_BIDIOE_Msk                 /*!< Output enable in bidirectional mode */
N#define SPI_CR1_BIDIMODE_Pos                (15U)                              
N#define SPI_CR1_BIDIMODE_Msk                (0x1U << SPI_CR1_BIDIMODE_Pos)     /*!< 0x00008000 */
N#define SPI_CR1_BIDIMODE                    SPI_CR1_BIDIMODE_Msk               /*!< Bidirectional data mode enable */
N
N/*******************  Bit definition for SPI_CR2 register  ********************/
N#define SPI_CR2_RXDMAEN_Pos                 (0U)                               
N#define SPI_CR2_RXDMAEN_Msk                 (0x1U << SPI_CR2_RXDMAEN_Pos)      /*!< 0x00000001 */
N#define SPI_CR2_RXDMAEN                     SPI_CR2_RXDMAEN_Msk                /*!< Rx Buffer DMA Enable */
N#define SPI_CR2_TXDMAEN_Pos                 (1U)                               
N#define SPI_CR2_TXDMAEN_Msk                 (0x1U << SPI_CR2_TXDMAEN_Pos)      /*!< 0x00000002 */
N#define SPI_CR2_TXDMAEN                     SPI_CR2_TXDMAEN_Msk                /*!< Tx Buffer DMA Enable */
N#define SPI_CR2_SSOE_Pos                    (2U)                               
N#define SPI_CR2_SSOE_Msk                    (0x1U << SPI_CR2_SSOE_Pos)         /*!< 0x00000004 */
N#define SPI_CR2_SSOE                        SPI_CR2_SSOE_Msk                   /*!< SS Output Enable */
N#define SPI_CR2_ERRIE_Pos                   (5U)                               
N#define SPI_CR2_ERRIE_Msk                   (0x1U << SPI_CR2_ERRIE_Pos)        /*!< 0x00000020 */
N#define SPI_CR2_ERRIE                       SPI_CR2_ERRIE_Msk                  /*!< Error Interrupt Enable */
N#define SPI_CR2_RXNEIE_Pos                  (6U)                               
N#define SPI_CR2_RXNEIE_Msk                  (0x1U << SPI_CR2_RXNEIE_Pos)       /*!< 0x00000040 */
N#define SPI_CR2_RXNEIE                      SPI_CR2_RXNEIE_Msk                 /*!< RX buffer Not Empty Interrupt Enable */
N#define SPI_CR2_TXEIE_Pos                   (7U)                               
N#define SPI_CR2_TXEIE_Msk                   (0x1U << SPI_CR2_TXEIE_Pos)        /*!< 0x00000080 */
N#define SPI_CR2_TXEIE                       SPI_CR2_TXEIE_Msk                  /*!< Tx buffer Empty Interrupt Enable */
N
N/********************  Bit definition for SPI_SR register  ********************/
N#define SPI_SR_RXNE_Pos                     (0U)                               
N#define SPI_SR_RXNE_Msk                     (0x1U << SPI_SR_RXNE_Pos)          /*!< 0x00000001 */
N#define SPI_SR_RXNE                         SPI_SR_RXNE_Msk                    /*!< Receive buffer Not Empty */
N#define SPI_SR_TXE_Pos                      (1U)                               
N#define SPI_SR_TXE_Msk                      (0x1U << SPI_SR_TXE_Pos)           /*!< 0x00000002 */
N#define SPI_SR_TXE                          SPI_SR_TXE_Msk                     /*!< Transmit buffer Empty */
N#define SPI_SR_CHSIDE_Pos                   (2U)                               
N#define SPI_SR_CHSIDE_Msk                   (0x1U << SPI_SR_CHSIDE_Pos)        /*!< 0x00000004 */
N#define SPI_SR_CHSIDE                       SPI_SR_CHSIDE_Msk                  /*!< Channel side */
N#define SPI_SR_UDR_Pos                      (3U)                               
N#define SPI_SR_UDR_Msk                      (0x1U << SPI_SR_UDR_Pos)           /*!< 0x00000008 */
N#define SPI_SR_UDR                          SPI_SR_UDR_Msk                     /*!< Underrun flag */
N#define SPI_SR_CRCERR_Pos                   (4U)                               
N#define SPI_SR_CRCERR_Msk                   (0x1U << SPI_SR_CRCERR_Pos)        /*!< 0x00000010 */
N#define SPI_SR_CRCERR                       SPI_SR_CRCERR_Msk                  /*!< CRC Error flag */
N#define SPI_SR_MODF_Pos                     (5U)                               
N#define SPI_SR_MODF_Msk                     (0x1U << SPI_SR_MODF_Pos)          /*!< 0x00000020 */
N#define SPI_SR_MODF                         SPI_SR_MODF_Msk                    /*!< Mode fault */
N#define SPI_SR_OVR_Pos                      (6U)                               
N#define SPI_SR_OVR_Msk                      (0x1U << SPI_SR_OVR_Pos)           /*!< 0x00000040 */
N#define SPI_SR_OVR                          SPI_SR_OVR_Msk                     /*!< Overrun flag */
N#define SPI_SR_BSY_Pos                      (7U)                               
N#define SPI_SR_BSY_Msk                      (0x1U << SPI_SR_BSY_Pos)           /*!< 0x00000080 */
N#define SPI_SR_BSY                          SPI_SR_BSY_Msk                     /*!< Busy flag */
N
N/********************  Bit definition for SPI_DR register  ********************/
N#define SPI_DR_DR_Pos                       (0U)                               
N#define SPI_DR_DR_Msk                       (0xFFFFU << SPI_DR_DR_Pos)         /*!< 0x0000FFFF */
N#define SPI_DR_DR                           SPI_DR_DR_Msk                      /*!< Data Register */
N
N/*******************  Bit definition for SPI_CRCPR register  ******************/
N#define SPI_CRCPR_CRCPOLY_Pos               (0U)                               
N#define SPI_CRCPR_CRCPOLY_Msk               (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
N#define SPI_CRCPR_CRCPOLY                   SPI_CRCPR_CRCPOLY_Msk              /*!< CRC polynomial register */
N
N/******************  Bit definition for SPI_RXCRCR register  ******************/
N#define SPI_RXCRCR_RXCRC_Pos                (0U)                               
N#define SPI_RXCRCR_RXCRC_Msk                (0xFFFFU << SPI_RXCRCR_RXCRC_Pos)  /*!< 0x0000FFFF */
N#define SPI_RXCRCR_RXCRC                    SPI_RXCRCR_RXCRC_Msk               /*!< Rx CRC Register */
N
N/******************  Bit definition for SPI_TXCRCR register  ******************/
N#define SPI_TXCRCR_TXCRC_Pos                (0U)                               
N#define SPI_TXCRCR_TXCRC_Msk                (0xFFFFU << SPI_TXCRCR_TXCRC_Pos)  /*!< 0x0000FFFF */
N#define SPI_TXCRCR_TXCRC                    SPI_TXCRCR_TXCRC_Msk               /*!< Tx CRC Register */
N
N/******************  Bit definition for SPI_I2SCFGR register  *****************/
N#define SPI_I2SCFGR_CHLEN_Pos               (0U)                               
N#define SPI_I2SCFGR_CHLEN_Msk               (0x1U << SPI_I2SCFGR_CHLEN_Pos)    /*!< 0x00000001 */
N#define SPI_I2SCFGR_CHLEN                   SPI_I2SCFGR_CHLEN_Msk              /*!< Channel length (number of bits per audio channel) */
N
N#define SPI_I2SCFGR_DATLEN_Pos              (1U)                               
N#define SPI_I2SCFGR_DATLEN_Msk              (0x3U << SPI_I2SCFGR_DATLEN_Pos)   /*!< 0x00000006 */
N#define SPI_I2SCFGR_DATLEN                  SPI_I2SCFGR_DATLEN_Msk             /*!< DATLEN[1:0] bits (Data length to be transferred) */
N#define SPI_I2SCFGR_DATLEN_0                (0x1U << SPI_I2SCFGR_DATLEN_Pos)   /*!< 0x00000002 */
N#define SPI_I2SCFGR_DATLEN_1                (0x2U << SPI_I2SCFGR_DATLEN_Pos)   /*!< 0x00000004 */
N
N#define SPI_I2SCFGR_CKPOL_Pos               (3U)                               
N#define SPI_I2SCFGR_CKPOL_Msk               (0x1U << SPI_I2SCFGR_CKPOL_Pos)    /*!< 0x00000008 */
N#define SPI_I2SCFGR_CKPOL                   SPI_I2SCFGR_CKPOL_Msk              /*!< steady state clock polarity */
N
N#define SPI_I2SCFGR_I2SSTD_Pos              (4U)                               
N#define SPI_I2SCFGR_I2SSTD_Msk              (0x3U << SPI_I2SCFGR_I2SSTD_Pos)   /*!< 0x00000030 */
N#define SPI_I2SCFGR_I2SSTD                  SPI_I2SCFGR_I2SSTD_Msk             /*!< I2SSTD[1:0] bits (I2S standard selection) */
N#define SPI_I2SCFGR_I2SSTD_0                (0x1U << SPI_I2SCFGR_I2SSTD_Pos)   /*!< 0x00000010 */
N#define SPI_I2SCFGR_I2SSTD_1                (0x2U << SPI_I2SCFGR_I2SSTD_Pos)   /*!< 0x00000020 */
N
N#define SPI_I2SCFGR_PCMSYNC_Pos             (7U)                               
N#define SPI_I2SCFGR_PCMSYNC_Msk             (0x1U << SPI_I2SCFGR_PCMSYNC_Pos)  /*!< 0x00000080 */
N#define SPI_I2SCFGR_PCMSYNC                 SPI_I2SCFGR_PCMSYNC_Msk            /*!< PCM frame synchronization */
N
N#define SPI_I2SCFGR_I2SCFG_Pos              (8U)                               
N#define SPI_I2SCFGR_I2SCFG_Msk              (0x3U << SPI_I2SCFGR_I2SCFG_Pos)   /*!< 0x00000300 */
N#define SPI_I2SCFGR_I2SCFG                  SPI_I2SCFGR_I2SCFG_Msk             /*!< I2SCFG[1:0] bits (I2S configuration mode) */
N#define SPI_I2SCFGR_I2SCFG_0                (0x1U << SPI_I2SCFGR_I2SCFG_Pos)   /*!< 0x00000100 */
N#define SPI_I2SCFGR_I2SCFG_1                (0x2U << SPI_I2SCFGR_I2SCFG_Pos)   /*!< 0x00000200 */
N
N#define SPI_I2SCFGR_I2SE_Pos                (10U)                              
N#define SPI_I2SCFGR_I2SE_Msk                (0x1U << SPI_I2SCFGR_I2SE_Pos)     /*!< 0x00000400 */
N#define SPI_I2SCFGR_I2SE                    SPI_I2SCFGR_I2SE_Msk               /*!< I2S Enable */
N#define SPI_I2SCFGR_I2SMOD_Pos              (11U)                              
N#define SPI_I2SCFGR_I2SMOD_Msk              (0x1U << SPI_I2SCFGR_I2SMOD_Pos)   /*!< 0x00000800 */
N#define SPI_I2SCFGR_I2SMOD                  SPI_I2SCFGR_I2SMOD_Msk             /*!< I2S mode selection */
N
N/******************  Bit definition for SPI_I2SPR register  *******************/
N#define SPI_I2SPR_I2SDIV_Pos                (0U)                               
N#define SPI_I2SPR_I2SDIV_Msk                (0xFFU << SPI_I2SPR_I2SDIV_Pos)    /*!< 0x000000FF */
N#define SPI_I2SPR_I2SDIV                    SPI_I2SPR_I2SDIV_Msk               /*!< I2S Linear prescaler */
N#define SPI_I2SPR_ODD_Pos                   (8U)                               
N#define SPI_I2SPR_ODD_Msk                   (0x1U << SPI_I2SPR_ODD_Pos)        /*!< 0x00000100 */
N#define SPI_I2SPR_ODD                       SPI_I2SPR_ODD_Msk                  /*!< Odd factor for the prescaler */
N#define SPI_I2SPR_MCKOE_Pos                 (9U)                               
N#define SPI_I2SPR_MCKOE_Msk                 (0x1U << SPI_I2SPR_MCKOE_Pos)      /*!< 0x00000200 */
N#define SPI_I2SPR_MCKOE                     SPI_I2SPR_MCKOE_Msk                /*!< Master Clock Output Enable */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Inter-integrated Circuit Interface                    */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for I2C_CR1 register  ********************/
N#define I2C_CR1_PE_Pos                      (0U)                               
N#define I2C_CR1_PE_Msk                      (0x1U << I2C_CR1_PE_Pos)           /*!< 0x00000001 */
N#define I2C_CR1_PE                          I2C_CR1_PE_Msk                     /*!< Peripheral Enable */
N#define I2C_CR1_SMBUS_Pos                   (1U)                               
N#define I2C_CR1_SMBUS_Msk                   (0x1U << I2C_CR1_SMBUS_Pos)        /*!< 0x00000002 */
N#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk                  /*!< SMBus Mode */
N#define I2C_CR1_SMBTYPE_Pos                 (3U)                               
N#define I2C_CR1_SMBTYPE_Msk                 (0x1U << I2C_CR1_SMBTYPE_Pos)      /*!< 0x00000008 */
N#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk                /*!< SMBus Type */
N#define I2C_CR1_ENARP_Pos                   (4U)                               
N#define I2C_CR1_ENARP_Msk                   (0x1U << I2C_CR1_ENARP_Pos)        /*!< 0x00000010 */
N#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk                  /*!< ARP Enable */
N#define I2C_CR1_ENPEC_Pos                   (5U)                               
N#define I2C_CR1_ENPEC_Msk                   (0x1U << I2C_CR1_ENPEC_Pos)        /*!< 0x00000020 */
N#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk                  /*!< PEC Enable */
N#define I2C_CR1_ENGC_Pos                    (6U)                               
N#define I2C_CR1_ENGC_Msk                    (0x1U << I2C_CR1_ENGC_Pos)         /*!< 0x00000040 */
N#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk                   /*!< General Call Enable */
N#define I2C_CR1_NOSTRETCH_Pos               (7U)                               
N#define I2C_CR1_NOSTRETCH_Msk               (0x1U << I2C_CR1_NOSTRETCH_Pos)    /*!< 0x00000080 */
N#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk              /*!< Clock Stretching Disable (Slave mode) */
N#define I2C_CR1_START_Pos                   (8U)                               
N#define I2C_CR1_START_Msk                   (0x1U << I2C_CR1_START_Pos)        /*!< 0x00000100 */
N#define I2C_CR1_START                       I2C_CR1_START_Msk                  /*!< Start Generation */
N#define I2C_CR1_STOP_Pos                    (9U)                               
N#define I2C_CR1_STOP_Msk                    (0x1U << I2C_CR1_STOP_Pos)         /*!< 0x00000200 */
N#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk                   /*!< Stop Generation */
N#define I2C_CR1_ACK_Pos                     (10U)                              
N#define I2C_CR1_ACK_Msk                     (0x1U << I2C_CR1_ACK_Pos)          /*!< 0x00000400 */
N#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk                    /*!< Acknowledge Enable */
N#define I2C_CR1_POS_Pos                     (11U)                              
N#define I2C_CR1_POS_Msk                     (0x1U << I2C_CR1_POS_Pos)          /*!< 0x00000800 */
N#define I2C_CR1_POS                         I2C_CR1_POS_Msk                    /*!< Acknowledge/PEC Position (for data reception) */
N#define I2C_CR1_PEC_Pos                     (12U)                              
N#define I2C_CR1_PEC_Msk                     (0x1U << I2C_CR1_PEC_Pos)          /*!< 0x00001000 */
N#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk                    /*!< Packet Error Checking */
N#define I2C_CR1_ALERT_Pos                   (13U)                              
N#define I2C_CR1_ALERT_Msk                   (0x1U << I2C_CR1_ALERT_Pos)        /*!< 0x00002000 */
N#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk                  /*!< SMBus Alert */
N#define I2C_CR1_SWRST_Pos                   (15U)                              
N#define I2C_CR1_SWRST_Msk                   (0x1U << I2C_CR1_SWRST_Pos)        /*!< 0x00008000 */
N#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk                  /*!< Software Reset */
N
N/*******************  Bit definition for I2C_CR2 register  ********************/
N#define I2C_CR2_FREQ_Pos                    (0U)                               
N#define I2C_CR2_FREQ_Msk                    (0x3FU << I2C_CR2_FREQ_Pos)        /*!< 0x0000003F */
N#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk                   /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */
N#define I2C_CR2_FREQ_0                      (0x01U << I2C_CR2_FREQ_Pos)        /*!< 0x00000001 */
N#define I2C_CR2_FREQ_1                      (0x02U << I2C_CR2_FREQ_Pos)        /*!< 0x00000002 */
N#define I2C_CR2_FREQ_2                      (0x04U << I2C_CR2_FREQ_Pos)        /*!< 0x00000004 */
N#define I2C_CR2_FREQ_3                      (0x08U << I2C_CR2_FREQ_Pos)        /*!< 0x00000008 */
N#define I2C_CR2_FREQ_4                      (0x10U << I2C_CR2_FREQ_Pos)        /*!< 0x00000010 */
N#define I2C_CR2_FREQ_5                      (0x20U << I2C_CR2_FREQ_Pos)        /*!< 0x00000020 */
N
N#define I2C_CR2_ITERREN_Pos                 (8U)                               
N#define I2C_CR2_ITERREN_Msk                 (0x1U << I2C_CR2_ITERREN_Pos)      /*!< 0x00000100 */
N#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk                /*!< Error Interrupt Enable */
N#define I2C_CR2_ITEVTEN_Pos                 (9U)                               
N#define I2C_CR2_ITEVTEN_Msk                 (0x1U << I2C_CR2_ITEVTEN_Pos)      /*!< 0x00000200 */
N#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk                /*!< Event Interrupt Enable */
N#define I2C_CR2_ITBUFEN_Pos                 (10U)                              
N#define I2C_CR2_ITBUFEN_Msk                 (0x1U << I2C_CR2_ITBUFEN_Pos)      /*!< 0x00000400 */
N#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk                /*!< Buffer Interrupt Enable */
N#define I2C_CR2_DMAEN_Pos                   (11U)                              
N#define I2C_CR2_DMAEN_Msk                   (0x1U << I2C_CR2_DMAEN_Pos)        /*!< 0x00000800 */
N#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk                  /*!< DMA Requests Enable */
N#define I2C_CR2_LAST_Pos                    (12U)                              
N#define I2C_CR2_LAST_Msk                    (0x1U << I2C_CR2_LAST_Pos)         /*!< 0x00001000 */
N#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk                   /*!< DMA Last Transfer */
N
N/*******************  Bit definition for I2C_OAR1 register  *******************/
N#define I2C_OAR1_ADD1_7                     0x000000FEU             /*!< Interface Address */
N#define I2C_OAR1_ADD8_9                     0x00000300U             /*!< Interface Address */
N
N#define I2C_OAR1_ADD0_Pos                   (0U)                               
N#define I2C_OAR1_ADD0_Msk                   (0x1U << I2C_OAR1_ADD0_Pos)        /*!< 0x00000001 */
N#define I2C_OAR1_ADD0                       I2C_OAR1_ADD0_Msk                  /*!< Bit 0 */
N#define I2C_OAR1_ADD1_Pos                   (1U)                               
N#define I2C_OAR1_ADD1_Msk                   (0x1U << I2C_OAR1_ADD1_Pos)        /*!< 0x00000002 */
N#define I2C_OAR1_ADD1                       I2C_OAR1_ADD1_Msk                  /*!< Bit 1 */
N#define I2C_OAR1_ADD2_Pos                   (2U)                               
N#define I2C_OAR1_ADD2_Msk                   (0x1U << I2C_OAR1_ADD2_Pos)        /*!< 0x00000004 */
N#define I2C_OAR1_ADD2                       I2C_OAR1_ADD2_Msk                  /*!< Bit 2 */
N#define I2C_OAR1_ADD3_Pos                   (3U)                               
N#define I2C_OAR1_ADD3_Msk                   (0x1U << I2C_OAR1_ADD3_Pos)        /*!< 0x00000008 */
N#define I2C_OAR1_ADD3                       I2C_OAR1_ADD3_Msk                  /*!< Bit 3 */
N#define I2C_OAR1_ADD4_Pos                   (4U)                               
N#define I2C_OAR1_ADD4_Msk                   (0x1U << I2C_OAR1_ADD4_Pos)        /*!< 0x00000010 */
N#define I2C_OAR1_ADD4                       I2C_OAR1_ADD4_Msk                  /*!< Bit 4 */
N#define I2C_OAR1_ADD5_Pos                   (5U)                               
N#define I2C_OAR1_ADD5_Msk                   (0x1U << I2C_OAR1_ADD5_Pos)        /*!< 0x00000020 */
N#define I2C_OAR1_ADD5                       I2C_OAR1_ADD5_Msk                  /*!< Bit 5 */
N#define I2C_OAR1_ADD6_Pos                   (6U)                               
N#define I2C_OAR1_ADD6_Msk                   (0x1U << I2C_OAR1_ADD6_Pos)        /*!< 0x00000040 */
N#define I2C_OAR1_ADD6                       I2C_OAR1_ADD6_Msk                  /*!< Bit 6 */
N#define I2C_OAR1_ADD7_Pos                   (7U)                               
N#define I2C_OAR1_ADD7_Msk                   (0x1U << I2C_OAR1_ADD7_Pos)        /*!< 0x00000080 */
N#define I2C_OAR1_ADD7                       I2C_OAR1_ADD7_Msk                  /*!< Bit 7 */
N#define I2C_OAR1_ADD8_Pos                   (8U)                               
N#define I2C_OAR1_ADD8_Msk                   (0x1U << I2C_OAR1_ADD8_Pos)        /*!< 0x00000100 */
N#define I2C_OAR1_ADD8                       I2C_OAR1_ADD8_Msk                  /*!< Bit 8 */
N#define I2C_OAR1_ADD9_Pos                   (9U)                               
N#define I2C_OAR1_ADD9_Msk                   (0x1U << I2C_OAR1_ADD9_Pos)        /*!< 0x00000200 */
N#define I2C_OAR1_ADD9                       I2C_OAR1_ADD9_Msk                  /*!< Bit 9 */
N
N#define I2C_OAR1_ADDMODE_Pos                (15U)                              
N#define I2C_OAR1_ADDMODE_Msk                (0x1U << I2C_OAR1_ADDMODE_Pos)     /*!< 0x00008000 */
N#define I2C_OAR1_ADDMODE                    I2C_OAR1_ADDMODE_Msk               /*!< Addressing Mode (Slave mode) */
N
N/*******************  Bit definition for I2C_OAR2 register  *******************/
N#define I2C_OAR2_ENDUAL_Pos                 (0U)                               
N#define I2C_OAR2_ENDUAL_Msk                 (0x1U << I2C_OAR2_ENDUAL_Pos)      /*!< 0x00000001 */
N#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                /*!< Dual addressing mode enable */
N#define I2C_OAR2_ADD2_Pos                   (1U)                               
N#define I2C_OAR2_ADD2_Msk                   (0x7FU << I2C_OAR2_ADD2_Pos)       /*!< 0x000000FE */
N#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                  /*!< Interface address */
N
N/********************  Bit definition for I2C_DR register  ********************/
N#define I2C_DR_DR_Pos             (0U)                                         
N#define I2C_DR_DR_Msk             (0xFFU << I2C_DR_DR_Pos)                     /*!< 0x000000FF */
N#define I2C_DR_DR                 I2C_DR_DR_Msk                                /*!< 8-bit Data Register         */
N
N/*******************  Bit definition for I2C_SR1 register  ********************/
N#define I2C_SR1_SB_Pos                      (0U)                               
N#define I2C_SR1_SB_Msk                      (0x1U << I2C_SR1_SB_Pos)           /*!< 0x00000001 */
N#define I2C_SR1_SB                          I2C_SR1_SB_Msk                     /*!< Start Bit (Master mode) */
N#define I2C_SR1_ADDR_Pos                    (1U)                               
N#define I2C_SR1_ADDR_Msk                    (0x1U << I2C_SR1_ADDR_Pos)         /*!< 0x00000002 */
N#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                   /*!< Address sent (master mode)/matched (slave mode) */
N#define I2C_SR1_BTF_Pos                     (2U)                               
N#define I2C_SR1_BTF_Msk                     (0x1U << I2C_SR1_BTF_Pos)          /*!< 0x00000004 */
N#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                    /*!< Byte Transfer Finished */
N#define I2C_SR1_ADD10_Pos                   (3U)                               
N#define I2C_SR1_ADD10_Msk                   (0x1U << I2C_SR1_ADD10_Pos)        /*!< 0x00000008 */
N#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                  /*!< 10-bit header sent (Master mode) */
N#define I2C_SR1_STOPF_Pos                   (4U)                               
N#define I2C_SR1_STOPF_Msk                   (0x1U << I2C_SR1_STOPF_Pos)        /*!< 0x00000010 */
N#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                  /*!< Stop detection (Slave mode) */
N#define I2C_SR1_RXNE_Pos                    (6U)                               
N#define I2C_SR1_RXNE_Msk                    (0x1U << I2C_SR1_RXNE_Pos)         /*!< 0x00000040 */
N#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                   /*!< Data Register not Empty (receivers) */
N#define I2C_SR1_TXE_Pos                     (7U)                               
N#define I2C_SR1_TXE_Msk                     (0x1U << I2C_SR1_TXE_Pos)          /*!< 0x00000080 */
N#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                    /*!< Data Register Empty (transmitters) */
N#define I2C_SR1_BERR_Pos                    (8U)                               
N#define I2C_SR1_BERR_Msk                    (0x1U << I2C_SR1_BERR_Pos)         /*!< 0x00000100 */
N#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                   /*!< Bus Error */
N#define I2C_SR1_ARLO_Pos                    (9U)                               
N#define I2C_SR1_ARLO_Msk                    (0x1U << I2C_SR1_ARLO_Pos)         /*!< 0x00000200 */
N#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                   /*!< Arbitration Lost (master mode) */
N#define I2C_SR1_AF_Pos                      (10U)                              
N#define I2C_SR1_AF_Msk                      (0x1U << I2C_SR1_AF_Pos)           /*!< 0x00000400 */
N#define I2C_SR1_AF                          I2C_SR1_AF_Msk                     /*!< Acknowledge Failure */
N#define I2C_SR1_OVR_Pos                     (11U)                              
N#define I2C_SR1_OVR_Msk                     (0x1U << I2C_SR1_OVR_Pos)          /*!< 0x00000800 */
N#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                    /*!< Overrun/Underrun */
N#define I2C_SR1_PECERR_Pos                  (12U)                              
N#define I2C_SR1_PECERR_Msk                  (0x1U << I2C_SR1_PECERR_Pos)       /*!< 0x00001000 */
N#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                 /*!< PEC Error in reception */
N#define I2C_SR1_TIMEOUT_Pos                 (14U)                              
N#define I2C_SR1_TIMEOUT_Msk                 (0x1U << I2C_SR1_TIMEOUT_Pos)      /*!< 0x00004000 */
N#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                /*!< Timeout or Tlow Error */
N#define I2C_SR1_SMBALERT_Pos                (15U)                              
N#define I2C_SR1_SMBALERT_Msk                (0x1U << I2C_SR1_SMBALERT_Pos)     /*!< 0x00008000 */
N#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk               /*!< SMBus Alert */
N
N/*******************  Bit definition for I2C_SR2 register  ********************/
N#define I2C_SR2_MSL_Pos                     (0U)                               
N#define I2C_SR2_MSL_Msk                     (0x1U << I2C_SR2_MSL_Pos)          /*!< 0x00000001 */
N#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                    /*!< Master/Slave */
N#define I2C_SR2_BUSY_Pos                    (1U)                               
N#define I2C_SR2_BUSY_Msk                    (0x1U << I2C_SR2_BUSY_Pos)         /*!< 0x00000002 */
N#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                   /*!< Bus Busy */
N#define I2C_SR2_TRA_Pos                     (2U)                               
N#define I2C_SR2_TRA_Msk                     (0x1U << I2C_SR2_TRA_Pos)          /*!< 0x00000004 */
N#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                    /*!< Transmitter/Receiver */
N#define I2C_SR2_GENCALL_Pos                 (4U)                               
N#define I2C_SR2_GENCALL_Msk                 (0x1U << I2C_SR2_GENCALL_Pos)      /*!< 0x00000010 */
N#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                /*!< General Call Address (Slave mode) */
N#define I2C_SR2_SMBDEFAULT_Pos              (5U)                               
N#define I2C_SR2_SMBDEFAULT_Msk              (0x1U << I2C_SR2_SMBDEFAULT_Pos)   /*!< 0x00000020 */
N#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk             /*!< SMBus Device Default Address (Slave mode) */
N#define I2C_SR2_SMBHOST_Pos                 (6U)                               
N#define I2C_SR2_SMBHOST_Msk                 (0x1U << I2C_SR2_SMBHOST_Pos)      /*!< 0x00000040 */
N#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                /*!< SMBus Host Header (Slave mode) */
N#define I2C_SR2_DUALF_Pos                   (7U)                               
N#define I2C_SR2_DUALF_Msk                   (0x1U << I2C_SR2_DUALF_Pos)        /*!< 0x00000080 */
N#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                  /*!< Dual Flag (Slave mode) */
N#define I2C_SR2_PEC_Pos                     (8U)                               
N#define I2C_SR2_PEC_Msk                     (0xFFU << I2C_SR2_PEC_Pos)         /*!< 0x0000FF00 */
N#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                    /*!< Packet Error Checking Register */
N
N/*******************  Bit definition for I2C_CCR register  ********************/
N#define I2C_CCR_CCR_Pos                     (0U)                               
N#define I2C_CCR_CCR_Msk                     (0xFFFU << I2C_CCR_CCR_Pos)        /*!< 0x00000FFF */
N#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                    /*!< Clock Control Register in Fast/Standard mode (Master mode) */
N#define I2C_CCR_DUTY_Pos                    (14U)                              
N#define I2C_CCR_DUTY_Msk                    (0x1U << I2C_CCR_DUTY_Pos)         /*!< 0x00004000 */
N#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                   /*!< Fast Mode Duty Cycle */
N#define I2C_CCR_FS_Pos                      (15U)                              
N#define I2C_CCR_FS_Msk                      (0x1U << I2C_CCR_FS_Pos)           /*!< 0x00008000 */
N#define I2C_CCR_FS                          I2C_CCR_FS_Msk                     /*!< I2C Master Mode Selection */
N
N/******************  Bit definition for I2C_TRISE register  *******************/
N#define I2C_TRISE_TRISE_Pos                 (0U)                               
N#define I2C_TRISE_TRISE_Msk                 (0x3FU << I2C_TRISE_TRISE_Pos)     /*!< 0x0000003F */
N#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */
N
N/******************************************************************************/
N/*                                                                            */
N/*         Universal Synchronous Asynchronous Receiver Transmitter            */
N/*                                                                            */
N/******************************************************************************/
N
N/*******************  Bit definition for USART_SR register  *******************/
N#define USART_SR_PE_Pos                     (0U)                               
N#define USART_SR_PE_Msk                     (0x1U << USART_SR_PE_Pos)          /*!< 0x00000001 */
N#define USART_SR_PE                         USART_SR_PE_Msk                    /*!< Parity Error */
N#define USART_SR_FE_Pos                     (1U)                               
N#define USART_SR_FE_Msk                     (0x1U << USART_SR_FE_Pos)          /*!< 0x00000002 */
N#define USART_SR_FE                         USART_SR_FE_Msk                    /*!< Framing Error */
N#define USART_SR_NE_Pos                     (2U)                               
N#define USART_SR_NE_Msk                     (0x1U << USART_SR_NE_Pos)          /*!< 0x00000004 */
N#define USART_SR_NE                         USART_SR_NE_Msk                    /*!< Noise Error Flag */
N#define USART_SR_ORE_Pos                    (3U)                               
N#define USART_SR_ORE_Msk                    (0x1U << USART_SR_ORE_Pos)         /*!< 0x00000008 */
N#define USART_SR_ORE                        USART_SR_ORE_Msk                   /*!< OverRun Error */
N#define USART_SR_IDLE_Pos                   (4U)                               
N#define USART_SR_IDLE_Msk                   (0x1U << USART_SR_IDLE_Pos)        /*!< 0x00000010 */
N#define USART_SR_IDLE                       USART_SR_IDLE_Msk                  /*!< IDLE line detected */
N#define USART_SR_RXNE_Pos                   (5U)                               
N#define USART_SR_RXNE_Msk                   (0x1U << USART_SR_RXNE_Pos)        /*!< 0x00000020 */
N#define USART_SR_RXNE                       USART_SR_RXNE_Msk                  /*!< Read Data Register Not Empty */
N#define USART_SR_TC_Pos                     (6U)                               
N#define USART_SR_TC_Msk                     (0x1U << USART_SR_TC_Pos)          /*!< 0x00000040 */
N#define USART_SR_TC                         USART_SR_TC_Msk                    /*!< Transmission Complete */
N#define USART_SR_TXE_Pos                    (7U)                               
N#define USART_SR_TXE_Msk                    (0x1U << USART_SR_TXE_Pos)         /*!< 0x00000080 */
N#define USART_SR_TXE                        USART_SR_TXE_Msk                   /*!< Transmit Data Register Empty */
N#define USART_SR_LBD_Pos                    (8U)                               
N#define USART_SR_LBD_Msk                    (0x1U << USART_SR_LBD_Pos)         /*!< 0x00000100 */
N#define USART_SR_LBD                        USART_SR_LBD_Msk                   /*!< LIN Break Detection Flag */
N#define USART_SR_CTS_Pos                    (9U)                               
N#define USART_SR_CTS_Msk                    (0x1U << USART_SR_CTS_Pos)         /*!< 0x00000200 */
N#define USART_SR_CTS                        USART_SR_CTS_Msk                   /*!< CTS Flag */
N
N/*******************  Bit definition for USART_DR register  *******************/
N#define USART_DR_DR_Pos                     (0U)                               
N#define USART_DR_DR_Msk                     (0x1FFU << USART_DR_DR_Pos)        /*!< 0x000001FF */
N#define USART_DR_DR                         USART_DR_DR_Msk                    /*!< Data value */
N
N/******************  Bit definition for USART_BRR register  *******************/
N#define USART_BRR_DIV_Fraction_Pos          (0U)                               
N#define USART_BRR_DIV_Fraction_Msk          (0xFU << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
N#define USART_BRR_DIV_Fraction              USART_BRR_DIV_Fraction_Msk         /*!< Fraction of USARTDIV */
N#define USART_BRR_DIV_Mantissa_Pos          (4U)                               
N#define USART_BRR_DIV_Mantissa_Msk          (0xFFFU << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
N#define USART_BRR_DIV_Mantissa              USART_BRR_DIV_Mantissa_Msk         /*!< Mantissa of USARTDIV */
N
N/******************  Bit definition for USART_CR1 register  *******************/
N#define USART_CR1_SBK_Pos                   (0U)                               
N#define USART_CR1_SBK_Msk                   (0x1U << USART_CR1_SBK_Pos)        /*!< 0x00000001 */
N#define USART_CR1_SBK                       USART_CR1_SBK_Msk                  /*!< Send Break */
N#define USART_CR1_RWU_Pos                   (1U)                               
N#define USART_CR1_RWU_Msk                   (0x1U << USART_CR1_RWU_Pos)        /*!< 0x00000002 */
N#define USART_CR1_RWU                       USART_CR1_RWU_Msk                  /*!< Receiver wakeup */
N#define USART_CR1_RE_Pos                    (2U)                               
N#define USART_CR1_RE_Msk                    (0x1U << USART_CR1_RE_Pos)         /*!< 0x00000004 */
N#define USART_CR1_RE                        USART_CR1_RE_Msk                   /*!< Receiver Enable */
N#define USART_CR1_TE_Pos                    (3U)                               
N#define USART_CR1_TE_Msk                    (0x1U << USART_CR1_TE_Pos)         /*!< 0x00000008 */
N#define USART_CR1_TE                        USART_CR1_TE_Msk                   /*!< Transmitter Enable */
N#define USART_CR1_IDLEIE_Pos                (4U)                               
N#define USART_CR1_IDLEIE_Msk                (0x1U << USART_CR1_IDLEIE_Pos)     /*!< 0x00000010 */
N#define USART_CR1_IDLEIE                    USART_CR1_IDLEIE_Msk               /*!< IDLE Interrupt Enable */
N#define USART_CR1_RXNEIE_Pos                (5U)                               
N#define USART_CR1_RXNEIE_Msk                (0x1U << USART_CR1_RXNEIE_Pos)     /*!< 0x00000020 */
N#define USART_CR1_RXNEIE                    USART_CR1_RXNEIE_Msk               /*!< RXNE Interrupt Enable */
N#define USART_CR1_TCIE_Pos                  (6U)                               
N#define USART_CR1_TCIE_Msk                  (0x1U << USART_CR1_TCIE_Pos)       /*!< 0x00000040 */
N#define USART_CR1_TCIE                      USART_CR1_TCIE_Msk                 /*!< Transmission Complete Interrupt Enable */
N#define USART_CR1_TXEIE_Pos                 (7U)                               
N#define USART_CR1_TXEIE_Msk                 (0x1U << USART_CR1_TXEIE_Pos)      /*!< 0x00000080 */
N#define USART_CR1_TXEIE                     USART_CR1_TXEIE_Msk                /*!< PE Interrupt Enable */
N#define USART_CR1_PEIE_Pos                  (8U)                               
N#define USART_CR1_PEIE_Msk                  (0x1U << USART_CR1_PEIE_Pos)       /*!< 0x00000100 */
N#define USART_CR1_PEIE                      USART_CR1_PEIE_Msk                 /*!< PE Interrupt Enable */
N#define USART_CR1_PS_Pos                    (9U)                               
N#define USART_CR1_PS_Msk                    (0x1U << USART_CR1_PS_Pos)         /*!< 0x00000200 */
N#define USART_CR1_PS                        USART_CR1_PS_Msk                   /*!< Parity Selection */
N#define USART_CR1_PCE_Pos                   (10U)                              
N#define USART_CR1_PCE_Msk                   (0x1U << USART_CR1_PCE_Pos)        /*!< 0x00000400 */
N#define USART_CR1_PCE                       USART_CR1_PCE_Msk                  /*!< Parity Control Enable */
N#define USART_CR1_WAKE_Pos                  (11U)                              
N#define USART_CR1_WAKE_Msk                  (0x1U << USART_CR1_WAKE_Pos)       /*!< 0x00000800 */
N#define USART_CR1_WAKE                      USART_CR1_WAKE_Msk                 /*!< Wakeup method */
N#define USART_CR1_M_Pos                     (12U)                              
N#define USART_CR1_M_Msk                     (0x1U << USART_CR1_M_Pos)          /*!< 0x00001000 */
N#define USART_CR1_M                         USART_CR1_M_Msk                    /*!< Word length */
N#define USART_CR1_UE_Pos                    (13U)                              
N#define USART_CR1_UE_Msk                    (0x1U << USART_CR1_UE_Pos)         /*!< 0x00002000 */
N#define USART_CR1_UE                        USART_CR1_UE_Msk                   /*!< USART Enable */
N
N/******************  Bit definition for USART_CR2 register  *******************/
N#define USART_CR2_ADD_Pos                   (0U)                               
N#define USART_CR2_ADD_Msk                   (0xFU << USART_CR2_ADD_Pos)        /*!< 0x0000000F */
N#define USART_CR2_ADD                       USART_CR2_ADD_Msk                  /*!< Address of the USART node */
N#define USART_CR2_LBDL_Pos                  (5U)                               
N#define USART_CR2_LBDL_Msk                  (0x1U << USART_CR2_LBDL_Pos)       /*!< 0x00000020 */
N#define USART_CR2_LBDL                      USART_CR2_LBDL_Msk                 /*!< LIN Break Detection Length */
N#define USART_CR2_LBDIE_Pos                 (6U)                               
N#define USART_CR2_LBDIE_Msk                 (0x1U << USART_CR2_LBDIE_Pos)      /*!< 0x00000040 */
N#define USART_CR2_LBDIE                     USART_CR2_LBDIE_Msk                /*!< LIN Break Detection Interrupt Enable */
N#define USART_CR2_LBCL_Pos                  (8U)                               
N#define USART_CR2_LBCL_Msk                  (0x1U << USART_CR2_LBCL_Pos)       /*!< 0x00000100 */
N#define USART_CR2_LBCL                      USART_CR2_LBCL_Msk                 /*!< Last Bit Clock pulse */
N#define USART_CR2_CPHA_Pos                  (9U)                               
N#define USART_CR2_CPHA_Msk                  (0x1U << USART_CR2_CPHA_Pos)       /*!< 0x00000200 */
N#define USART_CR2_CPHA                      USART_CR2_CPHA_Msk                 /*!< Clock Phase */
N#define USART_CR2_CPOL_Pos                  (10U)                              
N#define USART_CR2_CPOL_Msk                  (0x1U << USART_CR2_CPOL_Pos)       /*!< 0x00000400 */
N#define USART_CR2_CPOL                      USART_CR2_CPOL_Msk                 /*!< Clock Polarity */
N#define USART_CR2_CLKEN_Pos                 (11U)                              
N#define USART_CR2_CLKEN_Msk                 (0x1U << USART_CR2_CLKEN_Pos)      /*!< 0x00000800 */
N#define USART_CR2_CLKEN                     USART_CR2_CLKEN_Msk                /*!< Clock Enable */
N
N#define USART_CR2_STOP_Pos                  (12U)                              
N#define USART_CR2_STOP_Msk                  (0x3U << USART_CR2_STOP_Pos)       /*!< 0x00003000 */
N#define USART_CR2_STOP                      USART_CR2_STOP_Msk                 /*!< STOP[1:0] bits (STOP bits) */
N#define USART_CR2_STOP_0                    (0x1U << USART_CR2_STOP_Pos)       /*!< 0x00001000 */
N#define USART_CR2_STOP_1                    (0x2U << USART_CR2_STOP_Pos)       /*!< 0x00002000 */
N
N#define USART_CR2_LINEN_Pos                 (14U)                              
N#define USART_CR2_LINEN_Msk                 (0x1U << USART_CR2_LINEN_Pos)      /*!< 0x00004000 */
N#define USART_CR2_LINEN                     USART_CR2_LINEN_Msk                /*!< LIN mode enable */
N
N/******************  Bit definition for USART_CR3 register  *******************/
N#define USART_CR3_EIE_Pos                   (0U)                               
N#define USART_CR3_EIE_Msk                   (0x1U << USART_CR3_EIE_Pos)        /*!< 0x00000001 */
N#define USART_CR3_EIE                       USART_CR3_EIE_Msk                  /*!< Error Interrupt Enable */
N#define USART_CR3_IREN_Pos                  (1U)                               
N#define USART_CR3_IREN_Msk                  (0x1U << USART_CR3_IREN_Pos)       /*!< 0x00000002 */
N#define USART_CR3_IREN                      USART_CR3_IREN_Msk                 /*!< IrDA mode Enable */
N#define USART_CR3_IRLP_Pos                  (2U)                               
N#define USART_CR3_IRLP_Msk                  (0x1U << USART_CR3_IRLP_Pos)       /*!< 0x00000004 */
N#define USART_CR3_IRLP                      USART_CR3_IRLP_Msk                 /*!< IrDA Low-Power */
N#define USART_CR3_HDSEL_Pos                 (3U)                               
N#define USART_CR3_HDSEL_Msk                 (0x1U << USART_CR3_HDSEL_Pos)      /*!< 0x00000008 */
N#define USART_CR3_HDSEL                     USART_CR3_HDSEL_Msk                /*!< Half-Duplex Selection */
N#define USART_CR3_NACK_Pos                  (4U)                               
N#define USART_CR3_NACK_Msk                  (0x1U << USART_CR3_NACK_Pos)       /*!< 0x00000010 */
N#define USART_CR3_NACK                      USART_CR3_NACK_Msk                 /*!< Smartcard NACK enable */
N#define USART_CR3_SCEN_Pos                  (5U)                               
N#define USART_CR3_SCEN_Msk                  (0x1U << USART_CR3_SCEN_Pos)       /*!< 0x00000020 */
N#define USART_CR3_SCEN                      USART_CR3_SCEN_Msk                 /*!< Smartcard mode enable */
N#define USART_CR3_DMAR_Pos                  (6U)                               
N#define USART_CR3_DMAR_Msk                  (0x1U << USART_CR3_DMAR_Pos)       /*!< 0x00000040 */
N#define USART_CR3_DMAR                      USART_CR3_DMAR_Msk                 /*!< DMA Enable Receiver */
N#define USART_CR3_DMAT_Pos                  (7U)                               
N#define USART_CR3_DMAT_Msk                  (0x1U << USART_CR3_DMAT_Pos)       /*!< 0x00000080 */
N#define USART_CR3_DMAT                      USART_CR3_DMAT_Msk                 /*!< DMA Enable Transmitter */
N#define USART_CR3_RTSE_Pos                  (8U)                               
N#define USART_CR3_RTSE_Msk                  (0x1U << USART_CR3_RTSE_Pos)       /*!< 0x00000100 */
N#define USART_CR3_RTSE                      USART_CR3_RTSE_Msk                 /*!< RTS Enable */
N#define USART_CR3_CTSE_Pos                  (9U)                               
N#define USART_CR3_CTSE_Msk                  (0x1U << USART_CR3_CTSE_Pos)       /*!< 0x00000200 */
N#define USART_CR3_CTSE                      USART_CR3_CTSE_Msk                 /*!< CTS Enable */
N#define USART_CR3_CTSIE_Pos                 (10U)                              
N#define USART_CR3_CTSIE_Msk                 (0x1U << USART_CR3_CTSIE_Pos)      /*!< 0x00000400 */
N#define USART_CR3_CTSIE                     USART_CR3_CTSIE_Msk                /*!< CTS Interrupt Enable */
N
N/******************  Bit definition for USART_GTPR register  ******************/
N#define USART_GTPR_PSC_Pos                  (0U)                               
N#define USART_GTPR_PSC_Msk                  (0xFFU << USART_GTPR_PSC_Pos)      /*!< 0x000000FF */
N#define USART_GTPR_PSC                      USART_GTPR_PSC_Msk                 /*!< PSC[7:0] bits (Prescaler value) */
N#define USART_GTPR_PSC_0                    (0x01U << USART_GTPR_PSC_Pos)      /*!< 0x00000001 */
N#define USART_GTPR_PSC_1                    (0x02U << USART_GTPR_PSC_Pos)      /*!< 0x00000002 */
N#define USART_GTPR_PSC_2                    (0x04U << USART_GTPR_PSC_Pos)      /*!< 0x00000004 */
N#define USART_GTPR_PSC_3                    (0x08U << USART_GTPR_PSC_Pos)      /*!< 0x00000008 */
N#define USART_GTPR_PSC_4                    (0x10U << USART_GTPR_PSC_Pos)      /*!< 0x00000010 */
N#define USART_GTPR_PSC_5                    (0x20U << USART_GTPR_PSC_Pos)      /*!< 0x00000020 */
N#define USART_GTPR_PSC_6                    (0x40U << USART_GTPR_PSC_Pos)      /*!< 0x00000040 */
N#define USART_GTPR_PSC_7                    (0x80U << USART_GTPR_PSC_Pos)      /*!< 0x00000080 */
N
N#define USART_GTPR_GT_Pos                   (8U)                               
N#define USART_GTPR_GT_Msk                   (0xFFU << USART_GTPR_GT_Pos)       /*!< 0x0000FF00 */
N#define USART_GTPR_GT                       USART_GTPR_GT_Msk                  /*!< Guard time value */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                 Debug MCU                                  */
N/*                                                                            */
N/******************************************************************************/
N
N/****************  Bit definition for DBGMCU_IDCODE register  *****************/
N#define DBGMCU_IDCODE_DEV_ID_Pos            (0U)                               
N#define DBGMCU_IDCODE_DEV_ID_Msk            (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
N#define DBGMCU_IDCODE_DEV_ID                DBGMCU_IDCODE_DEV_ID_Msk           /*!< Device Identifier */
N
N#define DBGMCU_IDCODE_REV_ID_Pos            (16U)                              
N#define DBGMCU_IDCODE_REV_ID_Msk            (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
N#define DBGMCU_IDCODE_REV_ID                DBGMCU_IDCODE_REV_ID_Msk           /*!< REV_ID[15:0] bits (Revision Identifier) */
N#define DBGMCU_IDCODE_REV_ID_0              (0x0001U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */
N#define DBGMCU_IDCODE_REV_ID_1              (0x0002U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */
N#define DBGMCU_IDCODE_REV_ID_2              (0x0004U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */
N#define DBGMCU_IDCODE_REV_ID_3              (0x0008U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */
N#define DBGMCU_IDCODE_REV_ID_4              (0x0010U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */
N#define DBGMCU_IDCODE_REV_ID_5              (0x0020U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */
N#define DBGMCU_IDCODE_REV_ID_6              (0x0040U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */
N#define DBGMCU_IDCODE_REV_ID_7              (0x0080U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */
N#define DBGMCU_IDCODE_REV_ID_8              (0x0100U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */
N#define DBGMCU_IDCODE_REV_ID_9              (0x0200U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */
N#define DBGMCU_IDCODE_REV_ID_10             (0x0400U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */
N#define DBGMCU_IDCODE_REV_ID_11             (0x0800U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */
N#define DBGMCU_IDCODE_REV_ID_12             (0x1000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */
N#define DBGMCU_IDCODE_REV_ID_13             (0x2000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */
N#define DBGMCU_IDCODE_REV_ID_14             (0x4000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */
N#define DBGMCU_IDCODE_REV_ID_15             (0x8000U << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */
N
N/******************  Bit definition for DBGMCU_CR register  *******************/
N#define DBGMCU_CR_DBG_SLEEP_Pos             (0U)                               
N#define DBGMCU_CR_DBG_SLEEP_Msk             (0x1U << DBGMCU_CR_DBG_SLEEP_Pos)  /*!< 0x00000001 */
N#define DBGMCU_CR_DBG_SLEEP                 DBGMCU_CR_DBG_SLEEP_Msk            /*!< Debug Sleep Mode */
N#define DBGMCU_CR_DBG_STOP_Pos              (1U)                               
N#define DBGMCU_CR_DBG_STOP_Msk              (0x1U << DBGMCU_CR_DBG_STOP_Pos)   /*!< 0x00000002 */
N#define DBGMCU_CR_DBG_STOP                  DBGMCU_CR_DBG_STOP_Msk             /*!< Debug Stop Mode */
N#define DBGMCU_CR_DBG_STANDBY_Pos           (2U)                               
N#define DBGMCU_CR_DBG_STANDBY_Msk           (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
N#define DBGMCU_CR_DBG_STANDBY               DBGMCU_CR_DBG_STANDBY_Msk          /*!< Debug Standby mode */
N#define DBGMCU_CR_TRACE_IOEN_Pos            (5U)                               
N#define DBGMCU_CR_TRACE_IOEN_Msk            (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
N#define DBGMCU_CR_TRACE_IOEN                DBGMCU_CR_TRACE_IOEN_Msk           /*!< Trace Pin Assignment Control */
N
N#define DBGMCU_CR_TRACE_MODE_Pos            (6U)                               
N#define DBGMCU_CR_TRACE_MODE_Msk            (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
N#define DBGMCU_CR_TRACE_MODE                DBGMCU_CR_TRACE_MODE_Msk           /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
N#define DBGMCU_CR_TRACE_MODE_0              (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
N#define DBGMCU_CR_TRACE_MODE_1              (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
N
N#define DBGMCU_CR_DBG_IWDG_STOP_Pos         (8U)                               
N#define DBGMCU_CR_DBG_IWDG_STOP_Msk         (0x1U << DBGMCU_CR_DBG_IWDG_STOP_Pos) /*!< 0x00000100 */
N#define DBGMCU_CR_DBG_IWDG_STOP             DBGMCU_CR_DBG_IWDG_STOP_Msk        /*!< Debug Independent Watchdog stopped when Core is halted */
N#define DBGMCU_CR_DBG_WWDG_STOP_Pos         (9U)                               
N#define DBGMCU_CR_DBG_WWDG_STOP_Msk         (0x1U << DBGMCU_CR_DBG_WWDG_STOP_Pos) /*!< 0x00000200 */
N#define DBGMCU_CR_DBG_WWDG_STOP             DBGMCU_CR_DBG_WWDG_STOP_Msk        /*!< Debug Window Watchdog stopped when Core is halted */
N#define DBGMCU_CR_DBG_TIM1_STOP_Pos         (10U)                              
N#define DBGMCU_CR_DBG_TIM1_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM1_STOP_Pos) /*!< 0x00000400 */
N#define DBGMCU_CR_DBG_TIM1_STOP             DBGMCU_CR_DBG_TIM1_STOP_Msk        /*!< TIM1 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM2_STOP_Pos         (11U)                              
N#define DBGMCU_CR_DBG_TIM2_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM2_STOP_Pos) /*!< 0x00000800 */
N#define DBGMCU_CR_DBG_TIM2_STOP             DBGMCU_CR_DBG_TIM2_STOP_Msk        /*!< TIM2 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM3_STOP_Pos         (12U)                              
N#define DBGMCU_CR_DBG_TIM3_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM3_STOP_Pos) /*!< 0x00001000 */
N#define DBGMCU_CR_DBG_TIM3_STOP             DBGMCU_CR_DBG_TIM3_STOP_Msk        /*!< TIM3 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM4_STOP_Pos         (13U)                              
N#define DBGMCU_CR_DBG_TIM4_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM4_STOP_Pos) /*!< 0x00002000 */
N#define DBGMCU_CR_DBG_TIM4_STOP             DBGMCU_CR_DBG_TIM4_STOP_Msk        /*!< TIM4 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_CAN1_STOP_Pos         (14U)                              
N#define DBGMCU_CR_DBG_CAN1_STOP_Msk         (0x1U << DBGMCU_CR_DBG_CAN1_STOP_Pos) /*!< 0x00004000 */
N#define DBGMCU_CR_DBG_CAN1_STOP             DBGMCU_CR_DBG_CAN1_STOP_Msk        /*!< Debug CAN1 stopped when Core is halted */
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)                             
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00008000 */
N#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)                             
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00010000 */
N#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
N#define DBGMCU_CR_DBG_TIM8_STOP_Pos         (17U)                              
N#define DBGMCU_CR_DBG_TIM8_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM8_STOP_Pos) /*!< 0x00020000 */
N#define DBGMCU_CR_DBG_TIM8_STOP             DBGMCU_CR_DBG_TIM8_STOP_Msk        /*!< TIM8 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM5_STOP_Pos         (18U)                              
N#define DBGMCU_CR_DBG_TIM5_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM5_STOP_Pos) /*!< 0x00040000 */
N#define DBGMCU_CR_DBG_TIM5_STOP             DBGMCU_CR_DBG_TIM5_STOP_Msk        /*!< TIM5 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM6_STOP_Pos         (19U)                              
N#define DBGMCU_CR_DBG_TIM6_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM6_STOP_Pos) /*!< 0x00080000 */
N#define DBGMCU_CR_DBG_TIM6_STOP             DBGMCU_CR_DBG_TIM6_STOP_Msk        /*!< TIM6 counter stopped when core is halted */
N#define DBGMCU_CR_DBG_TIM7_STOP_Pos         (20U)                              
N#define DBGMCU_CR_DBG_TIM7_STOP_Msk         (0x1U << DBGMCU_CR_DBG_TIM7_STOP_Pos) /*!< 0x00100000 */
N#define DBGMCU_CR_DBG_TIM7_STOP             DBGMCU_CR_DBG_TIM7_STOP_Msk        /*!< TIM7 counter stopped when core is halted */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      FLASH and Option Bytes Registers                      */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for FLASH_ACR register  ******************/
N#define FLASH_ACR_LATENCY_Pos               (0U)                               
N#define FLASH_ACR_LATENCY_Msk               (0x7U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000007 */
N#define FLASH_ACR_LATENCY                   FLASH_ACR_LATENCY_Msk              /*!< LATENCY[2:0] bits (Latency) */
N#define FLASH_ACR_LATENCY_0                 (0x1U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000001 */
N#define FLASH_ACR_LATENCY_1                 (0x2U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000002 */
N#define FLASH_ACR_LATENCY_2                 (0x4U << FLASH_ACR_LATENCY_Pos)    /*!< 0x00000004 */
N
N#define FLASH_ACR_HLFCYA_Pos                (3U)                               
N#define FLASH_ACR_HLFCYA_Msk                (0x1U << FLASH_ACR_HLFCYA_Pos)     /*!< 0x00000008 */
N#define FLASH_ACR_HLFCYA                    FLASH_ACR_HLFCYA_Msk               /*!< Flash Half Cycle Access Enable */
N#define FLASH_ACR_PRFTBE_Pos                (4U)                               
N#define FLASH_ACR_PRFTBE_Msk                (0x1U << FLASH_ACR_PRFTBE_Pos)     /*!< 0x00000010 */
N#define FLASH_ACR_PRFTBE                    FLASH_ACR_PRFTBE_Msk               /*!< Prefetch Buffer Enable */
N#define FLASH_ACR_PRFTBS_Pos                (5U)                               
N#define FLASH_ACR_PRFTBS_Msk                (0x1U << FLASH_ACR_PRFTBS_Pos)     /*!< 0x00000020 */
N#define FLASH_ACR_PRFTBS                    FLASH_ACR_PRFTBS_Msk               /*!< Prefetch Buffer Status */
N
N/******************  Bit definition for FLASH_KEYR register  ******************/
N#define FLASH_KEYR_FKEYR_Pos                (0U)                               
N#define FLASH_KEYR_FKEYR_Msk                (0xFFFFFFFFU << FLASH_KEYR_FKEYR_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_KEYR_FKEYR                    FLASH_KEYR_FKEYR_Msk               /*!< FPEC Key */
N
N#define RDP_KEY_Pos                         (0U)                               
N#define RDP_KEY_Msk                         (0xA5U << RDP_KEY_Pos)             /*!< 0x000000A5 */
N#define RDP_KEY                             RDP_KEY_Msk                        /*!< RDP Key */
N#define FLASH_KEY1_Pos                      (0U)                               
N#define FLASH_KEY1_Msk                      (0x45670123U << FLASH_KEY1_Pos)    /*!< 0x45670123 */
N#define FLASH_KEY1                          FLASH_KEY1_Msk                     /*!< FPEC Key1 */
N#define FLASH_KEY2_Pos                      (0U)                               
N#define FLASH_KEY2_Msk                      (0xCDEF89ABU << FLASH_KEY2_Pos)    /*!< 0xCDEF89AB */
N#define FLASH_KEY2                          FLASH_KEY2_Msk                     /*!< FPEC Key2 */
N
N/*****************  Bit definition for FLASH_OPTKEYR register  ****************/
N#define FLASH_OPTKEYR_OPTKEYR_Pos           (0U)                               
N#define FLASH_OPTKEYR_OPTKEYR_Msk           (0xFFFFFFFFU << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_OPTKEYR_OPTKEYR               FLASH_OPTKEYR_OPTKEYR_Msk          /*!< Option Byte Key */
N
N#define  FLASH_OPTKEY1                       FLASH_KEY1                    /*!< Option Byte Key1 */
N#define  FLASH_OPTKEY2                       FLASH_KEY2                    /*!< Option Byte Key2 */
N
N/******************  Bit definition for FLASH_SR register  ********************/
N#define FLASH_SR_BSY_Pos                    (0U)                               
N#define FLASH_SR_BSY_Msk                    (0x1U << FLASH_SR_BSY_Pos)         /*!< 0x00000001 */
N#define FLASH_SR_BSY                        FLASH_SR_BSY_Msk                   /*!< Busy */
N#define FLASH_SR_PGERR_Pos                  (2U)                               
N#define FLASH_SR_PGERR_Msk                  (0x1U << FLASH_SR_PGERR_Pos)       /*!< 0x00000004 */
N#define FLASH_SR_PGERR                      FLASH_SR_PGERR_Msk                 /*!< Programming Error */
N#define FLASH_SR_WRPRTERR_Pos               (4U)                               
N#define FLASH_SR_WRPRTERR_Msk               (0x1U << FLASH_SR_WRPRTERR_Pos)    /*!< 0x00000010 */
N#define FLASH_SR_WRPRTERR                   FLASH_SR_WRPRTERR_Msk              /*!< Write Protection Error */
N#define FLASH_SR_EOP_Pos                    (5U)                               
N#define FLASH_SR_EOP_Msk                    (0x1U << FLASH_SR_EOP_Pos)         /*!< 0x00000020 */
N#define FLASH_SR_EOP                        FLASH_SR_EOP_Msk                   /*!< End of operation */
N
N/*******************  Bit definition for FLASH_CR register  *******************/
N#define FLASH_CR_PG_Pos                     (0U)                               
N#define FLASH_CR_PG_Msk                     (0x1U << FLASH_CR_PG_Pos)          /*!< 0x00000001 */
N#define FLASH_CR_PG                         FLASH_CR_PG_Msk                    /*!< Programming */
N#define FLASH_CR_PER_Pos                    (1U)                               
N#define FLASH_CR_PER_Msk                    (0x1U << FLASH_CR_PER_Pos)         /*!< 0x00000002 */
N#define FLASH_CR_PER                        FLASH_CR_PER_Msk                   /*!< Page Erase */
N#define FLASH_CR_MER_Pos                    (2U)                               
N#define FLASH_CR_MER_Msk                    (0x1U << FLASH_CR_MER_Pos)         /*!< 0x00000004 */
N#define FLASH_CR_MER                        FLASH_CR_MER_Msk                   /*!< Mass Erase */
N#define FLASH_CR_OPTPG_Pos                  (4U)                               
N#define FLASH_CR_OPTPG_Msk                  (0x1U << FLASH_CR_OPTPG_Pos)       /*!< 0x00000010 */
N#define FLASH_CR_OPTPG                      FLASH_CR_OPTPG_Msk                 /*!< Option Byte Programming */
N#define FLASH_CR_OPTER_Pos                  (5U)                               
N#define FLASH_CR_OPTER_Msk                  (0x1U << FLASH_CR_OPTER_Pos)       /*!< 0x00000020 */
N#define FLASH_CR_OPTER                      FLASH_CR_OPTER_Msk                 /*!< Option Byte Erase */
N#define FLASH_CR_STRT_Pos                   (6U)                               
N#define FLASH_CR_STRT_Msk                   (0x1U << FLASH_CR_STRT_Pos)        /*!< 0x00000040 */
N#define FLASH_CR_STRT                       FLASH_CR_STRT_Msk                  /*!< Start */
N#define FLASH_CR_LOCK_Pos                   (7U)                               
N#define FLASH_CR_LOCK_Msk                   (0x1U << FLASH_CR_LOCK_Pos)        /*!< 0x00000080 */
N#define FLASH_CR_LOCK                       FLASH_CR_LOCK_Msk                  /*!< Lock */
N#define FLASH_CR_OPTWRE_Pos                 (9U)                               
N#define FLASH_CR_OPTWRE_Msk                 (0x1U << FLASH_CR_OPTWRE_Pos)      /*!< 0x00000200 */
N#define FLASH_CR_OPTWRE                     FLASH_CR_OPTWRE_Msk                /*!< Option Bytes Write Enable */
N#define FLASH_CR_ERRIE_Pos                  (10U)                              
N#define FLASH_CR_ERRIE_Msk                  (0x1U << FLASH_CR_ERRIE_Pos)       /*!< 0x00000400 */
N#define FLASH_CR_ERRIE                      FLASH_CR_ERRIE_Msk                 /*!< Error Interrupt Enable */
N#define FLASH_CR_EOPIE_Pos                  (12U)                              
N#define FLASH_CR_EOPIE_Msk                  (0x1U << FLASH_CR_EOPIE_Pos)       /*!< 0x00001000 */
N#define FLASH_CR_EOPIE                      FLASH_CR_EOPIE_Msk                 /*!< End of operation interrupt enable */
N
N/*******************  Bit definition for FLASH_AR register  *******************/
N#define FLASH_AR_FAR_Pos                    (0U)                               
N#define FLASH_AR_FAR_Msk                    (0xFFFFFFFFU << FLASH_AR_FAR_Pos)  /*!< 0xFFFFFFFF */
N#define FLASH_AR_FAR                        FLASH_AR_FAR_Msk                   /*!< Flash Address */
N
N/******************  Bit definition for FLASH_OBR register  *******************/
N#define FLASH_OBR_OPTERR_Pos                (0U)                               
N#define FLASH_OBR_OPTERR_Msk                (0x1U << FLASH_OBR_OPTERR_Pos)     /*!< 0x00000001 */
N#define FLASH_OBR_OPTERR                    FLASH_OBR_OPTERR_Msk               /*!< Option Byte Error */
N#define FLASH_OBR_RDPRT_Pos                 (1U)                               
N#define FLASH_OBR_RDPRT_Msk                 (0x1U << FLASH_OBR_RDPRT_Pos)      /*!< 0x00000002 */
N#define FLASH_OBR_RDPRT                     FLASH_OBR_RDPRT_Msk                /*!< Read protection */
N
N#define FLASH_OBR_IWDG_SW_Pos               (2U)                               
N#define FLASH_OBR_IWDG_SW_Msk               (0x1U << FLASH_OBR_IWDG_SW_Pos)    /*!< 0x00000004 */
N#define FLASH_OBR_IWDG_SW                   FLASH_OBR_IWDG_SW_Msk              /*!< IWDG SW */
N#define FLASH_OBR_nRST_STOP_Pos             (3U)                               
N#define FLASH_OBR_nRST_STOP_Msk             (0x1U << FLASH_OBR_nRST_STOP_Pos)  /*!< 0x00000008 */
N#define FLASH_OBR_nRST_STOP                 FLASH_OBR_nRST_STOP_Msk            /*!< nRST_STOP */
N#define FLASH_OBR_nRST_STDBY_Pos            (4U)                               
N#define FLASH_OBR_nRST_STDBY_Msk            (0x1U << FLASH_OBR_nRST_STDBY_Pos) /*!< 0x00000010 */
N#define FLASH_OBR_nRST_STDBY                FLASH_OBR_nRST_STDBY_Msk           /*!< nRST_STDBY */
N#define FLASH_OBR_USER_Pos                  (2U)                               
N#define FLASH_OBR_USER_Msk                  (0x7U << FLASH_OBR_USER_Pos)       /*!< 0x0000001C */
N#define FLASH_OBR_USER                      FLASH_OBR_USER_Msk                 /*!< User Option Bytes */
N#define FLASH_OBR_DATA0_Pos                 (10U)                              
N#define FLASH_OBR_DATA0_Msk                 (0xFFU << FLASH_OBR_DATA0_Pos)     /*!< 0x0003FC00 */
N#define FLASH_OBR_DATA0                     FLASH_OBR_DATA0_Msk                /*!< Data0 */
N#define FLASH_OBR_DATA1_Pos                 (18U)                              
N#define FLASH_OBR_DATA1_Msk                 (0xFFU << FLASH_OBR_DATA1_Pos)     /*!< 0x03FC0000 */
N#define FLASH_OBR_DATA1                     FLASH_OBR_DATA1_Msk                /*!< Data1 */
N
N/******************  Bit definition for FLASH_WRPR register  ******************/
N#define FLASH_WRPR_WRP_Pos                  (0U)                               
N#define FLASH_WRPR_WRP_Msk                  (0xFFFFFFFFU << FLASH_WRPR_WRP_Pos) /*!< 0xFFFFFFFF */
N#define FLASH_WRPR_WRP                      FLASH_WRPR_WRP_Msk                 /*!< Write Protect */
N
N/*----------------------------------------------------------------------------*/
N
N/******************  Bit definition for FLASH_RDP register  *******************/
N#define FLASH_RDP_RDP_Pos                   (0U)                               
N#define FLASH_RDP_RDP_Msk                   (0xFFU << FLASH_RDP_RDP_Pos)       /*!< 0x000000FF */
N#define FLASH_RDP_RDP                       FLASH_RDP_RDP_Msk                  /*!< Read protection option byte */
N#define FLASH_RDP_nRDP_Pos                  (8U)                               
N#define FLASH_RDP_nRDP_Msk                  (0xFFU << FLASH_RDP_nRDP_Pos)      /*!< 0x0000FF00 */
N#define FLASH_RDP_nRDP                      FLASH_RDP_nRDP_Msk                 /*!< Read protection complemented option byte */
N
N/******************  Bit definition for FLASH_USER register  ******************/
N#define FLASH_USER_USER_Pos                 (16U)                              
N#define FLASH_USER_USER_Msk                 (0xFFU << FLASH_USER_USER_Pos)     /*!< 0x00FF0000 */
N#define FLASH_USER_USER                     FLASH_USER_USER_Msk                /*!< User option byte */
N#define FLASH_USER_nUSER_Pos                (24U)                              
N#define FLASH_USER_nUSER_Msk                (0xFFU << FLASH_USER_nUSER_Pos)    /*!< 0xFF000000 */
N#define FLASH_USER_nUSER                    FLASH_USER_nUSER_Msk               /*!< User complemented option byte */
N
N/******************  Bit definition for FLASH_Data0 register  *****************/
N#define FLASH_DATA0_DATA0_Pos               (0U)                               
N#define FLASH_DATA0_DATA0_Msk               (0xFFU << FLASH_DATA0_DATA0_Pos)   /*!< 0x000000FF */
N#define FLASH_DATA0_DATA0                   FLASH_DATA0_DATA0_Msk              /*!< User data storage option byte */
N#define FLASH_DATA0_nDATA0_Pos              (8U)                               
N#define FLASH_DATA0_nDATA0_Msk              (0xFFU << FLASH_DATA0_nDATA0_Pos)  /*!< 0x0000FF00 */
N#define FLASH_DATA0_nDATA0                  FLASH_DATA0_nDATA0_Msk             /*!< User data storage complemented option byte */
N
N/******************  Bit definition for FLASH_Data1 register  *****************/
N#define FLASH_DATA1_DATA1_Pos               (16U)                              
N#define FLASH_DATA1_DATA1_Msk               (0xFFU << FLASH_DATA1_DATA1_Pos)   /*!< 0x00FF0000 */
N#define FLASH_DATA1_DATA1                   FLASH_DATA1_DATA1_Msk              /*!< User data storage option byte */
N#define FLASH_DATA1_nDATA1_Pos              (24U)                              
N#define FLASH_DATA1_nDATA1_Msk              (0xFFU << FLASH_DATA1_nDATA1_Pos)  /*!< 0xFF000000 */
N#define FLASH_DATA1_nDATA1                  FLASH_DATA1_nDATA1_Msk             /*!< User data storage complemented option byte */
N
N/******************  Bit definition for FLASH_WRP0 register  ******************/
N#define FLASH_WRP0_WRP0_Pos                 (0U)                               
N#define FLASH_WRP0_WRP0_Msk                 (0xFFU << FLASH_WRP0_WRP0_Pos)     /*!< 0x000000FF */
N#define FLASH_WRP0_WRP0                     FLASH_WRP0_WRP0_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP0_nWRP0_Pos                (8U)                               
N#define FLASH_WRP0_nWRP0_Msk                (0xFFU << FLASH_WRP0_nWRP0_Pos)    /*!< 0x0000FF00 */
N#define FLASH_WRP0_nWRP0                    FLASH_WRP0_nWRP0_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP1 register  ******************/
N#define FLASH_WRP1_WRP1_Pos                 (16U)                              
N#define FLASH_WRP1_WRP1_Msk                 (0xFFU << FLASH_WRP1_WRP1_Pos)     /*!< 0x00FF0000 */
N#define FLASH_WRP1_WRP1                     FLASH_WRP1_WRP1_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP1_nWRP1_Pos                (24U)                              
N#define FLASH_WRP1_nWRP1_Msk                (0xFFU << FLASH_WRP1_nWRP1_Pos)    /*!< 0xFF000000 */
N#define FLASH_WRP1_nWRP1                    FLASH_WRP1_nWRP1_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP2 register  ******************/
N#define FLASH_WRP2_WRP2_Pos                 (0U)                               
N#define FLASH_WRP2_WRP2_Msk                 (0xFFU << FLASH_WRP2_WRP2_Pos)     /*!< 0x000000FF */
N#define FLASH_WRP2_WRP2                     FLASH_WRP2_WRP2_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP2_nWRP2_Pos                (8U)                               
N#define FLASH_WRP2_nWRP2_Msk                (0xFFU << FLASH_WRP2_nWRP2_Pos)    /*!< 0x0000FF00 */
N#define FLASH_WRP2_nWRP2                    FLASH_WRP2_nWRP2_Msk               /*!< Flash memory write protection complemented option bytes */
N
N/******************  Bit definition for FLASH_WRP3 register  ******************/
N#define FLASH_WRP3_WRP3_Pos                 (16U)                              
N#define FLASH_WRP3_WRP3_Msk                 (0xFFU << FLASH_WRP3_WRP3_Pos)     /*!< 0x00FF0000 */
N#define FLASH_WRP3_WRP3                     FLASH_WRP3_WRP3_Msk                /*!< Flash memory write protection option bytes */
N#define FLASH_WRP3_nWRP3_Pos                (24U)                              
N#define FLASH_WRP3_nWRP3_Msk                (0xFFU << FLASH_WRP3_nWRP3_Pos)    /*!< 0xFF000000 */
N#define FLASH_WRP3_nWRP3                    FLASH_WRP3_nWRP3_Msk               /*!< Flash memory write protection complemented option bytes */
N
N
N
N/**
N  * @}
N*/
N
N/**
N  * @}
N*/ 
N
N/** @addtogroup Exported_macro
N  * @{
N  */
N
N/****************************** ADC Instances *********************************/
N#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
N                                       ((INSTANCE) == ADC2) || \
N                                       ((INSTANCE) == ADC3))
X#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) ||                                        ((INSTANCE) == ADC2) ||                                        ((INSTANCE) == ADC3))
N                                       
N#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
N
N#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC12_COMMON)
N
N#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
N                                                  ((INSTANCE) == ADC3))
X#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) ||                                                   ((INSTANCE) == ADC3))
N
N/****************************** CAN Instances *********************************/    
N#define IS_CAN_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CAN1)
N
N/****************************** CRC Instances *********************************/
N#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
N
N/****************************** DAC Instances *********************************/
N#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
N
N/****************************** DMA Instances *********************************/
N#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
N                                       ((INSTANCE) == DMA1_Channel2) || \
N                                       ((INSTANCE) == DMA1_Channel3) || \
N                                       ((INSTANCE) == DMA1_Channel4) || \
N                                       ((INSTANCE) == DMA1_Channel5) || \
N                                       ((INSTANCE) == DMA1_Channel6) || \
N                                       ((INSTANCE) == DMA1_Channel7) || \
N                                       ((INSTANCE) == DMA2_Channel1) || \
N                                       ((INSTANCE) == DMA2_Channel2) || \
N                                       ((INSTANCE) == DMA2_Channel3) || \
N                                       ((INSTANCE) == DMA2_Channel4) || \
N                                       ((INSTANCE) == DMA2_Channel5))
X#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) ||                                        ((INSTANCE) == DMA1_Channel2) ||                                        ((INSTANCE) == DMA1_Channel3) ||                                        ((INSTANCE) == DMA1_Channel4) ||                                        ((INSTANCE) == DMA1_Channel5) ||                                        ((INSTANCE) == DMA1_Channel6) ||                                        ((INSTANCE) == DMA1_Channel7) ||                                        ((INSTANCE) == DMA2_Channel1) ||                                        ((INSTANCE) == DMA2_Channel2) ||                                        ((INSTANCE) == DMA2_Channel3) ||                                        ((INSTANCE) == DMA2_Channel4) ||                                        ((INSTANCE) == DMA2_Channel5))
N  
N/******************************* GPIO Instances *******************************/
N#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
N                                        ((INSTANCE) == GPIOB) || \
N                                        ((INSTANCE) == GPIOC) || \
N                                        ((INSTANCE) == GPIOD) || \
N                                        ((INSTANCE) == GPIOE) || \
N                                        ((INSTANCE) == GPIOF) || \
N                                        ((INSTANCE) == GPIOG))
X#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) ||                                         ((INSTANCE) == GPIOB) ||                                         ((INSTANCE) == GPIOC) ||                                         ((INSTANCE) == GPIOD) ||                                         ((INSTANCE) == GPIOE) ||                                         ((INSTANCE) == GPIOF) ||                                         ((INSTANCE) == GPIOG))
N
N/**************************** GPIO Alternate Function Instances ***************/
N#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
N
N/**************************** GPIO Lock Instances *****************************/
N#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
N
N/******************************** I2C Instances *******************************/
N#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
N                                       ((INSTANCE) == I2C2))
X#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) ||                                        ((INSTANCE) == I2C2))
N
N/******************************* SMBUS Instances ******************************/
N#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE
N
N/******************************** I2S Instances *******************************/
N#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \
N                                       ((INSTANCE) == SPI3))
X#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) ||                                        ((INSTANCE) == SPI3))
N
N/****************************** IWDG Instances ********************************/
N#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
N
N/****************************** SDIO Instances *********************************/
N#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
N
N/******************************** SPI Instances *******************************/
N#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
N                                       ((INSTANCE) == SPI2) || \
N                                       ((INSTANCE) == SPI3))
X#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) ||                                        ((INSTANCE) == SPI2) ||                                        ((INSTANCE) == SPI3))
N
N/****************************** START TIM Instances ***************************/
N/****************************** TIM Instances *********************************/
N#define IS_TIM_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5)    || \
N   ((INSTANCE) == TIM6)    || \
N   ((INSTANCE) == TIM7))
X#define IS_TIM_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5)    ||    ((INSTANCE) == TIM6)    ||    ((INSTANCE) == TIM7))
N
N#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8))
X#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8))
N
N#define IS_TIM_CC1_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CC1_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CC2_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CC2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CC3_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CC3_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CC4_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CC4_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_XOR_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_XOR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_MASTER_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5)    || \
N   ((INSTANCE) == TIM6)    || \
N   ((INSTANCE) == TIM7))
X#define IS_TIM_MASTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5)    ||    ((INSTANCE) == TIM6)    ||    ((INSTANCE) == TIM7))
N
N#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_SLAVE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_BREAK_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8))
X#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8))
N
N#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
N   ((((INSTANCE) == TIM1) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM8) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM2) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM3) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM4) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM5) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4))))
X#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL)    ((((INSTANCE) == TIM1) &&                       (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM8) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM2) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM3) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM4) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM5) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4))))
N
N#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
N   ((((INSTANCE) == TIM1) &&                    \
N     (((CHANNEL) == TIM_CHANNEL_1) ||           \
N      ((CHANNEL) == TIM_CHANNEL_2) ||           \
N      ((CHANNEL) == TIM_CHANNEL_3)))            \
N    ||                                          \
N    (((INSTANCE) == TIM8) &&                    \
N     (((CHANNEL) == TIM_CHANNEL_1) ||           \
N      ((CHANNEL) == TIM_CHANNEL_2) ||           \
N      ((CHANNEL) == TIM_CHANNEL_3))))
X#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL)    ((((INSTANCE) == TIM1) &&                         (((CHANNEL) == TIM_CHANNEL_1) ||                 ((CHANNEL) == TIM_CHANNEL_2) ||                 ((CHANNEL) == TIM_CHANNEL_3)))                ||                                              (((INSTANCE) == TIM8) &&                         (((CHANNEL) == TIM_CHANNEL_1) ||                 ((CHANNEL) == TIM_CHANNEL_2) ||                 ((CHANNEL) == TIM_CHANNEL_3))))
N
N#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8))
X#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8))
N
N#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N
N#define IS_TIM_DMA_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5)    || \
N   ((INSTANCE) == TIM6)    || \
N   ((INSTANCE) == TIM7))
X#define IS_TIM_DMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5)    ||    ((INSTANCE) == TIM6)    ||    ((INSTANCE) == TIM7))
N    
N#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8)    || \
N   ((INSTANCE) == TIM2)    || \
N   ((INSTANCE) == TIM3)    || \
N   ((INSTANCE) == TIM4)    || \
N   ((INSTANCE) == TIM5))
X#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8)    ||    ((INSTANCE) == TIM2)    ||    ((INSTANCE) == TIM3)    ||    ((INSTANCE) == TIM4)    ||    ((INSTANCE) == TIM5))
N    
N#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\
N  (((INSTANCE) == TIM1)    || \
N   ((INSTANCE) == TIM8))
X#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||    ((INSTANCE) == TIM8))
N
N#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    || \
N                                        ((INSTANCE) == TIM2)    || \
N                                        ((INSTANCE) == TIM3)    || \
N                                        ((INSTANCE) == TIM4)    || \
N                                        ((INSTANCE) == TIM5)    || \
N                                        ((INSTANCE) == TIM8))
X#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)    ||                                         ((INSTANCE) == TIM2)    ||                                         ((INSTANCE) == TIM3)    ||                                         ((INSTANCE) == TIM4)    ||                                         ((INSTANCE) == TIM5)    ||                                         ((INSTANCE) == TIM8))
N
N#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    || \
N                                                         ((INSTANCE) == TIM2)    || \
N                                                         ((INSTANCE) == TIM3)    || \
N                                                         ((INSTANCE) == TIM4)    || \
N                                                         ((INSTANCE) == TIM5)    || \
N                                                         ((INSTANCE) == TIM8))
X#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    ||                                                          ((INSTANCE) == TIM2)    ||                                                          ((INSTANCE) == TIM3)    ||                                                          ((INSTANCE) == TIM4)    ||                                                          ((INSTANCE) == TIM5)    ||                                                          ((INSTANCE) == TIM8))
N
N#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)           0U
N
N/****************************** END TIM Instances *****************************/
N
N
N/******************** USART Instances : Synchronous mode **********************/                                           
N#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                     ((INSTANCE) == USART2) || \
N                                     ((INSTANCE) == USART3))
X#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                      ((INSTANCE) == USART2) ||                                      ((INSTANCE) == USART3))
N
N/******************** UART Instances : Asynchronous mode **********************/
N#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                    ((INSTANCE) == USART2) || \
N                                    ((INSTANCE) == USART3) || \
N                                    ((INSTANCE) == UART4)  || \
N                                    ((INSTANCE) == UART5))
X#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                     ((INSTANCE) == USART2) ||                                     ((INSTANCE) == USART3) ||                                     ((INSTANCE) == UART4)  ||                                     ((INSTANCE) == UART5))
N
N/******************** UART Instances : Half-Duplex mode **********************/
N#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                               ((INSTANCE) == USART2) || \
N                                               ((INSTANCE) == USART3) || \
N                                               ((INSTANCE) == UART4)  || \
N                                               ((INSTANCE) == UART5))
X#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                                ((INSTANCE) == USART2) ||                                                ((INSTANCE) == USART3) ||                                                ((INSTANCE) == UART4)  ||                                                ((INSTANCE) == UART5))
N
N/******************** UART Instances : LIN mode **********************/
N#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                        ((INSTANCE) == USART2) || \
N                                        ((INSTANCE) == USART3) || \
N                                        ((INSTANCE) == UART4)  || \
N                                        ((INSTANCE) == UART5))
X#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                         ((INSTANCE) == USART2) ||                                         ((INSTANCE) == USART3) ||                                         ((INSTANCE) == UART4)  ||                                         ((INSTANCE) == UART5))
N
N/****************** UART Instances : Hardware Flow control ********************/                                    
N#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                           ((INSTANCE) == USART2) || \
N                                           ((INSTANCE) == USART3))
X#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                            ((INSTANCE) == USART2) ||                                            ((INSTANCE) == USART3))
N
N/********************* UART Instances : Smard card mode ***********************/
N#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                         ((INSTANCE) == USART2) || \
N                                         ((INSTANCE) == USART3))
X#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                          ((INSTANCE) == USART2) ||                                          ((INSTANCE) == USART3))
N
N/*********************** UART Instances : IRDA mode ***************************/
N#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                    ((INSTANCE) == USART2) || \
N                                    ((INSTANCE) == USART3) || \
N                                    ((INSTANCE) == UART4)  || \
N                                    ((INSTANCE) == UART5))
X#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                     ((INSTANCE) == USART2) ||                                     ((INSTANCE) == USART3) ||                                     ((INSTANCE) == UART4)  ||                                     ((INSTANCE) == UART5))
N
N/***************** UART Instances : Multi-Processor mode **********************/
N#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                                   ((INSTANCE) == USART2) || \
N                                                   ((INSTANCE) == USART3) || \
N                                                   ((INSTANCE) == UART4)  || \
N                                                   ((INSTANCE) == UART5))
X#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                                    ((INSTANCE) == USART2) ||                                                    ((INSTANCE) == USART3) ||                                                    ((INSTANCE) == UART4)  ||                                                    ((INSTANCE) == UART5))
N
N/***************** UART Instances : DMA mode available **********************/
N#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                        ((INSTANCE) == USART2) || \
N                                        ((INSTANCE) == USART3) || \
N                                        ((INSTANCE) == UART4))
X#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                         ((INSTANCE) == USART2) ||                                         ((INSTANCE) == USART3) ||                                         ((INSTANCE) == UART4))
N
N/****************************** RTC Instances *********************************/
N#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
N
N/**************************** WWDG Instances *****************************/
N#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
N
N/****************************** USB Instances ********************************/
N#define IS_USB_ALL_INSTANCE(INSTANCE)   ((INSTANCE) == USB)
N
N
N
N#define RCC_HSE_MIN         4000000U
N#define RCC_HSE_MAX        16000000U
N
N#define RCC_MAX_FREQUENCY  72000000U
N
N/**
N  * @}
N  */ 
N/******************************************************************************/
N/*  For a painless codes migration between the STM32F1xx device product       */
N/*  lines, the aliases defined below are put in place to overcome the         */
N/*  differences in the interrupt handlers and IRQn definitions.               */
N/*  No need to update developed interrupt code when moving across             */ 
N/*  product lines within the same STM32F1 Family                              */
N/******************************************************************************/
N
N/* Aliases for __IRQn */
N#define ADC1_IRQn               ADC1_2_IRQn
N#define DMA2_Channel4_IRQn      DMA2_Channel4_5_IRQn
N#define TIM1_BRK_TIM9_IRQn      TIM1_BRK_IRQn
N#define TIM1_BRK_TIM15_IRQn     TIM1_BRK_IRQn
N#define TIM9_IRQn               TIM1_BRK_IRQn
N#define TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn
N#define TIM11_IRQn              TIM1_TRG_COM_IRQn
N#define TIM1_TRG_COM_TIM17_IRQn TIM1_TRG_COM_IRQn
N#define TIM10_IRQn              TIM1_UP_IRQn
N#define TIM1_UP_TIM10_IRQn      TIM1_UP_IRQn
N#define TIM1_UP_TIM16_IRQn      TIM1_UP_IRQn
N#define TIM6_DAC_IRQn           TIM6_IRQn
N#define TIM12_IRQn              TIM8_BRK_IRQn
N#define TIM8_BRK_TIM12_IRQn     TIM8_BRK_IRQn
N#define TIM8_TRG_COM_TIM14_IRQn TIM8_TRG_COM_IRQn
N#define TIM14_IRQn              TIM8_TRG_COM_IRQn
N#define TIM8_UP_TIM13_IRQn      TIM8_UP_IRQn
N#define TIM13_IRQn              TIM8_UP_IRQn
N#define CEC_IRQn                USBWakeUp_IRQn
N#define OTG_FS_WKUP_IRQn        USBWakeUp_IRQn
N#define USB_HP_IRQn             USB_HP_CAN1_TX_IRQn
N#define CAN1_TX_IRQn            USB_HP_CAN1_TX_IRQn
N#define USB_LP_IRQn             USB_LP_CAN1_RX0_IRQn
N#define CAN1_RX0_IRQn           USB_LP_CAN1_RX0_IRQn
N
N
N/* Aliases for __IRQHandler */
N#define ADC1_IRQHandler               ADC1_2_IRQHandler
N#define DMA2_Channel4_IRQHandler      DMA2_Channel4_5_IRQHandler
N#define TIM1_BRK_TIM9_IRQHandler      TIM1_BRK_IRQHandler
N#define TIM1_BRK_TIM15_IRQHandler     TIM1_BRK_IRQHandler
N#define TIM9_IRQHandler               TIM1_BRK_IRQHandler
N#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
N#define TIM11_IRQHandler              TIM1_TRG_COM_IRQHandler
N#define TIM1_TRG_COM_TIM17_IRQHandler TIM1_TRG_COM_IRQHandler
N#define TIM10_IRQHandler              TIM1_UP_IRQHandler
N#define TIM1_UP_TIM10_IRQHandler      TIM1_UP_IRQHandler
N#define TIM1_UP_TIM16_IRQHandler      TIM1_UP_IRQHandler
N#define TIM6_DAC_IRQHandler           TIM6_IRQHandler
N#define TIM12_IRQHandler              TIM8_BRK_IRQHandler
N#define TIM8_BRK_TIM12_IRQHandler     TIM8_BRK_IRQHandler
N#define TIM8_TRG_COM_TIM14_IRQHandler TIM8_TRG_COM_IRQHandler
N#define TIM14_IRQHandler              TIM8_TRG_COM_IRQHandler
N#define TIM8_UP_TIM13_IRQHandler      TIM8_UP_IRQHandler
N#define TIM13_IRQHandler              TIM8_UP_IRQHandler
N#define CEC_IRQHandler                USBWakeUp_IRQHandler
N#define OTG_FS_WKUP_IRQHandler        USBWakeUp_IRQHandler
N#define USB_HP_IRQHandler             USB_HP_CAN1_TX_IRQHandler
N#define CAN1_TX_IRQHandler            USB_HP_CAN1_TX_IRQHandler
N#define USB_LP_IRQHandler             USB_LP_CAN1_RX0_IRQHandler
N#define CAN1_RX0_IRQHandler           USB_LP_CAN1_RX0_IRQHandler
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N#ifdef __cplusplus
S  }
N#endif /* __cplusplus */
N  
N#endif /* __STM32F103xE_H */
N  
N  
N  
N  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 152 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h" 2
N#elif defined(STM32F103xG)
S  #include "stm32f103xg.h"
S#elif defined(STM32F105xC)
S  #include "stm32f105xc.h"
S#elif defined(STM32F107xC)
S  #include "stm32f107xc.h"
S#else
S #error "Please select first the target STM32F1xx device used in your application (in stm32f1xx.h file)"
N#endif
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_types
N  * @{
N  */  
Ntypedef enum 
N{
N  RESET = 0, 
N  SET = !RESET
N} FlagStatus, ITStatus;
N
Ntypedef enum 
N{
N  DISABLE = 0, 
N  ENABLE = !DISABLE
N} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum 
N{
N  ERROR = 0, 
N  SUCCESS = !ERROR
N} ErrorStatus;
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup Exported_macros
N  * @{
N  */
N#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
N
N#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
N
N#define READ_BIT(REG, BIT)    ((REG) & (BIT))
N
N#define CLEAR_REG(REG)        ((REG) = (0x0))
N
N#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
N
N#define READ_REG(REG)         ((REG))
N
N#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
N
N#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL))) 
N
N
N/**
N  * @}
N  */
N
N#if defined (USE_HAL_DRIVER)
X#if 1L
N #include "stm32f1xx_hal.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   This file contains all the functions prototypes for the HAL 
N  *          module driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_H
S#define __STM32F1xx_HAL_H
S
S#ifdef __cplusplus
S extern "C" {
S#endif
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f1xx_hal_conf.h"
S
S/** @addtogroup STM32F1xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup HAL
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/
S/* Exported constants --------------------------------------------------------*/
S
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup HAL_Exported_Macros HAL Exported Macros
S  * @{
S  */
S
S/** @defgroup DBGMCU_Freeze_Unfreeze Freeze Unfreeze Peripherals in Debug mode
S  * @brief   Freeze/Unfreeze Peripherals in Debug mode 
S  * Note: On devices STM32F10xx8 and STM32F10xxB,
S  *                  STM32F101xC/D/E and STM32F103xC/D/E,
S  *                  STM32F101xF/G and STM32F103xF/G
S  *                  STM32F10xx4 and STM32F10xx6
S  *       Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in 
S  *       debug mode (not accessible by the user software in normal mode).
S  *       Refer to errata sheet of these devices for more details.
S  * @{
S  */
S   
S/* Peripherals on APB1 */
S/**
S  * @brief  TIM2 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
S
S/**
S  * @brief  TIM3 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM3()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM3()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
S
S#if defined (DBGMCU_CR_DBG_TIM4_STOP)
S/**
S  * @brief  TIM4 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM4()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM4()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM5_STOP)
S/**
S  * @brief  TIM5 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM5()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM5()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM6_STOP)
S/**
S  * @brief  TIM6 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM6()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM6()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM7_STOP)
S/**
S  * @brief  TIM7 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM7()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM7()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM12_STOP)
S/**
S  * @brief  TIM12 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM12()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM12()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM13_STOP)
S/**
S  * @brief  TIM13 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM13()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM13()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM14_STOP)
S/**
S  * @brief  TIM14 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM14()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM14()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
S#endif
S
S/**
S  * @brief  WWDG Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_WWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
S#define __HAL_DBGMCU_UNFREEZE_WWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
S
S/**
S  * @brief  IWDG Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_IWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
S#define __HAL_DBGMCU_UNFREEZE_IWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
S
S/**
S  * @brief  I2C1 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
S#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
S
S#if defined (DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
S/**
S  * @brief  I2C2 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
S#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
S#endif
S
S#if defined (DBGMCU_CR_DBG_CAN1_STOP)
S/**
S  * @brief  CAN1 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_CAN1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
S#define __HAL_DBGMCU_UNFREEZE_CAN1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_CAN2_STOP)
S/**
S  * @brief  CAN2 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_CAN2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
S#define __HAL_DBGMCU_UNFREEZE_CAN2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
S#endif   
S   
S/* Peripherals on APB2 */
S#if defined (DBGMCU_CR_DBG_TIM1_STOP)
S/**
S  * @brief  TIM1 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM8_STOP)
S/**
S  * @brief  TIM8 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM8()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM8()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM9_STOP)
S/**
S  * @brief  TIM9 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM9()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM9()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM10_STOP)
S/**
S  * @brief  TIM10 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM10()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM10()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM11_STOP)
S/**
S  * @brief  TIM11 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM11()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM11()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
S#endif
S
S
S#if defined (DBGMCU_CR_DBG_TIM15_STOP)
S/**
S  * @brief  TIM15 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM15()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM15()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM16_STOP)
S/**
S  * @brief  TIM16 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM16()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM16()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
S#endif
S
S#if defined (DBGMCU_CR_DBG_TIM17_STOP)
S/**
S  * @brief  TIM17 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM17()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM17()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
S#endif
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup HAL_Exported_Functions
S  * @{
S  */
S/** @addtogroup HAL_Exported_Functions_Group1
S  * @{
S  */
S/* Initialization and de-initialization functions  ******************************/
SHAL_StatusTypeDef HAL_Init(void);
SHAL_StatusTypeDef HAL_DeInit(void);
Svoid HAL_MspInit(void);
Svoid HAL_MspDeInit(void);
SHAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
S/**
S  * @}
S  */
S
S/** @addtogroup HAL_Exported_Functions_Group2
S  * @{
S  */
S/* Peripheral Control functions  ************************************************/
Svoid HAL_IncTick(void);
Svoid HAL_Delay(__IO uint32_t Delay);
Suint32_t HAL_GetTick(void);
Svoid HAL_SuspendTick(void);
Svoid HAL_ResumeTick(void);
Suint32_t HAL_GetHalVersion(void);
Suint32_t HAL_GetREVID(void);
Suint32_t HAL_GetDEVID(void);
Svoid HAL_DBGMCU_EnableDBGSleepMode(void);
Svoid HAL_DBGMCU_DisableDBGSleepMode(void);
Svoid HAL_DBGMCU_EnableDBGStopMode(void);
Svoid HAL_DBGMCU_DisableDBGStopMode(void);
Svoid HAL_DBGMCU_EnableDBGStandbyMode(void);
Svoid HAL_DBGMCU_DisableDBGStandbyMode(void);
Svoid HAL_GetUID(uint32_t *UID);
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S/* Private types -------------------------------------------------------------*/
S/* Private variables ---------------------------------------------------------*/
S/** @defgroup HAL_Private_Variables HAL Private Variables
S  * @{
S  */
S/**
S  * @}
S  */
S/* Private constants ---------------------------------------------------------*/
S/** @defgroup HAL_Private_Constants HAL Private Constants
S  * @{
S  */
S/**
S  * @}
S  */
S/* Private macros ------------------------------------------------------------*/
S/* Private functions ---------------------------------------------------------*/
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S  
S#ifdef __cplusplus
S}
S#endif
S
N#endif /* __STM32F1xx_HAL_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 219 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h" 2
N#endif /* USE_HAL_DRIVER */
N
N
N#ifdef __cplusplus
S}
N#endif /* __cplusplus */
N
N#endif /* __STM32F1xx_H */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 49 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 2
N#if defined(USE_HAL_LEGACY)
X#if 0L
S#include "Legacy/stm32_hal_legacy.h"
N#endif
N#include <stdio.h>
L 1 "D:\Program_Files_x86\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5060009
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  #ifdef __clang__
S    typedef __builtin_va_list __va_list;
N  #else
N    typedef struct __va_list __va_list;
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
N#if defined(__STRICT_ANSI__) && !__FILE_INCOMPLETE
X#if 0L && !__FILE_INCOMPLETE
Sstruct __FILE {
S    union {
S        long __FILE_alignment;
S#ifdef __TARGET_ARCH_AARCH64
S        char __FILE_size[136];
S#else /* __TARGET_ARCH_AARCH64 */
S        char __FILE_size[84];
S#endif /* __TARGET_ARCH_AARCH64 */
S    } __FILE_opaque;
S};
S    /*
S     * FILE must be an object type (C99 - 7.19.1) and an object type fully
S     * describes an object [including its static size] (C99 - 6.2.5).
S     * This definition is a placeholder which matches the struct __FILE in
S     * size and alignment as used internally by libc.
S     */
N#endif
N
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N
N#pragma __printf_args
Nextern _ARMABI int __ARM_snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199409L) || (0L && 201103L <= __cplusplus)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199409L) || (0L && 201103L <= __cplusplus)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int __ARM_vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int __ARM_vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
Nextern _ARMABI int __ARM_vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199409L) || (0L && 201103L <= __cplusplus)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
N#if !defined(__STRICT_ANSI__)
X#if !0L
N#pragma __printf_args
Nextern _ARMABI int asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N#endif
N#pragma __printf_args
Nextern _ARMABI int __ARM_asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int __ARM_vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N   /*
N    * dynamically allocates a buffer of the right size for the
N    * formatted string, and returns it in (*strp). Formal return value
N    * is the same as any other printf variant, except that it returns
N    * -1 if the buffer could not be allocated.
N    *
N    * (The functions with __ARM_ prefixed names are identical to the
N    * ones without, but are available in all compilation modes without
N    * violating user namespace.)
N    */
N
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S#if !defined(__STRICT_ANSI__)
S    using ::std::asprintf;
S    using ::std::vasprintf;
S#endif
S    using ::std::__ARM_asprintf;
S    using ::std::__ARM_vasprintf;
S    using ::std::__ARM_vsnprintf;
S    using ::std::__ARM_snprintf;
S    using ::std::__ARM_vsscanf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 53 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N
N/** 
N  * @brief  HAL Status structures definition  
N  */  
Ntypedef enum 
N{
N  HAL_OK       = 0x00U,
N  HAL_ERROR    = 0x01U,
N  HAL_BUSY     = 0x02U,
N  HAL_TIMEOUT  = 0x03U
N} HAL_StatusTypeDef;
N
N/** 
N  * @brief  HAL Lock structures definition  
N  */
Ntypedef enum 
N{
N  HAL_UNLOCKED = 0x00U,
N  HAL_LOCKED   = 0x01U  
N} HAL_LockTypeDef;
N
N/* Exported macro ------------------------------------------------------------*/
N#define HAL_MAX_DELAY      0xFFFFFFFFU
N
N#define HAL_IS_BIT_SET(REG, BIT)         (((REG) & (BIT)) != RESET)
N#define HAL_IS_BIT_CLR(REG, BIT)         (((REG) & (BIT)) == RESET)
N
N#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)               \
N                        do{                                                      \
N                              (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \
N                              (__DMA_HANDLE__).Parent = (__HANDLE__);             \
N                          } while(0U)
X#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)                                       do{                                                                                    (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__);                               (__DMA_HANDLE__).Parent = (__HANDLE__);                                       } while(0U)
N
N#define UNUSED(x) ((void)(x))
N
N/** @brief Reset the Handle's State field.
N  * @param __HANDLE__: specifies the Peripheral Handle.
N  * @note  This macro can be used for the following purpose: 
N  *          - When the Handle is declared as local variable; before passing it as parameter
N  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
N  *            to set to 0 the Handle's "State" field.
N  *            Otherwise, "State" field may have any random value and the first time the function 
N  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
N  *            (i.e. HAL_PPP_MspInit() will not be executed).
N  *          - When there is a need to reconfigure the low level hardware: instead of calling
N  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
N  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
N  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
N  * @retval None
N  */
N#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
N
N#if (USE_RTOS == 1U)
X#if (0U == 1U)
S  /* Reserved for future use */
S  #error "USE_RTOS should be 0 in the current HAL release"
N#else
N  #define __HAL_LOCK(__HANDLE__)                                           \
N                                do{                                        \
N                                    if((__HANDLE__)->Lock == HAL_LOCKED)   \
N                                    {                                      \
N                                       return HAL_BUSY;                    \
N                                    }                                      \
N                                    else                                   \
N                                    {                                      \
N                                       (__HANDLE__)->Lock = HAL_LOCKED;    \
N                                    }                                      \
N                                  }while (0U)
X  #define __HAL_LOCK(__HANDLE__)                                                                           do{                                                                            if((__HANDLE__)->Lock == HAL_LOCKED)                                       {                                                                             return HAL_BUSY;                                                        }                                                                          else                                                                       {                                                                             (__HANDLE__)->Lock = HAL_LOCKED;                                        }                                                                        }while (0U)
N
N  #define __HAL_UNLOCK(__HANDLE__)                                          \
N                                  do{                                       \
N                                      (__HANDLE__)->Lock = HAL_UNLOCKED;    \
N                                    }while (0U)
X  #define __HAL_UNLOCK(__HANDLE__)                                                                            do{                                                                             (__HANDLE__)->Lock = HAL_UNLOCKED;                                        }while (0U)
N#endif /* USE_RTOS */
N
N#if  defined ( __GNUC__ )
X#if  0L
S  #ifndef __weak
S    #define __weak   __attribute__((weak))
S  #endif /* __weak */
S  #ifndef __packed
S    #define __packed __attribute__((__packed__))
S  #endif /* __packed */
N#endif /* __GNUC__ */
N
N
N/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */
N#if defined   (__GNUC__)        /* GNU Compiler */
X#if 0L         
S  #ifndef __ALIGN_END
S    #define __ALIGN_END    __attribute__ ((aligned (4)))
S  #endif /* __ALIGN_END */
S  #ifndef __ALIGN_BEGIN  
S    #define __ALIGN_BEGIN
S  #endif /* __ALIGN_BEGIN */
N#else
N  #ifndef __ALIGN_END
N    #define __ALIGN_END
N  #endif /* __ALIGN_END */
N  #ifndef __ALIGN_BEGIN      
N    #if defined   (__CC_ARM)      /* ARM Compiler */
X    #if 1L       
N      #define __ALIGN_BEGIN    __align(4)
N    #elif defined (__ICCARM__)    /* IAR Compiler */
S      #define __ALIGN_BEGIN 
N    #endif /* __CC_ARM */
N  #endif /* __ALIGN_BEGIN */
N#endif /* __GNUC__ */
N
N
N/** 
N  * @brief  __RAM_FUNC definition
N  */ 
N#if defined ( __CC_ARM   )
X#if 1L
N/* ARM Compiler
N   ------------
N   RAM functions are defined using the toolchain options. 
N   Functions that are executed in RAM should reside in a separate source module.
N   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
N   area of a module to a memory space in physical RAM.
N   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
N   dialog. 
N*/
N#define __RAM_FUNC HAL_StatusTypeDef 
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
S*/
S#define __RAM_FUNC __ramfunc HAL_StatusTypeDef
S
S#elif defined   (  __GNUC__  )
S/* GNU Compiler
S   ------------
S  RAM functions are defined using a specific toolchain attribute 
S   "__attribute__((section(".RamFunc")))".
S*/
S#define __RAM_FUNC HAL_StatusTypeDef  __attribute__((section(".RamFunc")))
S
N#endif
N
N/** 
N  * @brief  __NOINLINE definition
N  */ 
N#if defined ( __CC_ARM   ) || defined   (  __GNUC__  )
X#if 1L || 0L
N/* ARM & GNUCompiler 
N   ---------------- 
N*/
N#define __NOINLINE __attribute__ ( (noinline) )
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S*/
S#define __NOINLINE _Pragma("optimize = no_inline")
S
N#endif
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* ___STM32F1xx_HAL_DEF */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 48 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCC
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup RCC_Exported_Types RCC Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  RCC PLL configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t PLLState;      /*!< PLLState: The new state of the PLL.
N                              This parameter can be a value of @ref RCC_PLL_Config */
N
N  uint32_t PLLSource;     /*!< PLLSource: PLL entry clock source.
N                              This parameter must be a value of @ref RCC_PLL_Clock_Source */          
N
N  uint32_t PLLMUL;        /*!< PLLMUL: Multiplication factor for PLL VCO input clock
N                              This parameter must be a value of @ref RCCEx_PLL_Multiplication_Factor */
N} RCC_PLLInitTypeDef;
N   
N/**
N  * @brief  RCC System, AHB and APB busses clock configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t ClockType;             /*!< The clock to be configured.
N                                       This parameter can be a value of @ref RCC_System_Clock_Type */
N
N  uint32_t SYSCLKSource;          /*!< The clock source (SYSCLKS) used as system clock.
N                                       This parameter can be a value of @ref RCC_System_Clock_Source */
N
N  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
N                                       This parameter can be a value of @ref RCC_AHB_Clock_Source */
N
N  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N
N  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N} RCC_ClkInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RCC_Exported_Constants RCC Exported Constants
N  * @{
N  */
N
N/** @defgroup RCC_PLL_Clock_Source PLL Clock Source
N  * @{
N  */
N
N#define RCC_PLLSOURCE_HSI_DIV2      0x00000000U     /*!< HSI clock divided by 2 selected as PLL entry clock source */
N#define RCC_PLLSOURCE_HSE           RCC_CFGR_PLLSRC            /*!< HSE clock selected as PLL entry clock source */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Oscillator_Type Oscillator Type
N  * @{
N  */
N#define RCC_OSCILLATORTYPE_NONE            0x00000000U
N#define RCC_OSCILLATORTYPE_HSE             0x00000001U
N#define RCC_OSCILLATORTYPE_HSI             0x00000002U
N#define RCC_OSCILLATORTYPE_LSE             0x00000004U
N#define RCC_OSCILLATORTYPE_LSI             0x00000008U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Config HSE Config
N  * @{
N  */
N#define RCC_HSE_OFF                      0x00000000U                                /*!< HSE clock deactivation */
N#define RCC_HSE_ON                       RCC_CR_HSEON                               /*!< HSE clock activation */
N#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) /*!< External clock source for HSE clock */
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Config LSE Config
N  * @{
N  */
N#define RCC_LSE_OFF                      0x00000000U                                    /*!< LSE clock deactivation */
N#define RCC_LSE_ON                       RCC_BDCR_LSEON                                 /*!< LSE clock activation */
N#define RCC_LSE_BYPASS                   ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) /*!< External clock source for LSE clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Config HSI Config
N  * @{
N  */
N#define RCC_HSI_OFF                      0x00000000U                      /*!< HSI clock deactivation */
N#define RCC_HSI_ON                       RCC_CR_HSION                     /*!< HSI clock activation */
N
N#define RCC_HSICALIBRATION_DEFAULT       0x10U         /* Default HSI calibration trimming value */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Config LSI Config
N  * @{
N  */
N#define RCC_LSI_OFF                      0x00000000U              /*!< LSI clock deactivation */
N#define RCC_LSI_ON                       RCC_CSR_LSION            /*!< LSI clock activation */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Config PLL Config
N  * @{
N  */
N#define RCC_PLL_NONE                      0x00000000U  /*!< PLL is not configured */
N#define RCC_PLL_OFF                       0x00000001U  /*!< PLL deactivation */
N#define RCC_PLL_ON                        0x00000002U  /*!< PLL activation */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Type System Clock Type
N  * @{
N  */
N#define RCC_CLOCKTYPE_SYSCLK             0x00000001U /*!< SYSCLK to configure */
N#define RCC_CLOCKTYPE_HCLK               0x00000002U /*!< HCLK to configure */
N#define RCC_CLOCKTYPE_PCLK1              0x00000004U /*!< PCLK1 to configure */
N#define RCC_CLOCKTYPE_PCLK2              0x00000008U /*!< PCLK2 to configure */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source System Clock Source
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI /*!< HSI selected as system clock */
N#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE /*!< HSE selected as system clock */
N#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL /*!< PLL selected as system clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI            /*!< HSI used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE            /*!< HSE used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL            /*!< PLL used as system clock */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB_Clock_Source AHB Clock Source
N  * @{
N  */
N#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
N#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
N#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
N#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
N#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
N#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
N#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
N#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
N#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
N
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_APB1_APB2_Clock_Source APB1 APB2 Clock Source
N  * @{
N  */
N#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
N#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
N#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
N#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
N#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_RTC_Clock_Source RTC Clock Source
N  * @{
N  */
N#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U                 /*!< No clock */
N#define RCC_RTCCLKSOURCE_LSE             RCC_BDCR_RTCSEL_LSE                  /*!< LSE oscillator clock used as RTC clock */
N#define RCC_RTCCLKSOURCE_LSI             RCC_BDCR_RTCSEL_LSI                  /*!< LSI oscillator clock used as RTC clock */
N#define RCC_RTCCLKSOURCE_HSE_DIV128      RCC_BDCR_RTCSEL_HSE                    /*!< HSE oscillator clock divided by 128 used as RTC clock */
N/**
N  * @}
N  */
N
N
N/** @defgroup RCC_MCO_Index MCO Index
N  * @{
N  */
N#define RCC_MCO1                         0x00000000U
N#define RCC_MCO                          RCC_MCO1               /*!< MCO1 to be compliant with other families with 2 MCOs*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_MCOx_Clock_Prescaler MCO Clock Prescaler
N  * @{
N  */
N#define RCC_MCODIV_1                    0x00000000U
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Interrupt Interrupts
N  * @{
N  */
N#define RCC_IT_LSIRDY                    ((uint8_t)RCC_CIR_LSIRDYF)   /*!< LSI Ready Interrupt flag */
N#define RCC_IT_LSERDY                    ((uint8_t)RCC_CIR_LSERDYF)   /*!< LSE Ready Interrupt flag */
N#define RCC_IT_HSIRDY                    ((uint8_t)RCC_CIR_HSIRDYF)   /*!< HSI Ready Interrupt flag */
N#define RCC_IT_HSERDY                    ((uint8_t)RCC_CIR_HSERDYF)   /*!< HSE Ready Interrupt flag */
N#define RCC_IT_PLLRDY                    ((uint8_t)RCC_CIR_PLLRDYF)   /*!< PLL Ready Interrupt flag */
N#define RCC_IT_CSS                       ((uint8_t)RCC_CIR_CSSF)      /*!< Clock Security System Interrupt flag */
N/**
N  * @}
N  */ 
N  
N/** @defgroup RCC_Flag Flags
N  *        Elements values convention: XXXYYYYYb
N  *           - YYYYY  : Flag position in the register
N  *           - XXX  : Register index
N  *                 - 001: CR register
N  *                 - 010: BDCR register
N  *                 - 011: CSR register
N  * @{
N  */
N/* Flags in the CR register */
N#define RCC_FLAG_HSIRDY                  ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos)) /*!< Internal High Speed clock ready flag */
N#define RCC_FLAG_HSERDY                  ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos)) /*!< External High Speed clock ready flag */
N#define RCC_FLAG_PLLRDY                  ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos)) /*!< PLL clock ready flag */
N
N/* Flags in the CSR register */
N#define RCC_FLAG_LSIRDY                  ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LSIRDY_Pos))   /*!< Internal Low Speed oscillator Ready */
N#define RCC_FLAG_PINRST                  ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos))  /*!< PIN reset flag */
N#define RCC_FLAG_PORRST                  ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_PORRSTF_Pos))  /*!< POR/PDR reset flag */
N#define RCC_FLAG_SFTRST                  ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos))  /*!< Software Reset flag */
N#define RCC_FLAG_IWDGRST                 ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos)) /*!< Independent Watchdog reset flag */
N#define RCC_FLAG_WWDGRST                 ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos)) /*!< Window watchdog reset flag */
N#define RCC_FLAG_LPWRRST                 ((uint8_t)((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos)) /*!< Low-Power reset flag */
N
N/* Flags in the BDCR register */
N#define RCC_FLAG_LSERDY                  ((uint8_t)((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos)) /*!< External Low Speed oscillator Ready */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup RCC_Exported_Macros RCC Exported Macros
N  * @{
N  */
N
N/** @defgroup RCC_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.   
N  * @{
N  */
N#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_DMA1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_SRAM_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SRAM_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SRAMEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_FLITF_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_FLITF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLITFEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_CRC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);                                                                                 tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_DMA1_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_DMA1EN))
N#define __HAL_RCC_SRAM_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_SRAMEN))
N#define __HAL_RCC_FLITF_CLK_DISABLE()     (RCC->AHBENR &= ~(RCC_AHBENR_FLITFEN))
N#define __HAL_RCC_CRC_CLK_DISABLE()       (RCC->AHBENR &= ~(RCC_AHBENR_CRCEN))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB_Peripheral_Clock_Enable_Disable_Status AHB Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_DMA1_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) != RESET)
N#define __HAL_RCC_DMA1_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_DMA1EN)) == RESET)
N#define __HAL_RCC_SRAM_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) != RESET)
N#define __HAL_RCC_SRAM_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_SRAMEN)) == RESET)
N#define __HAL_RCC_FLITF_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) != RESET)
N#define __HAL_RCC_FLITF_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_FLITFEN)) == RESET)
N#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) != RESET)
N#define __HAL_RCC_CRC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_CRCEN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it. 
N  * @{   
N  */
N#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_WWDG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_USART2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_USART2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_I2C1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_BKP_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_BKP_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_PWR_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_PWR_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                                                                 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM2_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
N#define __HAL_RCC_TIM3_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
N#define __HAL_RCC_WWDG_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
N#define __HAL_RCC_USART2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
N#define __HAL_RCC_I2C1_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
N
N#define __HAL_RCC_BKP_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_BKPEN))
N#define __HAL_RCC_PWR_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_TIM2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
N#define __HAL_RCC_TIM2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
N#define __HAL_RCC_TIM3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
N#define __HAL_RCC_TIM3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
N#define __HAL_RCC_WWDG_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
N#define __HAL_RCC_WWDG_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
N#define __HAL_RCC_USART2_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
N#define __HAL_RCC_USART2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
N#define __HAL_RCC_I2C1_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
N#define __HAL_RCC_I2C1_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
N#define __HAL_RCC_BKP_IS_CLK_ENABLED()        ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) != RESET)
N#define __HAL_RCC_BKP_IS_CLK_DISABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_BKPEN)) == RESET)
N#define __HAL_RCC_PWR_IS_CLK_ENABLED()        ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
N#define __HAL_RCC_PWR_IS_CLK_DISABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{   
N  */
N#define __HAL_RCC_AFIO_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_AFIO_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOA_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOB_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_ADC1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SPI1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_USART1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */\
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_USART1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                                                                 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_AFIO_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_AFIOEN))
N#define __HAL_RCC_GPIOA_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPAEN))
N#define __HAL_RCC_GPIOB_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPBEN))
N#define __HAL_RCC_GPIOC_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPCEN))
N#define __HAL_RCC_GPIOD_CLK_DISABLE()     (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPDEN))
N#define __HAL_RCC_ADC1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
N
N#define __HAL_RCC_TIM1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
N#define __HAL_RCC_SPI1_CLK_DISABLE()      (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
N#define __HAL_RCC_USART1_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
N
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#define __HAL_RCC_AFIO_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) != RESET)
N#define __HAL_RCC_AFIO_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_AFIOEN)) == RESET)
N#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) != RESET)
N#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_IOPAEN)) == RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) != RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_IOPBEN)) == RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) != RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_IOPCEN)) == RESET)
N#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) != RESET)
N#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_IOPDEN)) == RESET)
N#define __HAL_RCC_ADC1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)
N#define __HAL_RCC_ADC1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)
N#define __HAL_RCC_TIM1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)
N#define __HAL_RCC_TIM1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)
N#define __HAL_RCC_SPI1_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)
N#define __HAL_RCC_SPI1_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)
N#define __HAL_RCC_USART1_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)
N#define __HAL_RCC_USART1_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset
N  * @brief  Force or release APB1 peripheral reset.
N  * @{   
N  */
N#define __HAL_RCC_APB1_FORCE_RESET()       (RCC->APB2RSTR = 0xFFFFFFFFU)  
N#define __HAL_RCC_TIM2_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_WWDG_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_USART2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))
N
N#define __HAL_RCC_BKP_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_BKPRST))
N#define __HAL_RCC_PWR_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))
N
N#define __HAL_RCC_APB1_RELEASE_RESET()      (RCC->APB1RSTR = 0x00)  
N#define __HAL_RCC_TIM2_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_WWDG_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_USART2_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
N
N#define __HAL_RCC_BKP_RELEASE_RESET()        (RCC->APB1RSTR &= ~(RCC_APB1RSTR_BKPRST))
N#define __HAL_RCC_PWR_RELEASE_RESET()        (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset
N  * @brief  Force or release APB2 peripheral reset.
N  * @{   
N  */
N#define __HAL_RCC_APB2_FORCE_RESET()       (RCC->APB2RSTR = 0xFFFFFFFFU)  
N#define __HAL_RCC_AFIO_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_AFIORST))
N#define __HAL_RCC_GPIOA_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPARST))
N#define __HAL_RCC_GPIOB_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPBRST))
N#define __HAL_RCC_GPIOC_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPCRST))
N#define __HAL_RCC_GPIOD_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPDRST))
N#define __HAL_RCC_ADC1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC1RST))
N
N#define __HAL_RCC_TIM1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_SPI1_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_USART1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))
N
N#define __HAL_RCC_APB2_RELEASE_RESET()      (RCC->APB2RSTR = 0x00)  
N#define __HAL_RCC_AFIO_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_AFIORST))
N#define __HAL_RCC_GPIOA_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPARST))
N#define __HAL_RCC_GPIOB_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPBRST))
N#define __HAL_RCC_GPIOC_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPCRST))
N#define __HAL_RCC_GPIOD_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPDRST))
N#define __HAL_RCC_ADC1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC1RST))
N
N#define __HAL_RCC_TIM1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_SPI1_RELEASE_RESET()       (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_USART1_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Configuration HSI Configuration
N  * @{   
N  */
N
N/** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).
N  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
N  * @note   HSI can not be stopped if it is used as system clock source. In this case,
N  *         you have to select another source of the system clock then stop the HSI.  
N  * @note   After enabling the HSI, the application software should wait on HSIRDY
N  *         flag to be set indicating that HSI clock is stable and can be used as
N  *         system clock source.  
N  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
N  *         clock cycles.  
N  */
N#define __HAL_RCC_HSI_ENABLE()  (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)
N#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)
N
N/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
N  * @note   The calibration is used to compensate for the variations in voltage
N  *         and temperature that influence the frequency of the internal HSI RC.
N  * @param  _HSICALIBRATIONVALUE_ specifies the calibration trimming value.
N  *         (default is RCC_HSICALIBRATION_DEFAULT).
N  *         This parameter must be a number between 0 and 0x1F.
N  */  
N#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_) \
N          (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << RCC_CR_HSITRIM_Pos))
X#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_)           (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(_HSICALIBRATIONVALUE_) << RCC_CR_HSITRIM_Pos))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Configuration  LSI Configuration
N  * @{   
N  */
N
N/** @brief Macro to enable the Internal Low Speed oscillator (LSI).
N  * @note   After enabling the LSI, the application software should wait on 
N  *         LSIRDY flag to be set indicating that LSI clock is stable and can
N  *         be used to clock the IWDG and/or the RTC.
N  */
N#define __HAL_RCC_LSI_ENABLE()  (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)
N
N/** @brief Macro to disable the Internal Low Speed oscillator (LSI).
N  * @note   LSI can not be disabled if the IWDG is running.  
N  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
N  *         clock cycles. 
N  */
N#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Configuration HSE Configuration
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the External High Speed oscillator (HSE).
N  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
N  *         supported by this macro. User should request a transition to HSE Off
N  *         first and then HSE On or HSE Bypass.
N  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
N  *         software should wait on HSERDY flag to be set indicating that HSE clock
N  *         is stable and can be used to clock the PLL and/or system clock.
N  * @note   HSE state can not be changed if it is used directly or through the
N  *         PLL as system clock. In this case, you have to select another source
N  *         of the system clock then change the HSE state (ex. disable it).
N  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
N  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
N  *         was previously enabled you have to enable it again after calling this
N  *         function.
N  * @param  __STATE__ specifies the new state of the HSE.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_HSE_OFF turn OFF the HSE oscillator, HSERDY flag goes low after
N  *                              6 HSE oscillator clock cycles.
N  *            @arg @ref RCC_HSE_ON turn ON the HSE oscillator
N  *            @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock
N  */
N#define __HAL_RCC_HSE_CONFIG(__STATE__)                                     \
N                    do{                                                     \
N                      if ((__STATE__) == RCC_HSE_ON)                        \
N                      {                                                     \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);                     \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_HSE_OFF)                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                   \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                  \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_HSE_BYPASS)               \
N                      {                                                     \
N                        SET_BIT(RCC->CR, RCC_CR_HSEBYP);                    \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);                     \
N                      }                                                     \
N                      else                                                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                   \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                  \
N                      }                                                     \
N                    }while(0U)
X#define __HAL_RCC_HSE_CONFIG(__STATE__)                                                         do{                                                                           if ((__STATE__) == RCC_HSE_ON)                                              {                                                                             SET_BIT(RCC->CR, RCC_CR_HSEON);                                           }                                                                           else if ((__STATE__) == RCC_HSE_OFF)                                        {                                                                             CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                                           CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                                        }                                                                           else if ((__STATE__) == RCC_HSE_BYPASS)                                     {                                                                             SET_BIT(RCC->CR, RCC_CR_HSEBYP);                                            SET_BIT(RCC->CR, RCC_CR_HSEON);                                           }                                                                           else                                                                        {                                                                             CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                                           CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                                        }                                                                         }while(0U)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Configuration LSE Configuration
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the External Low Speed oscillator (LSE).
N  * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. 
N  * @note   As the LSE is in the Backup domain and write access is denied to
N  *         this domain after reset, you have to enable write access using 
N  *         @ref HAL_PWR_EnableBkUpAccess() function before to configure the LSE
N  *         (to be done once after reset).  
N  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
N  *         software should wait on LSERDY flag to be set indicating that LSE clock
N  *         is stable and can be used to clock the RTC.
N  * @param  __STATE__ specifies the new state of the LSE.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_LSE_OFF turn OFF the LSE oscillator, LSERDY flag goes low after
N  *                              6 LSE oscillator clock cycles.
N  *            @arg @ref RCC_LSE_ON turn ON the LSE oscillator.
N  *            @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock.
N  */
N#define __HAL_RCC_LSE_CONFIG(__STATE__)                                     \
N                    do{                                                     \
N                      if ((__STATE__) == RCC_LSE_ON)                        \
N                      {                                                     \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                   \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_LSE_OFF)                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                 \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                \
N                      }                                                     \
N                      else if ((__STATE__) == RCC_LSE_BYPASS)               \
N                      {                                                     \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                  \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                   \
N                      }                                                     \
N                      else                                                  \
N                      {                                                     \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                 \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                \
N                      }                                                     \
N                    }while(0U)
X#define __HAL_RCC_LSE_CONFIG(__STATE__)                                                         do{                                                                           if ((__STATE__) == RCC_LSE_ON)                                              {                                                                             SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         }                                                                           else if ((__STATE__) == RCC_LSE_OFF)                                        {                                                                             CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                      }                                                                           else if ((__STATE__) == RCC_LSE_BYPASS)                                     {                                                                             SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                          SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         }                                                                           else                                                                        {                                                                             CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                                         CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                                      }                                                                         }while(0U)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Configuration PLL Configuration
N  * @{   
N  */
N
N/** @brief Macro to enable the main PLL.
N  * @note   After enabling the main PLL, the application software should wait on 
N  *         PLLRDY flag to be set indicating that PLL clock is stable and can
N  *         be used as system clock source.
N  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
N  */
N#define __HAL_RCC_PLL_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)
N
N/** @brief Macro to disable the main PLL.
N  * @note   The main PLL can not be disabled if it is used as system clock source
N  */
N#define __HAL_RCC_PLL_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)
N
N/** @brief Macro to configure the main PLL clock source and multiplication factors.
N  * @note   This function must be used only when the main PLL is disabled.
N  *  
N  * @param  __RCC_PLLSOURCE__ specifies the PLL entry clock source.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL clock entry
N  *            @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry
N  * @param  __PLLMUL__ specifies the multiplication factor for PLL VCO output clock
N  *          This parameter can be one of the following values:
N  *             @arg @ref RCC_PLL_MUL4   PLLVCO = PLL clock entry x 4
N  *             @arg @ref RCC_PLL_MUL6   PLLVCO = PLL clock entry x 6
N  @if STM32F105xC
N  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5
N  @elseif STM32F107xC
N  *             @arg @ref RCC_PLL_MUL6_5 PLLVCO = PLL clock entry x 6.5
N  @else
N  *             @arg @ref RCC_PLL_MUL2   PLLVCO = PLL clock entry x 2
N  *             @arg @ref RCC_PLL_MUL3   PLLVCO = PLL clock entry x 3
N  *             @arg @ref RCC_PLL_MUL10  PLLVCO = PLL clock entry x 10
N  *             @arg @ref RCC_PLL_MUL11  PLLVCO = PLL clock entry x 11
N  *             @arg @ref RCC_PLL_MUL12  PLLVCO = PLL clock entry x 12
N  *             @arg @ref RCC_PLL_MUL13  PLLVCO = PLL clock entry x 13
N  *             @arg @ref RCC_PLL_MUL14  PLLVCO = PLL clock entry x 14
N  *             @arg @ref RCC_PLL_MUL15  PLLVCO = PLL clock entry x 15
N  *             @arg @ref RCC_PLL_MUL16  PLLVCO = PLL clock entry x 16
N  @endif
N  *             @arg @ref RCC_PLL_MUL8   PLLVCO = PLL clock entry x 8
N  *             @arg @ref RCC_PLL_MUL9   PLLVCO = PLL clock entry x 9
N  *   
N  */
N#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)\
N          MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))
X#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSOURCE__, __PLLMUL__)          MODIFY_REG(RCC->CFGR, (RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))
N
N/** @brief  Get oscillator clock selected as PLL input clock
N  * @retval The clock source used for PLL entry. The returned value can be one
N  *         of the following:
N  *             @arg @ref RCC_PLLSOURCE_HSI_DIV2 HSI oscillator clock selected as PLL input clock
N  *             @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL input clock
N  */
N#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC)))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Get_Clock_source Get Clock source
N  * @{   
N  */
N
N/**
N  * @brief  Macro to configure the system clock source.
N  * @param  __SYSCLKSOURCE__ specifies the system clock source.
N  *          This parameter can be one of the following values:
N  *              @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source.
N  *              @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source.
N  *              @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source.
N  */
N#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \
N                  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
X#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__))
N
N/** @brief  Macro to get the clock source used as system clock.
N  * @retval The clock source used as system clock. The returned value can be one
N  *         of the following:
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock
N  *             @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock
N  */
N#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS)))
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config
N  * @{   
N  */ 
N
N#if   defined(RCC_CFGR_MCO_3)
X#if   0L
S/** @brief  Macro to configure the MCO clock.
S  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
S  *         This parameter can be one of the following values:
S  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK      No clock selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_SYSCLK       System clock (SYSCLK) selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_HSI          HSI selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_HSE          HSE selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected (for Ethernet) as MCO clock
S  *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected (for Ethernet) as MCO clock
S  * @param  __MCODIV__ specifies the MCO clock prescaler.
S  *         This parameter can be one of the following values:
S  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source
S  */
N#else
N/** @brief  Macro to configure the MCO clock.
N  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK No clock selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_SYSCLK  System clock (SYSCLK) selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_HSI HSI selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_HSE HSE selected as MCO clock
N  *            @arg @ref RCC_MCO1SOURCE_PLLCLK  PLL clock divided by 2 selected as MCO clock
N  * @param  __MCODIV__ specifies the MCO clock prescaler.
N  *         This parameter can be one of the following values:
N  *            @arg @ref RCC_MCODIV_1 No division applied on MCO clock source
N  */
N#endif
N
N#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
N                 MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))
X#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__)                  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, (__MCOCLKSOURCE__))
N
N
N/**
N  * @}
N  */
N
N  /** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration
N  * @{   
N  */
N
N/** @brief Macro to configure the RTC clock (RTCCLK).
N  * @note   As the RTC clock configuration bits are in the Backup domain and write
N  *         access is denied to this domain after reset, you have to enable write
N  *         access using the Power Backup Access macro before to configure
N  *         the RTC clock source (to be done once after reset).    
N  * @note   Once the RTC clock is configured it can't be changed unless the  
N  *         Backup domain is reset using @ref __HAL_RCC_BACKUPRESET_FORCE() macro, or by
N  *         a Power On Reset (POR).
N  *
N  * @param  __RTC_CLKSOURCE__ specifies the RTC clock source.
N  *          This parameter can be one of the following values:
N  *             @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
N  *             @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock
N  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
N  *         work in STOP and STANDBY modes, and can be used as wakeup source.
N  *         However, when the HSE clock is used as RTC clock source, the RTC
N  *         cannot be used in STOP and STANDBY modes.    
N  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
N  *         RTC clock source).
N  */
N#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))
N                                                   
N/** @brief Macro to get the RTC clock source.
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIV128 HSE divided by 128 selected as RTC clock
N  */
N#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
N
N/** @brief Macro to enable the the RTC clock.
N  * @note   These macros must be used only after the RTC clock source was selected.
N  */
N#define __HAL_RCC_RTC_ENABLE()          (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
N
N/** @brief Macro to disable the the RTC clock.
N  * @note  These macros must be used only after the RTC clock source was selected.
N  */
N#define __HAL_RCC_RTC_DISABLE()         (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
N
N/** @brief  Macro to force the Backup domain reset.
N  * @note   This function resets the RTC peripheral (including the backup registers)
N  *         and the RTC clock source selection in RCC_BDCR register.
N  */
N#define __HAL_RCC_BACKUPRESET_FORCE()   (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
N
N/** @brief  Macros to release the Backup domain reset.
N  */
N#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
N  * @brief macros to manage the specified RCC Flags and interrupts.
N  * @{
N  */
N
N/** @brief Enable RCC interrupt.
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
N  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  */
N#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))
N
N/** @brief Disable RCC interrupt.
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt
N  *            @arg @ref RCC_IT_PLLRDY main PLL ready interrupt
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  */
N#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))
N
N/** @brief Clear the RCC's interrupt pending bits.
N  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.
N  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  *            @arg @ref RCC_IT_CSS Clock Security System interrupt
N  */
N#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))
N
N/** @brief Check the RCC's interrupt has occurred or not.
N  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_IT_LSIRDY LSI ready interrupt.
N  *            @arg @ref RCC_IT_LSERDY LSE ready interrupt.
N  *            @arg @ref RCC_IT_HSIRDY HSI ready interrupt.
N  *            @arg @ref RCC_IT_HSERDY HSE ready interrupt.
N  *            @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt.
N  @if STM32F105xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_IT_PLL2RDY Main PLL2 ready interrupt.
N  *            @arg @ref RCC_IT_PLLI2S2RDY Main PLLI2S ready interrupt.
N  @endif
N  *            @arg @ref RCC_IT_CSS Clock Security System interrupt
N  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
N  */
N#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))
N
N/** @brief Set RMVF bit to clear the reset flags.
N  *         The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
N  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
N  */
N#define __HAL_RCC_CLEAR_RESET_FLAGS() (*(__IO uint32_t *)RCC_CSR_RMVF_BB = ENABLE)
N
N/** @brief  Check RCC flag is set or not.
N  * @param  __FLAG__ specifies the flag to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready.
N  *            @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready.
N  *            @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready.
N  @if STM32F105xx
N  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.
N  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.
N  @elsif STM32F107xx
N  *            @arg @ref RCC_FLAG_PLL2RDY Main PLL2 clock ready.
N  *            @arg @ref RCC_FLAG_PLLI2SRDY Main PLLI2S clock ready.
N  @endif
N  *            @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready.
N  *            @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready.
N  *            @arg @ref RCC_FLAG_PINRST  Pin reset.
N  *            @arg @ref RCC_FLAG_PORRST  POR/PDR reset.
N  *            @arg @ref RCC_FLAG_SFTRST  Software reset.
N  *            @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset.
N  *            @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset.
N  *            @arg @ref RCC_FLAG_LPWRRST Low Power reset.
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5U) == CR_REG_INDEX)?   RCC->CR   : \
N                                      ((((__FLAG__) >> 5U) == BDCR_REG_INDEX)? RCC->BDCR : \
N                                                                              RCC->CSR)) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))
X#define __HAL_RCC_GET_FLAG(__FLAG__) (((((__FLAG__) >> 5U) == CR_REG_INDEX)?   RCC->CR   :                                       ((((__FLAG__) >> 5U) == BDCR_REG_INDEX)? RCC->BDCR :                                                                               RCC->CSR)) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Include RCC HAL Extension module */
N#include "stm32f1xx_hal_rcc_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_rcc_ex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of RCC HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_RCC_EX_H
N#define __STM32F1xx_HAL_RCC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCCEx
N  * @{
N  */ 
N
N/** @addtogroup RCCEx_Private_Constants
N * @{
N */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/* Alias word address of PLLI2SON bit */
S#define PLLI2SON_BITNUMBER           RCC_CR_PLL3ON_Pos
S#define RCC_CR_PLLI2SON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLLI2SON_BITNUMBER * 4U)))
S/* Alias word address of PLL2ON bit */
S#define PLL2ON_BITNUMBER             RCC_CR_PLL2ON_Pos
S#define RCC_CR_PLL2ON_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLL2ON_BITNUMBER * 4U)))
S
S#define PLLI2S_TIMEOUT_VALUE         100U  /* 100 ms */
S#define PLL2_TIMEOUT_VALUE           100U  /* 100 ms */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N
N#define CR_REG_INDEX                 ((uint8_t)1)    
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCCEx_Private_Macros
N * @{
N */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) || \
S                                           ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))
X#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) ||                                            ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) || \
S                                    ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))
X#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) ||                                     ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))
S
N#else
N#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2))
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) || \
S                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) || \
S                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) || \
S                                 ((__MUL__) == RCC_PLL_MUL6_5))
X#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) ||                                  ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) ||                                  ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) ||                                  ((__MUL__) == RCC_PLL_MUL6_5))
S
S#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE) \
S                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
X#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
S
N#else
N#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  || \
N                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  || \
N                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  || \
N                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  || \
N                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) || \
N                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) || \
N                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) || \
N                                 ((__MUL__) == RCC_PLL_MUL16))
X#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  ||                                  ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  ||                                  ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  ||                                  ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  ||                                  ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) ||                                  ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) ||                                  ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) ||                                  ((__MUL__) == RCC_PLL_MUL16))
N
N#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \
N                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \
N                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
X#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK)                                     || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))
N
N#endif /* STM32F105xC || STM32F107xC*/
N
N#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   || \
N                                          ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))
X#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   ||                                           ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLLI2S_VCO))
S
S#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S3CLKSOURCE_PLLI2S_VCO))
S
S#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV2)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV3))
S
S#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  || \
S                                    ((__MUL__) == RCC_PLLI2S_MUL20))
X#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  ||                                     ((__MUL__) == RCC_PLLI2S_MUL20))
S
S#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) || \
S                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))
X#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) ||                                      ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))
S
S#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) || \
S                              ((__PLL__) == RCC_PLL2_ON))
X#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) ||                               ((__PLL__) == RCC_PLL2_ON))
S
S#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  || \
S                                  ((__MUL__) == RCC_PLL2_MUL20))
X#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  ||                                   ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  ||                                   ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  ||                                   ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  ||                                   ((__MUL__) == RCC_PLL2_MUL20))
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   || \
S                (((__SELECTION__) & RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))
S
N#elif defined(STM32F103xE) || defined(STM32F103xG)
X#elif 1L || 0L
N
N#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)
N
N#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)
N
N#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
N               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
N                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \
N                (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  || \
N                (((__SELECTION__) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   || \
N                (((__SELECTION__) & RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))
N
N
N#elif defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB)
X#elif defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || defined(STM32F103xB)
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))
S
S#else
S
S#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \
S               ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \
S                (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))
X#define IS_RCC_PERIPHCLOCK(__SELECTION__)                 ((((__SELECTION__) & RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  ||                 (((__SELECTION__) & RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))
S
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N
N#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV1_5))
N
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N
N/** @defgroup RCCEx_Exported_Types RCCEx Exported Types
N  * @{
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** 
S  * @brief  RCC PLL2 configuration structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLL2State;     /*!< The new state of the PLL2.
S                              This parameter can be a value of @ref RCCEx_PLL2_Config */
S
S  uint32_t PLL2MUL;         /*!< PLL2MUL: Multiplication factor for PLL2 VCO input clock
S                              This parameter must be a value of @ref RCCEx_PLL2_Multiplication_Factor*/        
S
S#if defined(STM32F105xC) || defined(STM32F107xC)
S  uint32_t HSEPrediv2Value;       /*!<  The Prediv2 factor value.
S                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */
S
S#endif /* STM32F105xC || STM32F107xC */
S} RCC_PLL2InitTypeDef;
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** 
N  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition  
N  */
Ntypedef struct
N{
N  uint32_t OscillatorType;       /*!< The oscillators to be configured.
N                                       This parameter can be a value of @ref RCC_Oscillator_Type */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S  uint32_t Prediv1Source;       /*!<  The Prediv1 source value.
S                                       This parameter can be a value of @ref RCCEx_Prediv1_Source */
N#endif /* STM32F105xC || STM32F107xC */
N
N  uint32_t HSEState;              /*!< The new state of the HSE.
N                                       This parameter can be a value of @ref RCC_HSE_Config */
N                          
N  uint32_t HSEPredivValue;       /*!<  The Prediv1 factor value (named PREDIV1 or PLLXTPRE in RM)
N                                       This parameter can be a value of @ref RCCEx_Prediv1_Factor */
N
N  uint32_t LSEState;              /*!<  The new state of the LSE.
N                                        This parameter can be a value of @ref RCC_LSE_Config */
N                                          
N  uint32_t HSIState;              /*!< The new state of the HSI.
N                                       This parameter can be a value of @ref RCC_HSI_Config */
N
N  uint32_t HSICalibrationValue;   /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
N                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
N                               
N  uint32_t LSIState;              /*!<  The new state of the LSI.
N                                        This parameter can be a value of @ref RCC_LSI_Config */
N
N  RCC_PLLInitTypeDef PLL;         /*!< PLL structure parameters */      
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S  RCC_PLL2InitTypeDef PLL2;         /*!< PLL2 structure parameters */      
N#endif /* STM32F105xC || STM32F107xC */
N} RCC_OscInitTypeDef;
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** 
S  * @brief  RCC PLLI2S configuration structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLI2SMUL;         /*!< PLLI2SMUL: Multiplication factor for PLLI2S VCO input clock
S                              This parameter must be a value of @ref RCCEx_PLLI2S_Multiplication_Factor*/        
S
S#if defined(STM32F105xC) || defined(STM32F107xC)
S  uint32_t HSEPrediv2Value;       /*!<  The Prediv2 factor value.
S                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */
S
S#endif /* STM32F105xC || STM32F107xC */
S} RCC_PLLI2SInitTypeDef;
N#endif /* STM32F105xC || STM32F107xC */
N
N/** 
N  * @brief  RCC extended clocks structure definition  
N  */
Ntypedef struct
N{
N  uint32_t PeriphClockSelection;      /*!< The Extended Clock to be configured.
N                                       This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
N
N  uint32_t RTCClockSelection;         /*!< specifies the RTC clock source.
N                                       This parameter can be a value of @ref RCC_RTC_Clock_Source */
N
N  uint32_t AdcClockSelection;         /*!< ADC clock source      
N                                       This parameter can be a value of @ref RCCEx_ADC_Prescaler */
N
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 1L || 0L || 0L || 0L
N  uint32_t I2s2ClockSelection;         /*!< I2S2 clock source
N                                       This parameter can be a value of @ref RCCEx_I2S2_Clock_Source */
N
N  uint32_t I2s3ClockSelection;         /*!< I2S3 clock source
N                                       This parameter can be a value of @ref RCCEx_I2S3_Clock_Source */
N  
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S2 or I2S3 */
S
N#endif /* STM32F105xC || STM32F107xC */
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N  uint32_t UsbClockSelection;         /*!< USB clock source      
N                                       This parameter can be a value of @ref RCCEx_USB_Prescaler */
N
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N} RCC_PeriphCLKInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
N  * @{
N  */
N
N/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection
N  * @{
N  */
N#define RCC_PERIPHCLK_RTC           0x00000001U
N#define RCC_PERIPHCLK_ADC           0x00000002U
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 1L || 0L || 0L || 0L
N#define RCC_PERIPHCLK_I2S2          0x00000004U
N#define RCC_PERIPHCLK_I2S3          0x00000008U
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define RCC_PERIPHCLK_USB          0x00000010U
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_ADC_Prescaler ADC Prescaler
N  * @{
N  */
N#define RCC_ADCPCLK2_DIV2              RCC_CFGR_ADCPRE_DIV2
N#define RCC_ADCPCLK2_DIV4              RCC_CFGR_ADCPRE_DIV4
N#define RCC_ADCPCLK2_DIV6              RCC_CFGR_ADCPRE_DIV6
N#define RCC_ADCPCLK2_DIV8              RCC_CFGR_ADCPRE_DIV8
N
N/**
N  * @}
N  */
N
N#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 1L || 0L || 0L || 0L
N/** @defgroup RCCEx_I2S2_Clock_Source I2S2 Clock Source
N  * @{
N  */
N#define RCC_I2S2CLKSOURCE_SYSCLK              0x00000000U
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_I2S2CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S2SRC
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_I2S3_Clock_Source I2S3 Clock Source
N  * @{
N  */
N#define RCC_I2S3CLKSOURCE_SYSCLK              0x00000000U
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_I2S3CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S3SRC
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N
N/** @defgroup RCCEx_USB_Prescaler USB Prescaler
N  * @{
N  */
N#define RCC_USBCLKSOURCE_PLL              RCC_CFGR_USBPRE
N#define RCC_USBCLKSOURCE_PLL_DIV1_5       0x00000000U
N
N/**
N  * @}
N  */
N
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_USB_Prescaler USB Prescaler
S  * @{
S  */
S#define RCC_USBCLKSOURCE_PLL_DIV2              RCC_CFGR_OTGFSPRE
S#define RCC_USBCLKSOURCE_PLL_DIV3              0x00000000U
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLLI2S_Multiplication_Factor PLLI2S Multiplication Factor
S  * @{
S  */
S
S#define RCC_PLLI2S_MUL8                   RCC_CFGR2_PLL3MUL8   /*!< PLLI2S input clock * 8 */
S#define RCC_PLLI2S_MUL9                   RCC_CFGR2_PLL3MUL9   /*!< PLLI2S input clock * 9 */
S#define RCC_PLLI2S_MUL10                  RCC_CFGR2_PLL3MUL10  /*!< PLLI2S input clock * 10 */
S#define RCC_PLLI2S_MUL11                  RCC_CFGR2_PLL3MUL11  /*!< PLLI2S input clock * 11 */
S#define RCC_PLLI2S_MUL12                  RCC_CFGR2_PLL3MUL12  /*!< PLLI2S input clock * 12 */
S#define RCC_PLLI2S_MUL13                  RCC_CFGR2_PLL3MUL13  /*!< PLLI2S input clock * 13 */
S#define RCC_PLLI2S_MUL14                  RCC_CFGR2_PLL3MUL14  /*!< PLLI2S input clock * 14 */
S#define RCC_PLLI2S_MUL16                  RCC_CFGR2_PLL3MUL16  /*!< PLLI2S input clock * 16 */
S#define RCC_PLLI2S_MUL20                  RCC_CFGR2_PLL3MUL20  /*!< PLLI2S input clock * 20 */
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Prediv1_Source Prediv1 Source
S  * @{
S  */
S
S#define RCC_PREDIV1_SOURCE_HSE           RCC_CFGR2_PREDIV1SRC_HSE
S#define RCC_PREDIV1_SOURCE_PLL2          RCC_CFGR2_PREDIV1SRC_PLL2
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_Prediv1_Factor HSE Prediv1 Factor
N  * @{
N  */
N
N#define RCC_HSE_PREDIV_DIV1              0x00000000U
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S#define RCC_HSE_PREDIV_DIV2              RCC_CFGR2_PREDIV1_DIV2
S#define RCC_HSE_PREDIV_DIV3              RCC_CFGR2_PREDIV1_DIV3
S#define RCC_HSE_PREDIV_DIV4              RCC_CFGR2_PREDIV1_DIV4
S#define RCC_HSE_PREDIV_DIV5              RCC_CFGR2_PREDIV1_DIV5
S#define RCC_HSE_PREDIV_DIV6              RCC_CFGR2_PREDIV1_DIV6
S#define RCC_HSE_PREDIV_DIV7              RCC_CFGR2_PREDIV1_DIV7
S#define RCC_HSE_PREDIV_DIV8              RCC_CFGR2_PREDIV1_DIV8
S#define RCC_HSE_PREDIV_DIV9              RCC_CFGR2_PREDIV1_DIV9
S#define RCC_HSE_PREDIV_DIV10             RCC_CFGR2_PREDIV1_DIV10
S#define RCC_HSE_PREDIV_DIV11             RCC_CFGR2_PREDIV1_DIV11
S#define RCC_HSE_PREDIV_DIV12             RCC_CFGR2_PREDIV1_DIV12
S#define RCC_HSE_PREDIV_DIV13             RCC_CFGR2_PREDIV1_DIV13
S#define RCC_HSE_PREDIV_DIV14             RCC_CFGR2_PREDIV1_DIV14
S#define RCC_HSE_PREDIV_DIV15             RCC_CFGR2_PREDIV1_DIV15
S#define RCC_HSE_PREDIV_DIV16             RCC_CFGR2_PREDIV1_DIV16
N#else
N#define RCC_HSE_PREDIV_DIV2              RCC_CFGR_PLLXTPRE
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Prediv2_Factor HSE Prediv2 Factor
S  * @{
S  */
S
S#define RCC_HSE_PREDIV2_DIV1                RCC_CFGR2_PREDIV2_DIV1   /*!< PREDIV2 input clock not divided */
S#define RCC_HSE_PREDIV2_DIV2                RCC_CFGR2_PREDIV2_DIV2   /*!< PREDIV2 input clock divided by 2 */
S#define RCC_HSE_PREDIV2_DIV3                RCC_CFGR2_PREDIV2_DIV3   /*!< PREDIV2 input clock divided by 3 */
S#define RCC_HSE_PREDIV2_DIV4                RCC_CFGR2_PREDIV2_DIV4   /*!< PREDIV2 input clock divided by 4 */
S#define RCC_HSE_PREDIV2_DIV5                RCC_CFGR2_PREDIV2_DIV5   /*!< PREDIV2 input clock divided by 5 */
S#define RCC_HSE_PREDIV2_DIV6                RCC_CFGR2_PREDIV2_DIV6   /*!< PREDIV2 input clock divided by 6 */
S#define RCC_HSE_PREDIV2_DIV7                RCC_CFGR2_PREDIV2_DIV7   /*!< PREDIV2 input clock divided by 7 */
S#define RCC_HSE_PREDIV2_DIV8                RCC_CFGR2_PREDIV2_DIV8   /*!< PREDIV2 input clock divided by 8 */
S#define RCC_HSE_PREDIV2_DIV9                RCC_CFGR2_PREDIV2_DIV9   /*!< PREDIV2 input clock divided by 9 */
S#define RCC_HSE_PREDIV2_DIV10               RCC_CFGR2_PREDIV2_DIV10  /*!< PREDIV2 input clock divided by 10 */
S#define RCC_HSE_PREDIV2_DIV11               RCC_CFGR2_PREDIV2_DIV11  /*!< PREDIV2 input clock divided by 11 */
S#define RCC_HSE_PREDIV2_DIV12               RCC_CFGR2_PREDIV2_DIV12  /*!< PREDIV2 input clock divided by 12 */
S#define RCC_HSE_PREDIV2_DIV13               RCC_CFGR2_PREDIV2_DIV13  /*!< PREDIV2 input clock divided by 13 */
S#define RCC_HSE_PREDIV2_DIV14               RCC_CFGR2_PREDIV2_DIV14  /*!< PREDIV2 input clock divided by 14 */
S#define RCC_HSE_PREDIV2_DIV15               RCC_CFGR2_PREDIV2_DIV15  /*!< PREDIV2 input clock divided by 15 */
S#define RCC_HSE_PREDIV2_DIV16               RCC_CFGR2_PREDIV2_DIV16  /*!< PREDIV2 input clock divided by 16 */
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLL2_Config PLL Config
S  * @{
S  */
S#define RCC_PLL2_NONE                      0x00000000U
S#define RCC_PLL2_OFF                       0x00000001U
S#define RCC_PLL2_ON                        0x00000002U
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_PLL2_Multiplication_Factor PLL2 Multiplication Factor
S  * @{
S  */
S
S#define RCC_PLL2_MUL8                   RCC_CFGR2_PLL2MUL8   /*!< PLL2 input clock * 8 */
S#define RCC_PLL2_MUL9                   RCC_CFGR2_PLL2MUL9   /*!< PLL2 input clock * 9 */
S#define RCC_PLL2_MUL10                  RCC_CFGR2_PLL2MUL10  /*!< PLL2 input clock * 10 */
S#define RCC_PLL2_MUL11                  RCC_CFGR2_PLL2MUL11  /*!< PLL2 input clock * 11 */
S#define RCC_PLL2_MUL12                  RCC_CFGR2_PLL2MUL12  /*!< PLL2 input clock * 12 */
S#define RCC_PLL2_MUL13                  RCC_CFGR2_PLL2MUL13  /*!< PLL2 input clock * 13 */
S#define RCC_PLL2_MUL14                  RCC_CFGR2_PLL2MUL14  /*!< PLL2 input clock * 14 */
S#define RCC_PLL2_MUL16                  RCC_CFGR2_PLL2MUL16  /*!< PLL2 input clock * 16 */
S#define RCC_PLL2_MUL20                  RCC_CFGR2_PLL2MUL20  /*!< PLL2 input clock * 20 */
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_PLL_Multiplication_Factor PLL Multiplication Factor
N  * @{
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
N#else
N#define RCC_PLL_MUL2                    RCC_CFGR_PLLMULL2
N#define RCC_PLL_MUL3                    RCC_CFGR_PLLMULL3
N#endif /* STM32F105xC || STM32F107xC */
N#define RCC_PLL_MUL4                    RCC_CFGR_PLLMULL4
N#define RCC_PLL_MUL5                    RCC_CFGR_PLLMULL5
N#define RCC_PLL_MUL6                    RCC_CFGR_PLLMULL6
N#define RCC_PLL_MUL7                    RCC_CFGR_PLLMULL7
N#define RCC_PLL_MUL8                    RCC_CFGR_PLLMULL8
N#define RCC_PLL_MUL9                    RCC_CFGR_PLLMULL9
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_PLL_MUL6_5                  RCC_CFGR_PLLMULL6_5
N#else
N#define RCC_PLL_MUL10                   RCC_CFGR_PLLMULL10
N#define RCC_PLL_MUL11                   RCC_CFGR_PLLMULL11
N#define RCC_PLL_MUL12                   RCC_CFGR_PLLMULL12
N#define RCC_PLL_MUL13                   RCC_CFGR_PLLMULL13
N#define RCC_PLL_MUL14                   RCC_CFGR_PLLMULL14
N#define RCC_PLL_MUL15                   RCC_CFGR_PLLMULL15
N#define RCC_PLL_MUL16                   RCC_CFGR_PLLMULL16
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_MCO1_Clock_Source MCO1 Clock Source
N  * @{
N  */
N#define RCC_MCO1SOURCE_NOCLOCK           ((uint32_t)RCC_CFGR_MCO_NOCLOCK)
N#define RCC_MCO1SOURCE_SYSCLK            ((uint32_t)RCC_CFGR_MCO_SYSCLK)
N#define RCC_MCO1SOURCE_HSI               ((uint32_t)RCC_CFGR_MCO_HSI)
N#define RCC_MCO1SOURCE_HSE               ((uint32_t)RCC_CFGR_MCO_HSE)
N#define RCC_MCO1SOURCE_PLLCLK            ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define RCC_MCO1SOURCE_PLL2CLK           ((uint32_t)RCC_CFGR_MCO_PLL2CLK)
S#define RCC_MCO1SOURCE_PLL3CLK_DIV2      ((uint32_t)RCC_CFGR_MCO_PLL3CLK_DIV2)
S#define RCC_MCO1SOURCE_EXT_HSE           ((uint32_t)RCC_CFGR_MCO_EXT_HSE)
S#define RCC_MCO1SOURCE_PLL3CLK           ((uint32_t)RCC_CFGR_MCO_PLL3CLK)
N#endif /* STM32F105xC || STM32F107xC*/
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Interrupt RCCEx Interrupt
S  * @{
S  */
S#define RCC_IT_PLL2RDY                   ((uint8_t)RCC_CIR_PLL2RDYF)
S#define RCC_IT_PLLI2SRDY                 ((uint8_t)RCC_CIR_PLL3RDYF)
S/**
S  * @}
S  */  
S
S/** @defgroup RCCEx_Flag RCCEx Flag
S  *        Elements values convention: 0XXYYYYYb
S  *           - YYYYY  : Flag position in the register
S  *           - XX  : Register index
S  *                 - 01: CR register
S  * @{
S  */
S/* Flags in the CR register */
S#define RCC_FLAG_PLL2RDY                  ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_PLL2RDY_Pos))
S#define RCC_FLAG_PLLI2SRDY                ((uint8_t)((CR_REG_INDEX << 5U) | RCC_CR_PLL3RDY_Pos))
S/**
S  * @}
S  */ 
N#endif /* STM32F105xC || STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
N * @{
N */
N
N/** @defgroup RCCEx_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.   
N  * @{
N  */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\
N || defined  (STM32F100xE)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_DMA2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_DMA2_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_DMA2EN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined  (STM32F100xE)
X#if 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_FSMC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FSMCEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_FSMC_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_FSMCEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 1L || 0L
N#define __HAL_RCC_SDIO_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N
N#define __HAL_RCC_SDIO_CLK_DISABLE()        (RCC->AHBENR &= ~(RCC_AHBENR_SDIOEN))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_OTGFSEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()       (RCC->AHBENR &= ~(RCC_AHBENR_OTGFSEN))
N#endif /* STM32F105xC || STM32F107xC*/
N
N#if defined(STM32F107xC)
X#if 0L
S#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACTXEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);                                                                                  tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_ETHMACRXEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_ETHMAC_CLK_DISABLE()      (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACEN))
S#define __HAL_RCC_ETHMACTX_CLK_DISABLE()    (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACTXEN))
S#define __HAL_RCC_ETHMACRX_CLK_DISABLE()    (RCC->AHBENR &= ~(RCC_AHBENR_ETHMACRXEN))
S
S/**
S  * @brief  Enable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \
S                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \
S                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
S                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
S                                      } while(0U)
X#define __HAL_RCC_ETH_CLK_ENABLE() do {                                                                             __HAL_RCC_ETHMAC_CLK_ENABLE();                                              __HAL_RCC_ETHMACTX_CLK_ENABLE();                                            __HAL_RCC_ETHMACRX_CLK_ENABLE();                                          } while(0U)
S/**
S  * @brief  Disable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \
S                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \
S                                        } while(0U)
X#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                                                                __HAL_RCC_ETHMACTX_CLK_DISABLE();                                              __HAL_RCC_ETHMACRX_CLK_DISABLE();                                              __HAL_RCC_ETHMAC_CLK_DISABLE();                                              } while(0U)
S                                     
N#endif /* STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\
N || defined  (STM32F100xE)
X#if 0L || 1L || 0L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_DMA2_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_DMA2EN)) != RESET)
N#define __HAL_RCC_DMA2_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_DMA2EN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined  (STM32F100xE)
X#if 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_FSMC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_FSMCEN)) != RESET)
N#define __HAL_RCC_FSMC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_FSMCEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 1L || 0L
N#define __HAL_RCC_SDIO_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_SDIOEN)) != RESET)
N#define __HAL_RCC_SDIO_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_SDIOEN)) == RESET)
N#endif /* STM32F103xE || STM32F103xG */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_OTGFSEN)) == RESET)
N#endif /* STM32F105xC || STM32F107xC*/
N#if defined(STM32F107xC)
X#if 0L
S#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACEN)) != RESET)
S#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACEN)) == RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACTXEN)) != RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACTXEN)) == RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()       ((RCC->AHBENR & (RCC_AHBENR_ETHMACRXEN)) != RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()      ((RCC->AHBENR & (RCC_AHBENR_ETHMACRXEN)) == RESET)
N#endif /* STM32F107xC*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it. 
N  * @{   
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L ||0L
N#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_CAN1_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SPI2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_USART3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_USART3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_I2C2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM4_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
N#define __HAL_RCC_SPI2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))
N#define __HAL_RCC_USART3_CLK_DISABLE()      (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
N#define __HAL_RCC_I2C2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_USB_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_USB_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USBEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_USB_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_USBEN))
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_UART4_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_UART5_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
N#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
N#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
N#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
N#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
N#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
N#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_CEC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CEC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S#define __HAL_RCC_CEC_CLK_DISABLE()         (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))
N#endif /* STM32F100xB || STM32F100xE */
N
N#ifdef STM32F100xE
S#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_UART4_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_UART5_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
S#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
N#endif /* STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_CAN2_CLK_DISABLE()        (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L ||0L
N#define __HAL_RCC_CAN1_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
N#define __HAL_RCC_CAN1_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
N#define __HAL_RCC_TIM4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
N#define __HAL_RCC_SPI2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
N#define __HAL_RCC_SPI2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
N#define __HAL_RCC_USART3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
N#define __HAL_RCC_USART3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
N#define __HAL_RCC_I2C2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
N#define __HAL_RCC_I2C2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_USB_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) != RESET)
N#define __HAL_RCC_USB_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_USBEN)) == RESET)
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
N#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
N#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
N#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
N#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
N#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
N#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
N#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
N#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
N#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
N#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
N#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
N#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
N#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
S#define __HAL_RCC_CEC_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)
S#define __HAL_RCC_CEC_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)
N#endif /* STM32F100xB || STM32F100xE */
N#ifdef STM32F100xE
S#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
S#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
S#define __HAL_RCC_CAN2_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
S#define __HAL_RCC_CAN2_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
N#endif /* STM32F100xE */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
N#endif /* STM32F105xC || STM32F107xC */
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{   
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_ADC2_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_ADC2_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM15_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM15EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM16_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM16EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM17_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM17EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM15_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM15EN))
S#define __HAL_RCC_TIM16_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM16EN))
S#define __HAL_RCC_TIM17_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM17EN))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOE_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPEEN))
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 1L || 0L || 0L
N#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPFEN))
N#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPGEN))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 1L || 0L
N#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_ADC3_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_TIM8_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
N#define __HAL_RCC_ADC3_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPFEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPGEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_IOPGEN))
N#endif /* STM32F100xE */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM9_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM11_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_TIM9_CLK_DISABLE()        (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_TIM11_CLK_DISABLE()       (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_ADC2_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
N#define __HAL_RCC_ADC2_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM15EN)) != RESET)
S#define __HAL_RCC_TIM15_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM15EN)) == RESET)
S#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM16EN)) != RESET)
S#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM16EN)) == RESET)
S#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM17EN)) != RESET)
S#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM17EN)) == RESET)
N#endif /* STM32F100xB || STM32F100xE */
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) != RESET)
N#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPEEN)) == RESET)
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 1L || 0L || 0L
N#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) != RESET)
N#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) == RESET)
N#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) != RESET)
N#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) == RESET)
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 1L || 0L
N#define __HAL_RCC_TIM8_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
N#define __HAL_RCC_TIM8_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
N#define __HAL_RCC_ADC3_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
N#define __HAL_RCC_ADC3_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
N#endif /* STM32F103xE || STM32F103xG */
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) != RESET)
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPFEN)) == RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) != RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_IOPGEN)) == RESET)
N#endif /* STM32F100xE */
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
S#define __HAL_RCC_TIM9_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
S#define __HAL_RCC_TIM11_IS_CLK_ENABLED()       ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)
S#define __HAL_RCC_TIM11_IS_CLK_DISABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_Peripheral_Clock_Force_Release Peripheral Clock Force Release
S  * @brief  Force or release AHB peripheral reset.
S  * @{
S  */  
S#define __HAL_RCC_AHB_FORCE_RESET()         (RCC->AHBRSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()       (RCC->AHBRSTR |= (RCC_AHBRSTR_OTGFSRST))
S#if defined(STM32F107xC)
S#define __HAL_RCC_ETHMAC_FORCE_RESET()      (RCC->AHBRSTR |= (RCC_AHBRSTR_ETHMACRST))
S#endif /* STM32F107xC */
S
S#define __HAL_RCC_AHB_RELEASE_RESET()       (RCC->AHBRSTR = 0x00)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()     (RCC->AHBRSTR &= ~(RCC_AHBRSTR_OTGFSRST))
S#if defined(STM32F107xC)
S#define __HAL_RCC_ETHMAC_RELEASE_RESET()    (RCC->AHBRSTR &= ~(RCC_AHBRSTR_ETHMACRST))
S#endif /* STM32F107xC */
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
N  * @brief  Force or release APB1 peripheral reset.
N  * @{   
N  */
N
N#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\
N || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)
X#if 0L || 0L || 1L || 0L || 0L ||0L
N#define __HAL_RCC_CAN1_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
N
N#define __HAL_RCC_CAN1_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
N#endif /* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\
N || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
N || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_TIM4_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART3_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_I2C2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))
N
N#define __HAL_RCC_TIM4_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_I2C2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))
N#endif /* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_USB_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_USBRST))
N#define __HAL_RCC_USB_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USBRST))
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 1L || 0L || 0L || 0L || 0L
N#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
N#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
N#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
N#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
N#define __HAL_RCC_UART4_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
N#define __HAL_RCC_UART5_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
N#define __HAL_RCC_DAC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
N
N#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
N#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
N#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
N#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
N#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
N#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
N#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F100xB) || defined  (STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_DAC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_CEC_FORCE_RESET()         (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))
S
S#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_CEC_RELEASE_RESET()       (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined  (STM32F100xE)
X#if 0L
S#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
S
S#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
S#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
N#endif /* STM32F100xE */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define __HAL_RCC_CAN2_FORCE_RESET()        (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
S
S#define __HAL_RCC_CAN2_RELEASE_RESET()      (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S
S#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
N#endif /* STM32F101xG || STM32F103xG */
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
N  * @brief  Force or release APB2 peripheral reset.
N  * @{   
N  */
N
N#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\
N || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\
N || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 0L || 1L || 0L
N#define __HAL_RCC_ADC2_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC2RST))
N
N#define __HAL_RCC_ADC2_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC2RST))
N#endif /* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xB) || defined(STM32F100xE)
X#if 0L || 0L
S#define __HAL_RCC_TIM15_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM15RST))
S#define __HAL_RCC_TIM16_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM16RST))
S#define __HAL_RCC_TIM17_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM17RST))
S
S#define __HAL_RCC_TIM15_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM15RST))
S#define __HAL_RCC_TIM16_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM16RST))
S#define __HAL_RCC_TIM17_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM17RST))
N#endif /* STM32F100xB || STM32F100xE */
N
N#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\
N || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\
N || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\
N || defined(STM32F107xC)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 1L || 0L || 0L || 0L
N#define __HAL_RCC_GPIOE_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPERST))
N
N#define __HAL_RCC_GPIOE_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPERST))
N#endif /* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */
N
N#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\
N || defined(STM32F103xG)
X#if 0L || 1L || 0L || 0L
N#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPFRST))
N#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPGRST))
N
N#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPFRST))
N#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPGRST))
N#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/
N
N#if defined(STM32F103xE) || defined(STM32F103xG)
X#if 1L || 0L
N#define __HAL_RCC_TIM8_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
N#define __HAL_RCC_ADC3_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_ADC3RST))
N
N#define __HAL_RCC_TIM8_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
N#define __HAL_RCC_ADC3_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADC3RST))
N#endif /* STM32F103xE || STM32F103xG */
N
N#if defined(STM32F100xE)
X#if 0L
S#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_IOPGRST))
S
S#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPGRST))
N#endif /* STM32F100xE */
N
N#if defined(STM32F101xG) || defined(STM32F103xG)
X#if 0L || 0L
S#define __HAL_RCC_TIM9_FORCE_RESET()        (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM11_FORCE_RESET()       (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))
S
S#define __HAL_RCC_TIM9_RELEASE_RESET()      (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM11_RELEASE_RESET()     (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))
N#endif /* STM32F101xG || STM32F103xG*/
N
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_HSE_Configuration HSE Configuration
N  * @{   
N  */ 
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S/**
S  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.
S  * @note   Predivision factor can not be changed if PLL is used as system clock
S  *         In this case, you have to select another source of the system clock, disable the PLL and
S  *         then change the HSE predivision factor.
S  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.
S  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV16.
S  */
S#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))
N#else
N/**
N  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.
N  * @note   Predivision factor can not be changed if PLL is used as system clock
N  *         In this case, you have to select another source of the system clock, disable the PLL and
N  *         then change the HSE predivision factor.
N  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.
N  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV2.
N  */
N#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \
N                  MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))
X#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__)                   MODIFY_REG(RCC->CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))
N
N#endif /* STM32F105xC || STM32F107xC */
N
N#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
N || defined(STM32F100xE)
X#if 0L || 0L || 0L || 0L
S/**
S  * @brief  Macro to get prediv1 factor for PLL.
S  */
S#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1)
S
N#else
N/**
N  * @brief  Macro to get prediv1 factor for PLL.
N  */
N#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE)
N
N#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @defgroup RCCEx_PLLI2S_Configuration PLLI2S Configuration
S  * @{   
S  */ 
S
S/** @brief Macros to enable the main PLLI2S.
S  * @note   After enabling the main PLLI2S, the application software should wait on 
S  *         PLLI2SRDY flag to be set indicating that PLLI2S clock is stable and can
S  *         be used as system clock source.
S  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLLI2S_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)
S
S/** @brief Macros to disable the main PLLI2S.
S  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLLI2S_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)
S
S/** @brief macros to configure the main PLLI2S multiplication factor.
S  * @note   This function must be used only when the main PLLI2S is disabled.
S  *  
S  * @param  __PLLI2SMUL__ specifies the multiplication factor for PLLI2S VCO output clock
S  *          This parameter can be one of the following values:
S  *             @arg @ref RCC_PLLI2S_MUL8 PLLI2SVCO = PLLI2S clock entry x 8
S  *             @arg @ref RCC_PLLI2S_MUL9 PLLI2SVCO = PLLI2S clock entry x 9
S  *             @arg @ref RCC_PLLI2S_MUL10 PLLI2SVCO = PLLI2S clock entry x 10
S  *             @arg @ref RCC_PLLI2S_MUL11 PLLI2SVCO = PLLI2S clock entry x 11
S  *             @arg @ref RCC_PLLI2S_MUL12 PLLI2SVCO = PLLI2S clock entry x 12
S  *             @arg @ref RCC_PLLI2S_MUL13 PLLI2SVCO = PLLI2S clock entry x 13
S  *             @arg @ref RCC_PLLI2S_MUL14 PLLI2SVCO = PLLI2S clock entry x 14
S  *             @arg @ref RCC_PLLI2S_MUL16 PLLI2SVCO = PLLI2S clock entry x 16
S  *             @arg @ref RCC_PLLI2S_MUL20 PLLI2SVCO = PLLI2S clock entry x 20
S  *   
S  */
S#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)\
S          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))
X#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @defgroup RCCEx_Peripheral_Configuration Peripheral Configuration
N  * @brief  Macros to configure clock source of different peripherals.
N  * @{
N  */  
N
N#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
N || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
X#if 0L || 0L || 0L || 0L || 1L || 0L
N/** @brief  Macro to configure the USB clock.
N  * @param  __USBCLKSOURCE__ specifies the USB clock source.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock
N  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock
N  */
N#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \
N                  MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))
X#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))
N
N/** @brief  Macro to get the USB clock (USBCLK).
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock
N  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock
N  */
N#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_USBPRE)))
N
N#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/** @brief  Macro to configure the USB OTSclock.
S  * @param  __USBCLKSOURCE__ specifies the USB clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock
S  */
S#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))
X#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))
S
S/** @brief  Macro to get the USB clock (USBCLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock
S  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock
S  */
S#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_OTGFSPRE)))
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/** @brief  Macro to configure the ADCx clock (x=1 to 3 depending on devices).
N  * @param  __ADCCLKSOURCE__ specifies the ADC clock source.
N  *          This parameter can be one of the following values:
N  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock
N  */
N#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) \
N                  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))
X#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__)                   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))
N
N/** @brief  Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices).
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock
N  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock
N  */
N#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_ADCPRE)))
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S
S/** @addtogroup RCCEx_HSE_Configuration
S  * @{   
S  */ 
S
S/**
S  * @brief  Macro to configure the PLL2 & PLLI2S Predivision factor.
S  * @note   Predivision factor can not be changed if PLL2 is used indirectly as system clock
S  *         In this case, you have to select another source of the system clock, disable the PLL2 and PLLI2S and
S  *         then change the PREDIV2 factor.
S  * @param  __HSE_PREDIV2_VALUE__ specifies the PREDIV2 value applied to PLL2 & PLLI2S.
S  *         This parameter must be a number between RCC_HSE_PREDIV2_DIV1 and RCC_HSE_PREDIV2_DIV16.
S  */
S#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))
X#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))
S                  
S/**
S  * @brief  Macro to get prediv2 factor for PLL2 & PLL3.
S  */
S#define __HAL_RCC_HSE_GET_PREDIV2() READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV2)
S
S/**
S  * @}
S  */
S
S/** @addtogroup RCCEx_PLLI2S_Configuration
S  * @{   
S  */ 
S
S/** @brief Macros to enable the main PLL2.
S  * @note   After enabling the main PLL2, the application software should wait on 
S  *         PLL2RDY flag to be set indicating that PLL2 clock is stable and can
S  *         be used as system clock source.
S  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLL2_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = ENABLE)
S
S/** @brief Macros to disable the main PLL2.
S  * @note   The main PLL2 can not be disabled if it is used indirectly as system clock source
S  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.
S  */
S#define __HAL_RCC_PLL2_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = DISABLE)
S
S/** @brief macros to configure the main PLL2 multiplication factor.
S  * @note   This function must be used only when the main PLL2 is disabled.
S  *  
S  * @param  __PLL2MUL__ specifies the multiplication factor for PLL2 VCO output clock
S  *          This parameter can be one of the following values:
S  *             @arg @ref RCC_PLL2_MUL8 PLL2VCO = PLL2 clock entry x 8
S  *             @arg @ref RCC_PLL2_MUL9 PLL2VCO = PLL2 clock entry x 9
S  *             @arg @ref RCC_PLL2_MUL10 PLL2VCO = PLL2 clock entry x 10
S  *             @arg @ref RCC_PLL2_MUL11 PLL2VCO = PLL2 clock entry x 11
S  *             @arg @ref RCC_PLL2_MUL12 PLL2VCO = PLL2 clock entry x 12
S  *             @arg @ref RCC_PLL2_MUL13 PLL2VCO = PLL2 clock entry x 13
S  *             @arg @ref RCC_PLL2_MUL14 PLL2VCO = PLL2 clock entry x 14
S  *             @arg @ref RCC_PLL2_MUL16 PLL2VCO = PLL2 clock entry x 16
S  *             @arg @ref RCC_PLL2_MUL20 PLL2VCO = PLL2 clock entry x 20
S  *   
S  */
S#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)\
S          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))
X#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)          MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2S_Configuration I2S Configuration
S  * @brief  Macros to configure clock source of I2S peripherals.
S  * @{
S  */  
S
S/** @brief  Macro to configure the I2S2 clock.
S  * @param  __I2S2CLKSOURCE__ specifies the I2S2 clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))
X#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))
S
S/** @brief  Macro to get the I2S2 clock (I2S2CLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_I2S2SRC)))
S
S/** @brief  Macro to configure the I2S3 clock.
S  * @param  __I2S2CLKSOURCE__ specifies the I2S3 clock source.
S  *          This parameter can be one of the following values:
S  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__) \
S                  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))
X#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__)                   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))
S
S/** @brief  Macro to get the I2S3 clock (I2S3CLK).
S  * @retval The clock source can be one of the following values:
S  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry
S  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry
S  */
S#define __HAL_RCC_GET_I2S3_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_I2S3SRC)))
S
S/**
S  * @}
S  */
S
N#endif /* STM32F105xC || STM32F107xC */
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RCCEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RCCEx_Exported_Functions_Group1
N  * @{
N  */
N
NHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
Nvoid              HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
Nuint32_t          HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);
N
N/**
N  * @}
N  */
N
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S/** @addtogroup RCCEx_Exported_Functions_Group2
S  * @{
S  */
SHAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);
SHAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void);
S
S/**
S  * @}
S  */
S
S/** @addtogroup RCCEx_Exported_Functions_Group3
S  * @{
S  */
SHAL_StatusTypeDef HAL_RCCEx_EnablePLL2(RCC_PLL2InitTypeDef  *PLL2Init);
SHAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void);
S
S/**
S  * @}
S  */
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RCC_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 1162 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RCC_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group1
N  * @{
N  */
N
N/* Initialization and de-initialization functions  ******************************/
Nvoid              HAL_RCC_DeInit(void);
NHAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct);
NHAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency);
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group2
N  * @{
N  */
N
N/* Peripheral Control functions  ************************************************/
Nvoid              HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
Nvoid              HAL_RCC_EnableCSS(void);
Nvoid              HAL_RCC_DisableCSS(void);
Nuint32_t          HAL_RCC_GetSysClockFreq(void);
Nuint32_t          HAL_RCC_GetHCLKFreq(void);
Nuint32_t          HAL_RCC_GetPCLK1Freq(void);
Nuint32_t          HAL_RCC_GetPCLK2Freq(void);
Nvoid              HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct);
Nvoid              HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency);
N
N/* CSS NMI IRQ handler */
Nvoid              HAL_RCC_NMI_IRQHandler(void);
N
N/* User Callbacks in non blocking mode (IT mode) */
Nvoid              HAL_RCC_CSSCallback(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Private_Constants
N  * @{
N  */
N
N/** @defgroup RCC_Timeout RCC Timeout
N  * @{
N  */ 
N  
N/* Disable Backup domain write protection state change timeout */
N#define RCC_DBP_TIMEOUT_VALUE          100U    /* 100 ms */
N/* LSE state change timeout */
N#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT
N#define CLOCKSWITCH_TIMEOUT_VALUE      5000    /* 5 s    */
N#define HSE_TIMEOUT_VALUE              HSE_STARTUP_TIMEOUT
N#define HSI_TIMEOUT_VALUE              2U      /* 2 ms (minimum Tick + 1) */
N#define LSI_TIMEOUT_VALUE              2U      /* 2 ms (minimum Tick + 1) */
N#define PLL_TIMEOUT_VALUE              2U      /* 2 ms (minimum Tick + 1) */
N
N/**
N  * @}
N  */
N  
N/** @defgroup RCC_Register_Offset Register offsets
N  * @{
N  */
N#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
N#define RCC_CR_OFFSET             0x00U
N#define RCC_CFGR_OFFSET           0x04U
N#define RCC_CIR_OFFSET            0x08U
N#define RCC_BDCR_OFFSET           0x20U
N#define RCC_CSR_OFFSET            0x24U
N
N/**
N  * @}
N  */
N
N/** @defgroup RCC_BitAddress_AliasRegion BitAddress AliasRegion
N  * @brief RCC registers bit address in the alias region
N  * @{
N  */
N#define RCC_CR_OFFSET_BB          (RCC_OFFSET + RCC_CR_OFFSET)
N#define RCC_CFGR_OFFSET_BB        (RCC_OFFSET + RCC_CFGR_OFFSET)
N#define RCC_CIR_OFFSET_BB         (RCC_OFFSET + RCC_CIR_OFFSET)
N#define RCC_BDCR_OFFSET_BB        (RCC_OFFSET + RCC_BDCR_OFFSET)
N#define RCC_CSR_OFFSET_BB         (RCC_OFFSET + RCC_CSR_OFFSET)
N
N/* --- CR Register ---*/
N/* Alias word address of HSION bit */
N#define RCC_HSION_BIT_NUMBER      RCC_CR_HSION_Pos
N#define RCC_CR_HSION_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSION_BIT_NUMBER * 4U)))
N/* Alias word address of HSEON bit */
N#define RCC_HSEON_BIT_NUMBER      RCC_CR_HSEON_Pos
N#define RCC_CR_HSEON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_HSEON_BIT_NUMBER * 4U)))
N/* Alias word address of CSSON bit */
N#define RCC_CSSON_BIT_NUMBER      RCC_CR_CSSON_Pos
N#define RCC_CR_CSSON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_CSSON_BIT_NUMBER * 4U)))
N/* Alias word address of PLLON bit */
N#define RCC_PLLON_BIT_NUMBER      RCC_CR_PLLON_Pos
N#define RCC_CR_PLLON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)))
N
N/* --- CSR Register ---*/
N/* Alias word address of LSION bit */
N#define RCC_LSION_BIT_NUMBER      RCC_CSR_LSION_Pos
N#define RCC_CSR_LSION_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_LSION_BIT_NUMBER * 4U)))
N
N/* Alias word address of RMVF bit */
N#define RCC_RMVF_BIT_NUMBER       RCC_CSR_RMVF_Pos
N#define RCC_CSR_RMVF_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CSR_OFFSET_BB * 32U) + (RCC_RMVF_BIT_NUMBER * 4U)))
N
N/* --- BDCR Registers ---*/
N/* Alias word address of LSEON bit */
N#define RCC_LSEON_BIT_NUMBER      RCC_BDCR_LSEON_Pos
N#define RCC_BDCR_LSEON_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEON_BIT_NUMBER * 4U)))
N
N/* Alias word address of LSEON bit */
N#define RCC_LSEBYP_BIT_NUMBER     RCC_BDCR_LSEBYP_Pos
N#define RCC_BDCR_LSEBYP_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_LSEBYP_BIT_NUMBER * 4U)))
N
N/* Alias word address of RTCEN bit */
N#define RCC_RTCEN_BIT_NUMBER      RCC_BDCR_RTCEN_Pos
N#define RCC_BDCR_RTCEN_BB          ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U)))
N
N/* Alias word address of BDRST bit */
N#define RCC_BDRST_BIT_NUMBER      RCC_BDCR_BDRST_Pos
N#define RCC_BDCR_BDRST_BB         ((uint32_t)(PERIPH_BB_BASE + (RCC_BDCR_OFFSET_BB * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)))
N
N/**
N  * @}
N  */
N  
N/* CR register byte 2 (Bits[23:16]) base address */
N#define RCC_CR_BYTE2_ADDRESS          ((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02U))
N
N/* CIR register byte 1 (Bits[15:8]) base address */
N#define RCC_CIR_BYTE1_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01U))
N
N/* CIR register byte 2 (Bits[23:16]) base address */
N#define RCC_CIR_BYTE2_ADDRESS     ((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02U))
N
N/* Defines used for Flags */
N#define CR_REG_INDEX                     ((uint8_t)1)
N#define BDCR_REG_INDEX                   ((uint8_t)2)
N#define CSR_REG_INDEX                    ((uint8_t)3)
N
N#define RCC_FLAG_MASK                    ((uint8_t)0x1F)
N
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Private_Macros
N  * @{
N  */
N/** @defgroup RCC_Alias_For_Legacy Alias define maintained for legacy
N  * @{
N  */
N#define __HAL_RCC_SYSCFG_CLK_DISABLE    __HAL_RCC_AFIO_CLK_DISABLE
N#define __HAL_RCC_SYSCFG_CLK_ENABLE     __HAL_RCC_AFIO_CLK_ENABLE
N#define __HAL_RCC_SYSCFG_FORCE_RESET    __HAL_RCC_AFIO_FORCE_RESET
N#define __HAL_RCC_SYSCFG_RELEASE_RESET  __HAL_RCC_AFIO_RELEASE_RESET
N/**
N  * @}
N  */
N
N#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \
N                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))
X#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) ||                                       ((__SOURCE__) == RCC_PLLSOURCE_HSE))
N#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \
N                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
X#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) ||                                                (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
N#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \
N                             ((__HSE__) == RCC_HSE_BYPASS))
X#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) ||                              ((__HSE__) == RCC_HSE_BYPASS))
N#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \
N                             ((__LSE__) == RCC_LSE_BYPASS))
X#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) ||                              ((__LSE__) == RCC_LSE_BYPASS))
N#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))
N#define IS_RCC_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= 0x1FU)
N#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))
N#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \
N                             ((__PLL__) == RCC_PLL_ON))
X#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) ||                              ((__PLL__) == RCC_PLL_ON))
N
N#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \
N                               (((CLK) & RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \
N                               (((CLK) & RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \
N                               (((CLK) & RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))
X#define IS_RCC_CLOCKTYPE(CLK) ((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) ||                                (((CLK) & RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   ||                                (((CLK) & RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  ||                                (((CLK) & RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))
N#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \
N                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \
N                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
X#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) ||                                          ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) ||                                          ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
N#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \
N                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \
N                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
X#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) ||                                                 ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) ||                                                 ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
N#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \
N                               ((__HCLK__) == RCC_SYSCLK_DIV512))
X#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) ||                                ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) ||                                ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) ||                                ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) ||                                ((__HCLK__) == RCC_SYSCLK_DIV512))
N#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
N                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \
N                               ((__PCLK__) == RCC_HCLK_DIV16))
X#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) ||                                ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) ||                                ((__PCLK__) == RCC_HCLK_DIV16))
N#define IS_RCC_MCO(__MCO__)  ((__MCO__) == RCC_MCO)
N#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1)) 
N#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \
N                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))
X#define IS_RCC_RTCCLKSOURCE(__SOURCE__)  (((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) ||                                           ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_RCC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 237 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_RCC_MODULE_ENABLED */
N
N#ifdef HAL_GPIO_MODULE_ENABLED
N #include "stm32f1xx_hal_gpio.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_gpio.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of GPIO HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_GPIO_H
N#define __STM32F1xx_HAL_GPIO_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup GPIO
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Types GPIO Exported Types
N  * @{
N  */
N
N/** 
N  * @brief GPIO Init structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t Pin;       /*!< Specifies the GPIO pins to be configured.
N                           This parameter can be any value of @ref GPIO_pins_define */
N
N  uint32_t Mode;      /*!< Specifies the operating mode for the selected pins.
N                           This parameter can be a value of @ref GPIO_mode_define */
N
N  uint32_t Pull;      /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
N                           This parameter can be a value of @ref GPIO_pull_define */
N
N  uint32_t Speed;     /*!< Specifies the speed for the selected pins.
N                           This parameter can be a value of @ref GPIO_speed_define */
N}GPIO_InitTypeDef;
N
N/** 
N  * @brief  GPIO Bit SET and Bit RESET enumeration 
N  */
Ntypedef enum
N{
N  GPIO_PIN_RESET = 0U,
N  GPIO_PIN_SET
N}GPIO_PinState;
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup GPIO_Exported_Constants GPIO Exported Constants
N  * @{
N  */ 
N
N/** @defgroup GPIO_pins_define GPIO pins define
N  * @{
N  */
N#define GPIO_PIN_0                 ((uint16_t)0x0001)  /* Pin 0 selected    */
N#define GPIO_PIN_1                 ((uint16_t)0x0002)  /* Pin 1 selected    */
N#define GPIO_PIN_2                 ((uint16_t)0x0004)  /* Pin 2 selected    */
N#define GPIO_PIN_3                 ((uint16_t)0x0008)  /* Pin 3 selected    */
N#define GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
N#define GPIO_PIN_5                 ((uint16_t)0x0020)  /* Pin 5 selected    */
N#define GPIO_PIN_6                 ((uint16_t)0x0040)  /* Pin 6 selected    */
N#define GPIO_PIN_7                 ((uint16_t)0x0080)  /* Pin 7 selected    */
N#define GPIO_PIN_8                 ((uint16_t)0x0100)  /* Pin 8 selected    */
N#define GPIO_PIN_9                 ((uint16_t)0x0200)  /* Pin 9 selected    */
N#define GPIO_PIN_10                ((uint16_t)0x0400)  /* Pin 10 selected   */
N#define GPIO_PIN_11                ((uint16_t)0x0800)  /* Pin 11 selected   */
N#define GPIO_PIN_12                ((uint16_t)0x1000)  /* Pin 12 selected   */
N#define GPIO_PIN_13                ((uint16_t)0x2000)  /* Pin 13 selected   */
N#define GPIO_PIN_14                ((uint16_t)0x4000)  /* Pin 14 selected   */
N#define GPIO_PIN_15                ((uint16_t)0x8000)  /* Pin 15 selected   */
N#define GPIO_PIN_All               ((uint16_t)0xFFFF)  /* All pins selected */
N
N#define GPIO_PIN_MASK              0x0000FFFFU /* PIN mask for assert test */
N/**
N  * @}
N  */
N
N/** @defgroup GPIO_mode_define GPIO mode define
N  * @brief GPIO Configuration Mode 
N  *        Elements values convention: 0xX0yz00YZ
N  *           - X  : GPIO mode or EXTI Mode
N  *           - y  : External IT or Event trigger detection 
N  *           - z  : IO configuration on External IT or Event
N  *           - Y  : Output type (Push Pull or Open Drain)
N  *           - Z  : IO Direction mode (Input, Output, Alternate or Analog)
N  * @{
N  */ 
N#define  GPIO_MODE_INPUT                        0x00000000U   /*!< Input Floating Mode                   */
N#define  GPIO_MODE_OUTPUT_PP                    0x00000001U   /*!< Output Push Pull Mode                 */
N#define  GPIO_MODE_OUTPUT_OD                    0x00000011U   /*!< Output Open Drain Mode                */
N#define  GPIO_MODE_AF_PP                        0x00000002U   /*!< Alternate Function Push Pull Mode     */
N#define  GPIO_MODE_AF_OD                        0x00000012U   /*!< Alternate Function Open Drain Mode    */
N#define  GPIO_MODE_AF_INPUT                     GPIO_MODE_INPUT          /*!< Alternate Function Input Mode         */
N
N#define  GPIO_MODE_ANALOG                       0x00000003U   /*!< Analog Mode  */
N    
N#define  GPIO_MODE_IT_RISING                    0x10110000U   /*!< External Interrupt Mode with Rising edge trigger detection          */
N#define  GPIO_MODE_IT_FALLING                   0x10210000U   /*!< External Interrupt Mode with Falling edge trigger detection         */
N#define  GPIO_MODE_IT_RISING_FALLING            0x10310000U   /*!< External Interrupt Mode with Rising/Falling edge trigger detection  */
N 
N#define  GPIO_MODE_EVT_RISING                   0x10120000U   /*!< External Event Mode with Rising edge trigger detection               */
N#define  GPIO_MODE_EVT_FALLING                  0x10220000U   /*!< External Event Mode with Falling edge trigger detection              */
N#define  GPIO_MODE_EVT_RISING_FALLING           0x10320000U   /*!< External Event Mode with Rising/Falling edge trigger detection       */
N
N/**
N  * @}
N  */
N
N/** @defgroup GPIO_speed_define  GPIO speed define
N  * @brief GPIO Output Maximum frequency
N  * @{
N  */
N#define  GPIO_SPEED_FREQ_LOW              (GPIO_CRL_MODE0_1) /*!< Low speed */
N#define  GPIO_SPEED_FREQ_MEDIUM           (GPIO_CRL_MODE0_0) /*!< Medium speed */
N#define  GPIO_SPEED_FREQ_HIGH             (GPIO_CRL_MODE0)   /*!< High speed */
N
N/**
N  * @}
N  */
N
N /** @defgroup GPIO_pull_define GPIO pull define
N   * @brief GPIO Pull-Up or Pull-Down Activation
N   * @{
N   */  
N#define  GPIO_NOPULL        0x00000000U   /*!< No Pull-up or Pull-down activation  */
N#define  GPIO_PULLUP        0x00000001U   /*!< Pull-up activation                  */
N#define  GPIO_PULLDOWN      0x00000002U   /*!< Pull-down activation                */
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Macros GPIO Exported Macros
N  * @{
N  */
N
N/**
N  * @brief  Checks whether the specified EXTI line flag is set or not.
N  * @param  __EXTI_LINE__: specifies the EXTI line flag to check.
N  *         This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
N
N/**
N  * @brief  Clears the EXTI's line pending flags.
N  * @param  __EXTI_LINE__: specifies the EXTI lines flags to clear.
N  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Checks whether the specified EXTI line is asserted or not.
N  * @param  __EXTI_LINE__: specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
N
N/**
N  * @brief  Clears the EXTI's line pending bits.
N  * @param  __EXTI_LINE__: specifies the EXTI lines to clear.
N  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Generates a Software interrupt on selected EXTI line.
N  * @param  __EXTI_LINE__: specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))
N/**
N  * @}
N  */
N
N/* Include GPIO HAL Extension module */
N#include "stm32f1xx_hal_gpio_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_gpio_ex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of GPIO HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_GPIO_EX_H
N#define __STM32F1xx_HAL_GPIO_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup GPIOEx GPIOEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants
N  * @{
N  */ 
N  
N/** @defgroup GPIOEx_EVENTOUT EVENTOUT Cortex Configuration
N  * @brief This section propose definition to use the Cortex EVENTOUT signal.
N  * @{
N  */
N  
N/** @defgroup GPIOEx_EVENTOUT_PIN EVENTOUT Pin 
N  * @{
N  */
N  
N#define AFIO_EVENTOUT_PIN_0  AFIO_EVCR_PIN_PX0 /*!< EVENTOUT on pin 0 */
N#define AFIO_EVENTOUT_PIN_1  AFIO_EVCR_PIN_PX1 /*!< EVENTOUT on pin 1 */
N#define AFIO_EVENTOUT_PIN_2  AFIO_EVCR_PIN_PX2 /*!< EVENTOUT on pin 2 */
N#define AFIO_EVENTOUT_PIN_3  AFIO_EVCR_PIN_PX3 /*!< EVENTOUT on pin 3 */
N#define AFIO_EVENTOUT_PIN_4  AFIO_EVCR_PIN_PX4 /*!< EVENTOUT on pin 4 */
N#define AFIO_EVENTOUT_PIN_5  AFIO_EVCR_PIN_PX5 /*!< EVENTOUT on pin 5 */
N#define AFIO_EVENTOUT_PIN_6  AFIO_EVCR_PIN_PX6 /*!< EVENTOUT on pin 6 */
N#define AFIO_EVENTOUT_PIN_7  AFIO_EVCR_PIN_PX7 /*!< EVENTOUT on pin 7 */
N#define AFIO_EVENTOUT_PIN_8  AFIO_EVCR_PIN_PX8 /*!< EVENTOUT on pin 8 */
N#define AFIO_EVENTOUT_PIN_9  AFIO_EVCR_PIN_PX9 /*!< EVENTOUT on pin 9 */
N#define AFIO_EVENTOUT_PIN_10 AFIO_EVCR_PIN_PX10 /*!< EVENTOUT on pin 10 */
N#define AFIO_EVENTOUT_PIN_11 AFIO_EVCR_PIN_PX11 /*!< EVENTOUT on pin 11 */
N#define AFIO_EVENTOUT_PIN_12 AFIO_EVCR_PIN_PX12 /*!< EVENTOUT on pin 12 */
N#define AFIO_EVENTOUT_PIN_13 AFIO_EVCR_PIN_PX13 /*!< EVENTOUT on pin 13 */
N#define AFIO_EVENTOUT_PIN_14 AFIO_EVCR_PIN_PX14 /*!< EVENTOUT on pin 14 */
N#define AFIO_EVENTOUT_PIN_15 AFIO_EVCR_PIN_PX15 /*!< EVENTOUT on pin 15 */
N
N#define IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_1) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_2) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_3) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_4) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_5) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_6) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_7) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_8) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_9) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_10) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_11) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_12) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_13) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_14) || \
N                                       ((__PIN__) == AFIO_EVENTOUT_PIN_15))
X#define IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_1) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_2) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_3) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_4) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_5) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_6) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_7) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_8) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_9) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_10) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_11) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_12) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_13) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_14) ||                                        ((__PIN__) == AFIO_EVENTOUT_PIN_15))
N/**
N  * @}
N  */ 
N  
N/** @defgroup GPIOEx_EVENTOUT_PORT EVENTOUT Port
N  * @{
N  */
N  
N#define AFIO_EVENTOUT_PORT_A AFIO_EVCR_PORT_PA /*!< EVENTOUT on port A */
N#define AFIO_EVENTOUT_PORT_B AFIO_EVCR_PORT_PB /*!< EVENTOUT on port B */
N#define AFIO_EVENTOUT_PORT_C AFIO_EVCR_PORT_PC /*!< EVENTOUT on port C */
N#define AFIO_EVENTOUT_PORT_D AFIO_EVCR_PORT_PD /*!< EVENTOUT on port D */
N#define AFIO_EVENTOUT_PORT_E AFIO_EVCR_PORT_PE /*!< EVENTOUT on port E */
N
N#define IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_B) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_C) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_D) || \
N                                         ((__PORT__) == AFIO_EVENTOUT_PORT_E))
X#define IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_B) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_C) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_D) ||                                          ((__PORT__) == AFIO_EVENTOUT_PORT_E))
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N/** @defgroup GPIOEx_AFIO_AF_REMAPPING Alternate Function Remapping
N  * @brief This section propose definition to remap the alternate function to some other port/pins.
N  * @{
N  */
N  
N/**
N  * @brief Enable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.
N  * @note  ENABLE: Remap     (NSS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SPI1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP)
N
N/**
N  * @brief Disable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.
N  * @note  DISABLE: No remap (NSS/PA4,  SCK/PA5, MISO/PA6, MOSI/PA7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SPI1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI1_REMAP)
N
N/**
N  * @brief Enable the remapping of I2C1 alternate function SCL and SDA.
N  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_I2C1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP)
N
N/**
N  * @brief Disable the remapping of I2C1 alternate function SCL and SDA.
N  * @note  DISABLE: No remap (SCL/PB6, SDA/PB7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_I2C1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP)
N
N/**
N  * @brief Enable the remapping of USART1 alternate function TX and RX.
N  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART1_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP)
N
N/**
N  * @brief Disable the remapping of USART1 alternate function TX and RX.
N  * @note  DISABLE: No remap (TX/PA9, RX/PA10)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART1_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP)
N
N/**
N  * @brief Enable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.
N  * @note  ENABLE: Remap     (CTS/PD3, RTS/PD4, TX/PD5, RX/PD6, CK/PD7)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART2_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP)
N
N/**
N  * @brief Disable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.
N  * @note  DISABLE: No remap (CTS/PA0, RTS/PA1, TX/PA2, RX/PA3, CK/PA4)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART2_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART2_REMAP)
N
N/**
N  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  ENABLE: Full remap     (TX/PD8,  RX/PD9,  CK/PD10, CTS/PD11, RTS/PD12)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);            \
N                                              SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_FULLREMAP);    \
N                                            }while(0U)
X#define __HAL_AFIO_REMAP_USART3_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);                                                          SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_FULLREMAP);                                                }while(0U)
N/**
N  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  PARTIAL: Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_PARTIAL() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);            \
N                                              SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_PARTIALREMAP); \
N                                            }while(0U)
X#define __HAL_AFIO_REMAP_USART3_PARTIAL() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);                                                          SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_PARTIALREMAP);                                             }while(0U)
N
N/**
N  * @brief Disable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.
N  * @note  DISABLE: No remap      (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_USART3_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);       \
N                                              SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_NOREMAP); \
N                                            }while(0U)
X#define __HAL_AFIO_REMAP_USART3_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_USART3_REMAP_NOREMAP);                                             }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  ENABLE: Full remap     (ETR/PE7,  CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8,  CH2N/PE10, CH3N/PE12)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);         \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_FULLREMAP); \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_TIM1_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_FULLREMAP);                                           }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  PARTIAL: Partial remap (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PA6,  CH1N/PA7,  CH2N/PB0,  CH3N/PB1)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_PARTIAL()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);            \
N                                             SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_PARTIALREMAP); \
N                                           }while(0U)
X#define __HAL_AFIO_REMAP_TIM1_PARTIAL()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);                                                         SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_PARTIALREMAP);                                            }while(0U)
N
N/**
N  * @brief Disable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)
N  * @note  DISABLE: No remap      (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM1_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);       \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_NOREMAP); \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_TIM1_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP);                                                   SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM1_REMAP_NOREMAP);                                           }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);         \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_FULLREMAP); \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_TIM2_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_FULLREMAP);                                           }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  PARTIAL_2: Partial remap (CH1/ETR/PA0,  CH2/PA1, CH3/PB10, CH4/PB11)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_PARTIAL_2()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);             \
N                                               SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2); \
N                                             }while(0U)
X#define __HAL_AFIO_REMAP_TIM2_PARTIAL_2()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);                                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2);                                              }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  PARTIAL_1: Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2,  CH4/PA3)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_PARTIAL_1()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);             \
N                                               SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1); \
N                                             }while(0U)
X#define __HAL_AFIO_REMAP_TIM2_PARTIAL_1()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);                                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1);                                              }while(0U)
N
N/**
N  * @brief Disable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)
N  * @note  DISABLE: No remap        (CH1/ETR/PA0,  CH2/PA1, CH3/PA2,  CH4/PA3)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM2_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);         \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_NOREMAP);   \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_TIM2_DISABLE() do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2_REMAP_NOREMAP);                                             }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  ENABLE: Full remap     (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);         \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_FULLREMAP); \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_TIM3_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_FULLREMAP);                                           }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_PARTIAL()    do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);            \
N                                               SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_PARTIALREMAP); \
N                                             }while(0U)
X#define __HAL_AFIO_REMAP_TIM3_PARTIAL()    do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);                                                           SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_PARTIALREMAP);                                              }while(0U)
N
N/**
N  * @brief Disable the remapping of TIM3 alternate function channels 1 to 4
N  * @note  DISABLE: No remap      (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1)
N  * @note  TIM3_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM3_DISABLE()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);           \
N                                              SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_NOREMAP);     \
N                                            }while(0U)
X#define __HAL_AFIO_REMAP_TIM3_DISABLE()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP);                                                         SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM3_REMAP_NOREMAP);                                                 }while(0U)
N
N/**
N  * @brief Enable the remapping of TIM4 alternate function channels 1 to 4.
N  * @note  ENABLE: Full remap (TIM4_CH1/PD12, TIM4_CH2/PD13, TIM4_CH3/PD14, TIM4_CH4/PD15)
N  * @note  TIM4_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM4_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP)
N
N/**
N  * @brief Disable the remapping of TIM4 alternate function channels 1 to 4.
N  * @note  DISABLE: No remap  (TIM4_CH1/PB6,  TIM4_CH2/PB7,  TIM4_CH3/PB8,  TIM4_CH4/PB9)
N  * @note  TIM4_ETR on PE0 is not re-mapped.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM4_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM4_REMAP)
N
N#if defined(AFIO_MAPR_CAN_REMAP_REMAP1)
X#if 1L
N
N/**
N  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
N  * @note  CASE 1: CAN_RX mapped to PA11, CAN_TX mapped to PA12
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_CAN1_1()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);         \
N                                        SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP1);    \
N                                      }while(0U)
X#define __HAL_AFIO_REMAP_CAN1_1()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);                                                 SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP1);                                          }while(0U)
N
N/**
N  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
N  * @note  CASE 2: CAN_RX mapped to PB8,  CAN_TX mapped to PB9 (not available on 36-pin package)
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_CAN1_2()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);         \
N                                        SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP2);    \
N                                      }while(0U)
X#define __HAL_AFIO_REMAP_CAN1_2()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);                                                 SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP2);                                          }while(0U)
N
N/**
N  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.
N  * @note  CASE 3: CAN_RX mapped to PD0,  CAN_TX mapped to PD1
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_CAN1_3()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);                 \
N                                       SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP3);       \
N                                     }while(0U)
X#define __HAL_AFIO_REMAP_CAN1_3()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP);                                                        SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN_REMAP_REMAP3);                                            }while(0U)
N#endif
N
N/**
N  * @brief Enable the remapping of PD0 and PD1. When the HSE oscillator is not used 
N  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and 
N  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available 
N  *        on 100-pin and 144-pin packages, no need for remapping).
N  * @note  ENABLE: PD0 remapped on OSC_IN, PD1 remapped on OSC_OUT.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_PD01_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP)
N
N/**
N  * @brief Disable the remapping of PD0 and PD1. When the HSE oscillator is not used 
N  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and 
N  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available 
N  *        on 100-pin and 144-pin packages, no need for remapping).
N  * @note  DISABLE: No remapping of PD0 and PD1
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_PD01_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PD01_REMAP)
N
N#if defined(AFIO_MAPR_TIM5CH4_IREMAP)
X#if 1L
N/**
N  * @brief Enable the remapping of TIM5CH4.
N  * @note  ENABLE: LSI internal clock is connected to TIM5_CH4 input for calibration purpose.
N  * @note  This function is available only in high density value line devices.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM5CH4_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP)
N
N/**
N  * @brief Disable the remapping of TIM5CH4.
N  * @note  DISABLE: TIM5_CH4 is connected to PA3
N  * @note  This function is available only in high density value line devices.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_TIM5CH4_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM5CH4_IREMAP)
N#endif
N
N#if defined(AFIO_MAPR_ETH_REMAP)
X#if 0L
S/**
S  * @brief Enable the remapping of Ethernet MAC connections with the PHY.
S  * @note  ENABLE: Remap     (RX_DV-CRS_DV/PD8, RXD0/PD9, RXD1/PD10, RXD2/PD11, RXD3/PD12)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ETH_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP)
S
S/**
S  * @brief Disable the remapping of Ethernet MAC connections with the PHY.
S  * @note  DISABLE: No remap (RX_DV-CRS_DV/PA7, RXD0/PC4, RXD1/PC5,  RXD2/PB0,  RXD3/PB1)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_ETH_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ETH_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_CAN2_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.
S  * @note  ENABLE: Remap     (CAN2_RX/PB5,  CAN2_TX/PB6)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN2_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP)
S
S/**
S  * @brief Disable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.
S  * @note  DISABLE: No remap (CAN2_RX/PB12, CAN2_TX/PB13)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CAN2_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_CAN2_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_MII_RMII_SEL)
X#if 0L
S/**
S  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.
S  * @note  ETH_RMII: Configure Ethernet MAC for connection with an RMII PHY
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_RMII() SET_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL)
S
S/**
S  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.
S  * @note  ETH_MII: Configure Ethernet MAC for connection with an MII PHY
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_MII()  CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_MII_RMII_SEL)
N#endif
N
N/**
N  * @brief Enable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).
N  * @note  ENABLE: ADC1 External Event injected conversion is connected to TIM8 Channel4.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).
N  * @note  DISABLE: ADC1 External trigger injected conversion is connected to EXTI15
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGINJ_REMAP)
N
N/**
N  * @brief Enable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).
N  * @note  ENABLE: ADC1 External Event regular conversion is connected to TIM8 TRG0.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).
N  * @note  DISABLE: ADC1 External trigger regular conversion is connected to EXTI11
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC1_ETRGREG_REMAP)
N
N#if defined(AFIO_MAPR_ADC2_ETRGINJ_REMAP)
X#if 1L
N
N/**
N  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).
N  * @note  ENABLE: ADC2 External Event injected conversion is connected to TIM8 Channel4.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).
N  * @note  DISABLE: ADC2 External trigger injected conversion is connected to EXTI15
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGINJ_REMAP)
N#endif
N
N#if defined (AFIO_MAPR_ADC2_ETRGREG_REMAP)
X#if 1L
N
N/**
N  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
N  * @note  ENABLE: ADC2 External Event regular conversion is connected to TIM8 TRG0.
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP)
N
N/**
N  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
N  * @note  DISABLE: ADC2 External trigger regular conversion is connected to EXTI11
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_ADC2_ETRGREG_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_ADC2_ETRGREG_REMAP)
N#endif
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);         \
N                                           SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_RESET);     \
N                                         }while(0U)
X#define __HAL_AFIO_REMAP_SWJ_ENABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);                                                    SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_RESET);                                              }while(0U)
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_NONJTRST()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);         \
N                                              SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_NOJNTRST);  \
N                                            }while(0U)
X#define __HAL_AFIO_REMAP_SWJ_NONJTRST()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);                                                       SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_NOJNTRST);                                              }while(0U)
N
N/**
N  * @brief Enable the Serial wire JTAG configuration
N  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_NOJTAG()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);           \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE); \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_SWJ_NOJTAG()   do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);                                                       SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);                                           }while(0U)
N
N/**
N  * @brief Disable the Serial wire JTAG configuration
N  * @note  DISABLE: JTAG-DP Disabled and SW-DP Disabled
N  * @retval None
N  */
N#define __HAL_AFIO_REMAP_SWJ_DISABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);         \
N                                            SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_DISABLE);   \
N                                          }while(0U)
X#define __HAL_AFIO_REMAP_SWJ_DISABLE()  do{ CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG);                                                     SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_DISABLE);                                             }while(0U)
N
N#if defined(AFIO_MAPR_SPI3_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.
S  * @note  ENABLE: Remap     (SPI3_NSS-I2S3_WS/PA4,  SPI3_SCK-I2S3_CK/PC10, SPI3_MISO/PC11, SPI3_MOSI-I2S3_SD/PC12)
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_SPI3_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP)
S
S/**
S  * @brief Disable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.
S  * @note  DISABLE: No remap (SPI3_NSS-I2S3_WS/PA15, SPI3_SCK-I2S3_CK/PB3,  SPI3_MISO/PB4,  SPI3_MOSI-I2S3_SD/PB5).
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_SPI3_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_SPI3_REMAP)
N#endif
N
N#if defined(AFIO_MAPR_TIM2ITR1_IREMAP)
X#if 0L
S
S/**
S  * @brief Control of TIM2_ITR1 internal mapping.
S  * @note  TO_USB: Connect USB OTG SOF (Start of Frame) output to TIM2_ITR1 for calibration purposes.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_TIM2ITR1_TO_USB() SET_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP)
S
S/**
S  * @brief Control of TIM2_ITR1 internal mapping.
S  * @note  TO_ETH: Connect TIM2_ITR1 internally to the Ethernet PTP output for calibration purposes.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_TIM2ITR1_TO_ETH() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_TIM2ITR1_IREMAP)
N#endif
N
N#if defined(AFIO_MAPR_PTP_PPS_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  ENABLE: PTP_PPS is output on PB5 pin.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_PTP_PPS_ENABLE()  SET_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP)
S
S/**
S  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).
S  * @note  DISABLE: PTP_PPS not output on PB5 pin.
S  * @note  This bit is available only in connectivity line devices and is reserved otherwise.
S  * @retval None
S  */
S#define __HAL_AFIO_ETH_PTP_PPS_DISABLE() CLEAR_BIT(AFIO->MAPR, AFIO_MAPR_PTP_PPS_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM9_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM9_CH1 and TIM9_CH2.
S  * @note  ENABLE: Remap     (TIM9_CH1 on PE5 and TIM9_CH2 on PE6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM9_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM9_CH1 and TIM9_CH2.
S  * @note  DISABLE: No remap (TIM9_CH1 on PA2 and TIM9_CH2 on PA3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM9_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM9_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM10_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM10_CH1.
S  * @note  ENABLE: Remap     (TIM10_CH1 on PF6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM10_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM10_CH1.
S  * @note  DISABLE: No remap (TIM10_CH1 on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM10_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM10_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM11_REMAP)
X#if 0L
S/**
S  * @brief Enable the remapping of TIM11_CH1.
S  * @note  ENABLE: Remap     (TIM11_CH1 on PF7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM11_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM11_CH1.
S  * @note  DISABLE: No remap (TIM11_CH1 on PB9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM11_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM11_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM13_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM13_CH1.
S  * @note  ENABLE: Remap     STM32F100:(TIM13_CH1 on PF8). Others:(TIM13_CH1 on PB0).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM13_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM13_CH1.
S  * @note  DISABLE: No remap STM32F100:(TIM13_CH1 on PA6). Others:(TIM13_CH1 on PC8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM13_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM13_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM14_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM14_CH1.
S  * @note  ENABLE: Remap     STM32F100:(TIM14_CH1 on PB1). Others:(TIM14_CH1 on PF9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM14_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM14_CH1.
S  * @note  DISABLE: No remap STM32F100:(TIM14_CH1 on PC9). Others:(TIM14_CH1 on PA7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM14_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM14_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_FSMC_NADV_REMAP)
X#if 1L
N
N/**
N  * @brief Controls the use of the optional FSMC_NADV signal.
N  * @note  DISCONNECTED: The NADV signal is not connected. The I/O pin can be used by another peripheral.
N  * @retval None
N  */
N#define __HAL_AFIO_FSMCNADV_DISCONNECTED() SET_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)
N
N/**
N  * @brief Controls the use of the optional FSMC_NADV signal.
N  * @note  CONNECTED: The NADV signal is connected to the output (default).
N  * @retval None
N  */
N#define __HAL_AFIO_FSMCNADV_CONNECTED()    CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM15_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM15_CH1 and TIM15_CH2.
S  * @note  ENABLE: Remap     (TIM15_CH1 on PB14 and TIM15_CH2 on PB15).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM15_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM15_CH1 and TIM15_CH2.
S  * @note  DISABLE: No remap (TIM15_CH1 on PA2  and TIM15_CH2 on PA3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM15_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM15_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM16_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM16_CH1.
S  * @note  ENABLE: Remap     (TIM16_CH1 on PA6).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM16_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM16_CH1.
S  * @note  DISABLE: No remap (TIM16_CH1 on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM16_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM16_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM17_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM17_CH1.
S  * @note  ENABLE: Remap     (TIM17_CH1 on PA7).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM17_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM17_CH1.
S  * @note  DISABLE: No remap (TIM17_CH1 on PB9).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM17_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM17_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_CEC_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of CEC.
S  * @note  ENABLE: Remap     (CEC on PB10).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CEC_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP)
S
S/**
S  * @brief Disable the remapping of CEC.
S  * @note  DISABLE: No remap (CEC on PB8).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_CEC_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_CEC_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM1_DMA_REMAP)
X#if 0L
S
S/**
S  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.
S  * @note  ENABLE: Remap (TIM1_CH1 DMA request/DMA1 Channel6, TIM1_CH2 DMA request/DMA1 Channel6)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM1DMA_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)
S
S/**
S  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.
S  * @note  DISABLE: No remap (TIM1_CH1 DMA request/DMA1 Channel2, TIM1_CH2 DMA request/DMA1 Channel3).
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM1DMA_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
X#if 0L
S
S/**
S  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.
S  * @note  ENABLE: Remap (TIM6_DAC1 DMA request/DMA1 Channel3, TIM7_DAC2 DMA request/DMA1 Channel4)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM67DACDMA_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
S
S/**
S  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.
S  * @note  DISABLE: No remap (TIM6_DAC1 DMA request/DMA2 Channel3, TIM7_DAC2 DMA request/DMA2 Channel4)
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM67DACDMA_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_TIM12_REMAP)
X#if 0L
S
S/**
S  * @brief Enable the remapping of TIM12_CH1 and TIM12_CH2.
S  * @note  ENABLE: Remap     (TIM12_CH1 on PB12 and TIM12_CH2 on PB13).
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM12_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP)
S
S/**
S  * @brief Disable the remapping of TIM12_CH1 and TIM12_CH2.
S  * @note  DISABLE: No remap (TIM12_CH1 on PC4  and TIM12_CH2 on PC5).
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_TIM12_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_TIM12_REMAP)
N#endif
N
N#if defined(AFIO_MAPR2_MISC_REMAP)
X#if 0L
S
S/**
S  * @brief Miscellaneous features remapping.
S  *        This bit is set and cleared by software. It controls miscellaneous features.
S  *        The DMA2 channel 5 interrupt position in the vector table.
S  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).
S  * @note  ENABLE: DMA2 channel 5 interrupt is mapped separately at position 60 and TIM15 TRGO event is
S  *        selected as DAC Trigger 3, TIM15 triggers TIM1/3.
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_MISC_ENABLE()  SET_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP)
S
S/**
S  * @brief Miscellaneous features remapping.
S  *        This bit is set and cleared by software. It controls miscellaneous features.
S  *        The DMA2 channel 5 interrupt position in the vector table.
S  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).
S  * @note  DISABLE: DMA2 channel 5 interrupt is mapped with DMA2 channel 4 at position 59, TIM5 TRGO
S  *        event is selected as DAC Trigger 3, TIM5 triggers TIM1/3.
S  * @note  This bit is available only in high density value line devices.
S  * @retval None
S  */
S#define __HAL_AFIO_REMAP_MISC_DISABLE() CLEAR_BIT(AFIO->MAPR2, AFIO_MAPR2_MISC_REMAP)
N#endif
N
N/**
N  * @}
N  */ 
N  
N/**
N  * @}
N  */
N  
N/** @defgroup GPIOEx_Private_Macros GPIOEx Private Macros
N  * @{
N  */
N#if defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)
X#if 0L || 0L || 0L || 0L
S#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
S                                   ((__GPIOx__) == (GPIOB))? 1U :\
S                                   ((__GPIOx__) == (GPIOC))? 2U :3U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :3U)
S#elif defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F103xB) || defined(STM32F105xC) || defined(STM32F107xC)
X#elif 0L || 0L || 0L || 0L || 0L
S#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
S                                   ((__GPIOx__) == (GPIOB))? 1U :\
S                                   ((__GPIOx__) == (GPIOC))? 2U :\
S                                   ((__GPIOx__) == (GPIOD))? 3U :4U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :                                   ((__GPIOx__) == (GPIOD))? 3U :4U)
N#elif defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
X#elif 0L || 0L || 0L || 1L || 0L
N#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\
N                                   ((__GPIOx__) == (GPIOB))? 1U :\
N                                   ((__GPIOx__) == (GPIOC))? 2U :\
N                                   ((__GPIOx__) == (GPIOD))? 3U :\
N                                   ((__GPIOx__) == (GPIOE))? 4U :\
N                                   ((__GPIOx__) == (GPIOF))? 5U :6U)
X#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :                                   ((__GPIOx__) == (GPIOB))? 1U :                                   ((__GPIOx__) == (GPIOC))? 2U :                                   ((__GPIOx__) == (GPIOD))? 3U :                                   ((__GPIOx__) == (GPIOE))? 4U :                                   ((__GPIOx__) == (GPIOF))? 5U :6U)
N#endif
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions --------------------------------------------------------*/
N
N/** @addtogroup GPIOEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup GPIOEx_Exported_Functions_Group1
N  * @{
N  */
Nvoid HAL_GPIOEx_ConfigEventout(uint32_t GPIO_PortSource, uint32_t GPIO_PinSource);
Nvoid HAL_GPIOEx_EnableEventout(void);
Nvoid HAL_GPIOEx_DisableEventout(void);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_GPIO_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 232 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup GPIO_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup GPIO_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
Nvoid  HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
Nvoid  HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);
N/**
N  * @}
N  */
N
N/** @addtogroup GPIO_Exported_Functions_Group2
N  * @{
N  */
N/* IO operation functions *****************************************************/
NGPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
Nvoid HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
NHAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
Nvoid HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup GPIO_Private_Constants GPIO Private Constants
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup GPIO_Private_Macros GPIO Private Macros
N  * @{
N  */
N#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
N#define IS_GPIO_PIN(PIN)           ((((PIN) & GPIO_PIN_MASK ) != 0x00U) && (((PIN) & ~GPIO_PIN_MASK) == 0x00U))
N#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||\
N                            ((MODE) == GPIO_MODE_AF_PP)              ||\
N                            ((MODE) == GPIO_MODE_AF_OD)              ||\
N                            ((MODE) == GPIO_MODE_IT_RISING)          ||\
N                            ((MODE) == GPIO_MODE_IT_FALLING)         ||\
N                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING)         ||\
N                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||\
N                            ((MODE) == GPIO_MODE_ANALOG))
X#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||                            ((MODE) == GPIO_MODE_AF_PP)              ||                            ((MODE) == GPIO_MODE_AF_OD)              ||                            ((MODE) == GPIO_MODE_IT_RISING)          ||                            ((MODE) == GPIO_MODE_IT_FALLING)         ||                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||                            ((MODE) == GPIO_MODE_EVT_RISING)         ||                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||                            ((MODE) == GPIO_MODE_ANALOG))
N#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) || \
N                              ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH))
X#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW) ||                               ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || ((SPEED) == GPIO_SPEED_FREQ_HIGH))
N#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || \
N                            ((PULL) == GPIO_PULLDOWN))
X#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) ||                             ((PULL) == GPIO_PULLDOWN))
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup GPIO_Private_Functions GPIO Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_GPIO_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 241 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_GPIO_MODULE_ENABLED */
N   
N#ifdef HAL_DMA_MODULE_ENABLED
N  #include "stm32f1xx_hal_dma.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_dma.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of DMA HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DMA_H
N#define __STM32F1xx_HAL_DMA_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup DMA
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Types DMA Exported Types
N  * @{
N  */
N
N/**
N  * @brief  DMA Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t Direction;                 /*!< Specifies if the data will be transferred from memory to peripheral, 
N                                           from memory to memory or from peripheral to memory.
N                                           This parameter can be a value of @ref DMA_Data_transfer_direction */
N
N  uint32_t PeriphInc;                 /*!< Specifies whether the Peripheral address register should be incremented or not.
N                                           This parameter can be a value of @ref DMA_Peripheral_incremented_mode */
N
N  uint32_t MemInc;                    /*!< Specifies whether the memory address register should be incremented or not.
N                                           This parameter can be a value of @ref DMA_Memory_incremented_mode */
N
N  uint32_t PeriphDataAlignment;       /*!< Specifies the Peripheral data width.
N                                           This parameter can be a value of @ref DMA_Peripheral_data_size */
N
N  uint32_t MemDataAlignment;          /*!< Specifies the Memory data width.
N                                           This parameter can be a value of @ref DMA_Memory_data_size */
N
N  uint32_t Mode;                      /*!< Specifies the operation mode of the DMAy Channelx.
N                                           This parameter can be a value of @ref DMA_mode
N                                           @note The circular buffer mode cannot be used if the memory-to-memory
N                                                 data transfer is configured on the selected Channel */
N
N  uint32_t Priority;                  /*!< Specifies the software priority for the DMAy Channelx.
N                                           This parameter can be a value of @ref DMA_Priority_level */
N} DMA_InitTypeDef;
N
N/**
N  * @brief  HAL DMA State structures definition
N  */
Ntypedef enum
N{
N  HAL_DMA_STATE_RESET             = 0x00U,  /*!< DMA not yet initialized or disabled    */
N  HAL_DMA_STATE_READY             = 0x01U,  /*!< DMA initialized and ready for use      */
N  HAL_DMA_STATE_BUSY              = 0x02U,  /*!< DMA process is ongoing                 */
N  HAL_DMA_STATE_TIMEOUT           = 0x03U   /*!< DMA timeout state                      */
N}HAL_DMA_StateTypeDef;
N
N/**
N  * @brief  HAL DMA Error Code structure definition
N  */
Ntypedef enum
N{
N  HAL_DMA_FULL_TRANSFER           = 0x00U,    /*!< Full transfer     */
N  HAL_DMA_HALF_TRANSFER           = 0x01U     /*!< Half Transfer     */
N}HAL_DMA_LevelCompleteTypeDef;
N
N/** 
N  * @brief  HAL DMA Callback ID structure definition
N  */
Ntypedef enum
N{
N  HAL_DMA_XFER_CPLT_CB_ID          = 0x00U,    /*!< Full transfer     */
N  HAL_DMA_XFER_HALFCPLT_CB_ID      = 0x01U,    /*!< Half transfer     */
N  HAL_DMA_XFER_ERROR_CB_ID         = 0x02U,    /*!< Error             */ 
N  HAL_DMA_XFER_ABORT_CB_ID         = 0x03U,    /*!< Abort             */ 
N  HAL_DMA_XFER_ALL_CB_ID           = 0x04U     /*!< All               */ 
N    
N}HAL_DMA_CallbackIDTypeDef;
N
N/** 
N  * @brief  DMA handle Structure definition
N  */
Ntypedef struct __DMA_HandleTypeDef
N{
N  DMA_Channel_TypeDef   *Instance;                       /*!< Register base address                  */
N  
N  DMA_InitTypeDef       Init;                            /*!< DMA communication parameters           */ 
N  
N  HAL_LockTypeDef       Lock;                            /*!< DMA locking object                     */  
N  
N  HAL_DMA_StateTypeDef  State;                           /*!< DMA transfer state                     */
N  
N  void                  *Parent;                                                      /*!< Parent object state                    */  
N  
N  void                  (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);     /*!< DMA transfer complete callback         */
N  
N  void                  (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma); /*!< DMA Half transfer complete callback    */
N  
N  void                  (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);    /*!< DMA transfer error callback            */
N
N  void                  (* XferAbortCallback)( struct __DMA_HandleTypeDef * hdma);    /*!< DMA transfer abort callback            */  
N  
N  __IO uint32_t         ErrorCode;                                                    /*!< DMA Error code                         */
X  volatile uint32_t         ErrorCode;                                                     
N
N  DMA_TypeDef            *DmaBaseAddress;                                             /*!< DMA Channel Base Address               */
N  
N  uint32_t               ChannelIndex;                                                /*!< DMA Channel Index                      */  
N
N} DMA_HandleTypeDef;    
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Constants DMA Exported Constants
N  * @{
N  */
N
N/** @defgroup DMA_Error_Code DMA Error Code
N  * @{
N  */
N#define HAL_DMA_ERROR_NONE                     0x00000000U    /*!< No error             */
N#define HAL_DMA_ERROR_TE                       0x00000001U    /*!< Transfer error       */
N#define HAL_DMA_ERROR_NO_XFER                  0x00000004U    /*!< no ongoing transfer  */
N#define HAL_DMA_ERROR_TIMEOUT                  0x00000020U    /*!< Timeout error        */
N#define HAL_DMA_ERROR_NOT_SUPPORTED            0x00000100U    /*!< Not supported mode                    */ 
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
N  * @{
N  */
N#define DMA_PERIPH_TO_MEMORY         0x00000000U                 /*!< Peripheral to memory direction */
N#define DMA_MEMORY_TO_PERIPH         ((uint32_t)DMA_CCR_DIR)     /*!< Memory to peripheral direction */
N#define DMA_MEMORY_TO_MEMORY         ((uint32_t)DMA_CCR_MEM2MEM) /*!< Memory to memory direction     */
N
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
N  * @{
N  */
N#define DMA_PINC_ENABLE        ((uint32_t)DMA_CCR_PINC)  /*!< Peripheral increment mode Enable */
N#define DMA_PINC_DISABLE       0x00000000U               /*!< Peripheral increment mode Disable */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
N  * @{
N  */
N#define DMA_MINC_ENABLE         ((uint32_t)DMA_CCR_MINC)  /*!< Memory increment mode Enable  */
N#define DMA_MINC_DISABLE        0x00000000U               /*!< Memory increment mode Disable */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
N  * @{
N  */
N#define DMA_PDATAALIGN_BYTE          0x00000000U                  /*!< Peripheral data alignment: Byte     */
N#define DMA_PDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_PSIZE_0)  /*!< Peripheral data alignment: HalfWord */
N#define DMA_PDATAALIGN_WORD          ((uint32_t)DMA_CCR_PSIZE_1)  /*!< Peripheral data alignment: Word     */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Memory_data_size DMA Memory data size
N  * @{
N  */
N#define DMA_MDATAALIGN_BYTE          0x00000000U                  /*!< Memory data alignment: Byte     */
N#define DMA_MDATAALIGN_HALFWORD      ((uint32_t)DMA_CCR_MSIZE_0)  /*!< Memory data alignment: HalfWord */
N#define DMA_MDATAALIGN_WORD          ((uint32_t)DMA_CCR_MSIZE_1)  /*!< Memory data alignment: Word     */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_mode DMA mode
N  * @{
N  */
N#define DMA_NORMAL         0x00000000U                  /*!< Normal mode                  */
N#define DMA_CIRCULAR       ((uint32_t)DMA_CCR_CIRC)     /*!< Circular mode                */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Priority_level DMA Priority level
N  * @{
N  */
N#define DMA_PRIORITY_LOW             0x00000000U               /*!< Priority level : Low       */
N#define DMA_PRIORITY_MEDIUM          ((uint32_t)DMA_CCR_PL_0)  /*!< Priority level : Medium    */
N#define DMA_PRIORITY_HIGH            ((uint32_t)DMA_CCR_PL_1)  /*!< Priority level : High      */
N#define DMA_PRIORITY_VERY_HIGH       ((uint32_t)DMA_CCR_PL)    /*!< Priority level : Very_High */
N/**
N  * @}
N  */
N
N
N/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
N  * @{
N  */
N#define DMA_IT_TC                         ((uint32_t)DMA_CCR_TCIE)
N#define DMA_IT_HT                         ((uint32_t)DMA_CCR_HTIE)
N#define DMA_IT_TE                         ((uint32_t)DMA_CCR_TEIE)
N/**
N  * @}
N  */
N
N/** @defgroup DMA_flag_definitions DMA flag definitions
N  * @{
N  */
N#define DMA_FLAG_GL1                      0x00000001U
N#define DMA_FLAG_TC1                      0x00000002U
N#define DMA_FLAG_HT1                      0x00000004U
N#define DMA_FLAG_TE1                      0x00000008U
N#define DMA_FLAG_GL2                      0x00000010U
N#define DMA_FLAG_TC2                      0x00000020U
N#define DMA_FLAG_HT2                      0x00000040U
N#define DMA_FLAG_TE2                      0x00000080U
N#define DMA_FLAG_GL3                      0x00000100U
N#define DMA_FLAG_TC3                      0x00000200U
N#define DMA_FLAG_HT3                      0x00000400U
N#define DMA_FLAG_TE3                      0x00000800U
N#define DMA_FLAG_GL4                      0x00001000U
N#define DMA_FLAG_TC4                      0x00002000U
N#define DMA_FLAG_HT4                      0x00004000U
N#define DMA_FLAG_TE4                      0x00008000U
N#define DMA_FLAG_GL5                      0x00010000U
N#define DMA_FLAG_TC5                      0x00020000U
N#define DMA_FLAG_HT5                      0x00040000U
N#define DMA_FLAG_TE5                      0x00080000U
N#define DMA_FLAG_GL6                      0x00100000U
N#define DMA_FLAG_TC6                      0x00200000U
N#define DMA_FLAG_HT6                      0x00400000U
N#define DMA_FLAG_TE6                      0x00800000U
N#define DMA_FLAG_GL7                      0x01000000U
N#define DMA_FLAG_TC7                      0x02000000U
N#define DMA_FLAG_HT7                      0x04000000U
N#define DMA_FLAG_TE7                      0x08000000U
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N
N/* Exported macros -----------------------------------------------------------*/
N/** @defgroup DMA_Exported_Macros DMA Exported Macros
N  * @{
N  */
N
N/** @brief  Reset DMA handle state.
N  * @param  __HANDLE__: DMA handle
N  * @retval None
N  */
N#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
N
N/**
N  * @brief  Enable the specified DMA Channel.
N  * @param  __HANDLE__: DMA handle
N  * @retval None
N  */
N#define __HAL_DMA_ENABLE(__HANDLE__)        (SET_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
N
N/**
N  * @brief  Disable the specified DMA Channel.
N  * @param  __HANDLE__: DMA handle
N  * @retval None
N  */
N#define __HAL_DMA_DISABLE(__HANDLE__)       (CLEAR_BIT((__HANDLE__)->Instance->CCR, DMA_CCR_EN))
N
N
N/* Interrupt & Flag management */
N
N/**
N  * @brief  Enables the specified DMA Channel interrupts.
N  * @param  __HANDLE__: DMA handle
N  * @param __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval None
N  */
N#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (SET_BIT((__HANDLE__)->Instance->CCR, (__INTERRUPT__)))
N
N/**
N  * @brief  Disable the specified DMA Channel interrupts.
N  * @param  __HANDLE__: DMA handle
N  * @param  __INTERRUPT__: specifies the DMA interrupt sources to be enabled or disabled.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval None
N  */
N#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (CLEAR_BIT((__HANDLE__)->Instance->CCR , (__INTERRUPT__)))
N
N/**
N  * @brief  Check whether the specified DMA Channel interrupt is enabled or not.
N  * @param  __HANDLE__: DMA handle
N  * @param  __INTERRUPT__: specifies the DMA interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg DMA_IT_TC:  Transfer complete interrupt mask
N  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask
N  *            @arg DMA_IT_TE:  Transfer error interrupt mask
N  * @retval The state of DMA_IT (SET or RESET).
N  */
N#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  ((((__HANDLE__)->Instance->CCR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/**
N  * @brief  Return the number of remaining data units in the current DMA Channel transfer.
N  * @param  __HANDLE__: DMA handle
N  * @retval The number of remaining data units in the current DMA Channel transfer.
N  */
N#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR)
N
N/**
N  * @}
N  */
N
N/* Include DMA HAL Extension module */
N#include "stm32f1xx_hal_dma_ex.h"   
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_dma_ex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of DMA HAL extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_DMA_EX_H
N#define __STM32F1xx_HAL_DMA_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup DMAEx DMAEx
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup DMAEx_Exported_Macros DMA Extended Exported Macros
N  * @{
N  */
N/* Interrupt & Flag management */
N#if defined (STM32F100xE) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || \
N    defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L || 0L || 1L ||     0L || 0L || 0L
N/** @defgroup DMAEx_High_density_XL_density_Product_devices DMAEx High density and XL density product devices
N  * @{
N  */
N
N/**
N  * @brief  Returns the current DMA Channel transfer complete flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified transfer complete flag index.
N  */
N#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TC7 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\
N   DMA_FLAG_TC5)
X#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TC7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :   DMA_FLAG_TC5)
N
N/**
N  * @brief  Returns the current DMA Channel half transfer complete flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified half transfer complete flag index.
N  */      
N#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_HT7 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\
N   DMA_FLAG_HT5)
X#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_HT7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :   DMA_FLAG_HT5)
N
N/**
N  * @brief  Returns the current DMA Channel transfer error flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified transfer error flag index.
N  */
N#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TE7 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\
N   DMA_FLAG_TE5)
X#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_TE7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :   DMA_FLAG_TE5)
N
N/**
N  * @brief  Return the current DMA Channel Global interrupt flag.
N  * @param  __HANDLE__: DMA handle
N  * @retval The specified transfer error flag index.
N  */
N#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GL1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GL2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GL3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GL4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GL5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GL6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_GL7 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_GL1 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_GL2 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_GL3 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_GL4 :\
N   DMA_FLAG_GL5)
X#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GL1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GL2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GL3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GL4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GL5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GL6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel7))? DMA_FLAG_GL7 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_GL1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_GL2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_GL3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_GL4 :   DMA_FLAG_GL5)
N   
N/**
N  * @brief  Get the DMA Channel pending flags.
N  * @param  __HANDLE__: DMA handle
N  * @param  __FLAG__: Get the specified flag.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCx:  Transfer complete flag
N  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
N  *            @arg DMA_FLAG_TEx:  Transfer error flag
N  *         Where x can be 1_7 or 1_5 (depending on DMA1 or DMA2) to select the DMA Channel flag.   
N  * @retval The state of FLAG (SET or RESET).
N  */
N#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\
N(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->ISR & (__FLAG__)) :\
N  (DMA1->ISR & (__FLAG__)))
X#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->ISR & (__FLAG__)) :  (DMA1->ISR & (__FLAG__)))
N
N/**
N  * @brief  Clears the DMA Channel pending flags.
N  * @param  __HANDLE__: DMA handle
N  * @param  __FLAG__: specifies the flag to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCx:  Transfer complete flag
N  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
N  *            @arg DMA_FLAG_TEx:  Transfer error flag
N  *         Where x can be 1_7 or 1_5 (depending on DMA1 or DMA2) to select the DMA Channel flag.   
N  * @retval None
N  */
N#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \
N(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->IFCR = (__FLAG__)) :\
N  (DMA1->IFCR = (__FLAG__)))
X#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Channel7)? (DMA2->IFCR = (__FLAG__)) :  (DMA1->IFCR = (__FLAG__)))
N
N/**
N  * @}
N  */
N
N#else
S/** @defgroup DMA_Low_density_Medium_density_Product_devices DMA Low density and Medium density product devices
S  * @{
S  */
S
S/**
S  * @brief  Returns the current DMA Channel transfer complete flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified transfer complete flag index.
S  */
S#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\
S   DMA_FLAG_TC7)
X#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :   DMA_FLAG_TC7)
S
S/**
S  * @brief  Return the current DMA Channel half transfer complete flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified half transfer complete flag index.
S  */
S#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\
S   DMA_FLAG_HT7)
X#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :   DMA_FLAG_HT7)
S
S/**
S  * @brief  Return the current DMA Channel transfer error flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified transfer error flag index.
S  */
S#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\
S   DMA_FLAG_TE7)
X#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :   DMA_FLAG_TE7)
S
S/**
S  * @brief  Return the current DMA Channel Global interrupt flag.
S  * @param  __HANDLE__: DMA handle
S  * @retval The specified transfer error flag index.
S  */
S#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\
S(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GL1 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GL2 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GL3 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GL4 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GL5 :\
S ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GL6 :\
S   DMA_FLAG_GL7)
X#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GL1 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GL2 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GL3 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GL4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GL5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GL6 :   DMA_FLAG_GL7)
S
S/**
S  * @brief  Get the DMA Channel pending flags.
S  * @param  __HANDLE__: DMA handle
S  * @param  __FLAG__: Get the specified flag.
S  *          This parameter can be any combination of the following values:
S  *            @arg DMA_FLAG_TCx:  Transfer complete flag
S  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
S  *            @arg DMA_FLAG_TEx:  Transfer error flag
S  *            @arg DMA_FLAG_GLx:  Global interrupt flag
S  *         Where x can be 1_7 to select the DMA Channel flag.   
S  * @retval The state of FLAG (SET or RESET).
S  */
S
S#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)   (DMA1->ISR & (__FLAG__))
S
S/**
S  * @brief  Clear the DMA Channel pending flags.
S  * @param  __HANDLE__: DMA handle
S  * @param  __FLAG__: specifies the flag to clear.
S  *          This parameter can be any combination of the following values:
S  *            @arg DMA_FLAG_TCx:  Transfer complete flag
S  *            @arg DMA_FLAG_HTx:  Half transfer complete flag
S  *            @arg DMA_FLAG_TEx:  Transfer error flag
S  *            @arg DMA_FLAG_GLx:  Global interrupt flag
S  *         Where x can be 1_7 to select the DMA Channel flag.   
S  * @retval None
S  */
S#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (DMA1->IFCR = (__FLAG__))
S
S/**
S  * @}
S  */
S
N#endif
N  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || */
N       /* STM32F103xG || STM32F105xC || STM32F107xC */
N
N#endif /* __STM32F1xx_HAL_DMA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 375 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup DMA_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
NHAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_DeInit (DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group2
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout);
Nvoid HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma));
NHAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);
N
N/**
N  * @}
N  */
N
N/** @addtogroup DMA_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State and Error functions ***************************************/
NHAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
Nuint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup DMA_Private_Macros DMA Private Macros
N  * @{
N  */
N
N#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
X#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) ||                                      ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  ||                                      ((DIRECTION) == DMA_MEMORY_TO_MEMORY))
N
N#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U))
N
N#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
N                                            ((STATE) == DMA_PINC_DISABLE))
X#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) ||                                             ((STATE) == DMA_PINC_DISABLE))
N
N#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  || \
N                                        ((STATE) == DMA_MINC_DISABLE))
X#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  ||                                         ((STATE) == DMA_MINC_DISABLE))
N
N#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     || \
N                                           ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
N                                           ((SIZE) == DMA_PDATAALIGN_WORD))
X#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     ||                                            ((SIZE) == DMA_PDATAALIGN_HALFWORD) ||                                            ((SIZE) == DMA_PDATAALIGN_WORD))
N
N#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     || \
N                                       ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
N                                       ((SIZE) == DMA_MDATAALIGN_WORD ))
X#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     ||                                        ((SIZE) == DMA_MDATAALIGN_HALFWORD) ||                                        ((SIZE) == DMA_MDATAALIGN_WORD ))
N
N#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  || \
N                           ((MODE) == DMA_CIRCULAR))
X#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  ||                            ((MODE) == DMA_CIRCULAR))
N
N#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   || \
N                                   ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
N                                   ((PRIORITY) == DMA_PRIORITY_HIGH)   || \
N                                   ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
X#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   ||                                    ((PRIORITY) == DMA_PRIORITY_MEDIUM) ||                                    ((PRIORITY) == DMA_PRIORITY_HIGH)   ||                                    ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))
N
N/**
N  * @}
N  */ 
N
N/* Private functions ---------------------------------------------------------*/
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_DMA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 245 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_DMA_MODULE_ENABLED */
N   
N#ifdef HAL_ETH_MODULE_ENABLED
S  #include "stm32f1xx_hal_eth.h"
N#endif /* HAL_ETH_MODULE_ENABLED */  
N   
N#ifdef HAL_CAN_MODULE_ENABLED
S #include "stm32f1xx_hal_can.h"
N#endif /* HAL_CAN_MODULE_ENABLED */
N
N#ifdef HAL_CEC_MODULE_ENABLED
S #include "stm32f1xx_hal_cec.h"
N#endif /* HAL_CEC_MODULE_ENABLED */
N
N#ifdef HAL_CORTEX_MODULE_ENABLED
N #include "stm32f1xx_hal_cortex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_cortex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_cortex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of CORTEX HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_CORTEX_H
N#define __STM32F1xx_HAL_CORTEX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup CORTEX
N  * @{
N  */ 
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup CORTEX_Exported_Types Cortex Exported Types
N  * @{
N  */
N
N#if (__MPU_PRESENT == 1U)
X#if (0U == 1U)
S/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
S  * @brief  MPU Region initialization structure 
S  * @{
S  */
Stypedef struct
S{
S  uint8_t                Enable;                /*!< Specifies the status of the region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Enable                 */
S  uint8_t                Number;                /*!< Specifies the number of the region to protect. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Number                 */
S  uint32_t               BaseAddress;           /*!< Specifies the base address of the region to protect.                           */
S  uint8_t                Size;                  /*!< Specifies the size of the region to protect. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Size                   */
S  uint8_t                SubRegionDisable;      /*!< Specifies the number of the subregion protection to disable. 
S                                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF    */         
S  uint8_t                TypeExtField;          /*!< Specifies the TEX field level.
S                                                     This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                    */                 
S  uint8_t                AccessPermission;      /*!< Specifies the region access permission type. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes  */
S  uint8_t                DisableExec;           /*!< Specifies the instruction access status. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
S  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */
S  uint8_t                IsCacheable;           /*!< Specifies the cacheable status of the region protected. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable              */
S  uint8_t                IsBufferable;          /*!< Specifies the bufferable status of the protected region. 
S                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable             */
S}MPU_Region_InitTypeDef;
S/**
S  * @}
S  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
N  * @{
N  */
N
N/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group
N  * @{
N  */
N#define NVIC_PRIORITYGROUP_0         0x00000007U /*!< 0 bits for pre-emption priority
N                                                      4 bits for subpriority */
N#define NVIC_PRIORITYGROUP_1         0x00000006U /*!< 1 bits for pre-emption priority
N                                                      3 bits for subpriority */
N#define NVIC_PRIORITYGROUP_2         0x00000005U /*!< 2 bits for pre-emption priority
N                                                      2 bits for subpriority */
N#define NVIC_PRIORITYGROUP_3         0x00000004U /*!< 3 bits for pre-emption priority
N                                                      1 bits for subpriority */
N#define NVIC_PRIORITYGROUP_4         0x00000003U /*!< 4 bits for pre-emption priority
N                                                      0 bits for subpriority */
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_SysTick_clock_source CORTEX _SysTick clock source 
N  * @{
N  */
N#define SYSTICK_CLKSOURCE_HCLK_DIV8    0x00000000U
N#define SYSTICK_CLKSOURCE_HCLK         0x00000004U
N
N/**
N  * @}
N  */
N
N#if (__MPU_PRESENT == 1)
X#if (0U == 1)
S/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control
S  * @{
S  */
S#define  MPU_HFNMI_PRIVDEF_NONE           0x00000000U
S#define  MPU_HARDFAULT_NMI                MPU_CTRL_HFNMIENA_Msk
S#define  MPU_PRIVILEGED_DEFAULT           MPU_CTRL_PRIVDEFENA_Msk
S#define  MPU_HFNMI_PRIVDEF               (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)
S
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
S  * @{
S  */
S#define  MPU_REGION_ENABLE     ((uint8_t)0x01)
S#define  MPU_REGION_DISABLE    ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
S  * @{
S  */
S#define  MPU_INSTRUCTION_ACCESS_ENABLE      ((uint8_t)0x00)
S#define  MPU_INSTRUCTION_ACCESS_DISABLE     ((uint8_t)0x01)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
S  * @{
S  */
S#define  MPU_ACCESS_SHAREABLE        ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_SHAREABLE    ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
S  * @{
S  */
S#define  MPU_ACCESS_CACHEABLE         ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_CACHEABLE     ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
S  * @{
S  */
S#define  MPU_ACCESS_BUFFERABLE         ((uint8_t)0x01)
S#define  MPU_ACCESS_NOT_BUFFERABLE     ((uint8_t)0x00)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels
S  * @{
S  */
S#define  MPU_TEX_LEVEL0    ((uint8_t)0x00)
S#define  MPU_TEX_LEVEL1    ((uint8_t)0x01)
S#define  MPU_TEX_LEVEL2    ((uint8_t)0x02)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
S  * @{
S  */
S#define   MPU_REGION_SIZE_32B      ((uint8_t)0x04)
S#define   MPU_REGION_SIZE_64B      ((uint8_t)0x05)
S#define   MPU_REGION_SIZE_128B     ((uint8_t)0x06)
S#define   MPU_REGION_SIZE_256B     ((uint8_t)0x07)
S#define   MPU_REGION_SIZE_512B     ((uint8_t)0x08)
S#define   MPU_REGION_SIZE_1KB      ((uint8_t)0x09)
S#define   MPU_REGION_SIZE_2KB      ((uint8_t)0x0A)
S#define   MPU_REGION_SIZE_4KB      ((uint8_t)0x0B)
S#define   MPU_REGION_SIZE_8KB      ((uint8_t)0x0C)
S#define   MPU_REGION_SIZE_16KB     ((uint8_t)0x0D)
S#define   MPU_REGION_SIZE_32KB     ((uint8_t)0x0E)
S#define   MPU_REGION_SIZE_64KB     ((uint8_t)0x0F)
S#define   MPU_REGION_SIZE_128KB    ((uint8_t)0x10)
S#define   MPU_REGION_SIZE_256KB    ((uint8_t)0x11)
S#define   MPU_REGION_SIZE_512KB    ((uint8_t)0x12)
S#define   MPU_REGION_SIZE_1MB      ((uint8_t)0x13)
S#define   MPU_REGION_SIZE_2MB      ((uint8_t)0x14)
S#define   MPU_REGION_SIZE_4MB      ((uint8_t)0x15)
S#define   MPU_REGION_SIZE_8MB      ((uint8_t)0x16)
S#define   MPU_REGION_SIZE_16MB     ((uint8_t)0x17)
S#define   MPU_REGION_SIZE_32MB     ((uint8_t)0x18)
S#define   MPU_REGION_SIZE_64MB     ((uint8_t)0x19)
S#define   MPU_REGION_SIZE_128MB    ((uint8_t)0x1A)
S#define   MPU_REGION_SIZE_256MB    ((uint8_t)0x1B)
S#define   MPU_REGION_SIZE_512MB    ((uint8_t)0x1C)
S#define   MPU_REGION_SIZE_1GB      ((uint8_t)0x1D)
S#define   MPU_REGION_SIZE_2GB      ((uint8_t)0x1E)
S#define   MPU_REGION_SIZE_4GB      ((uint8_t)0x1F)
S/**
S  * @}
S  */
S   
S/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes 
S  * @{
S  */
S#define  MPU_REGION_NO_ACCESS      ((uint8_t)0x00)
S#define  MPU_REGION_PRIV_RW        ((uint8_t)0x01)
S#define  MPU_REGION_PRIV_RW_URO    ((uint8_t)0x02)
S#define  MPU_REGION_FULL_ACCESS    ((uint8_t)0x03)
S#define  MPU_REGION_PRIV_RO        ((uint8_t)0x05)
S#define  MPU_REGION_PRIV_RO_URO    ((uint8_t)0x06)
S/**
S  * @}
S  */
S
S/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
S  * @{
S  */
S#define  MPU_REGION_NUMBER0    ((uint8_t)0x00)
S#define  MPU_REGION_NUMBER1    ((uint8_t)0x01)
S#define  MPU_REGION_NUMBER2    ((uint8_t)0x02)
S#define  MPU_REGION_NUMBER3    ((uint8_t)0x03)
S#define  MPU_REGION_NUMBER4    ((uint8_t)0x04)
S#define  MPU_REGION_NUMBER5    ((uint8_t)0x05)
S#define  MPU_REGION_NUMBER6    ((uint8_t)0x06)
S#define  MPU_REGION_NUMBER7    ((uint8_t)0x07)
S/**
S  * @}
S  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N
N/* Exported Macros -----------------------------------------------------------*/
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup CORTEX_Exported_Functions
N  * @{
N  */
N  
N/** @addtogroup CORTEX_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
Nvoid HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
Nvoid HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
Nvoid HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_SystemReset(void);
Nuint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);
N/**
N  * @}
N  */
N
N/** @addtogroup CORTEX_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
Nuint32_t HAL_NVIC_GetPriorityGrouping(void);
Nvoid HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
Nuint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
Nuint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
Nvoid HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
Nvoid HAL_SYSTICK_IRQHandler(void);
Nvoid HAL_SYSTICK_Callback(void);
N
N#if (__MPU_PRESENT == 1U)
X#if (0U == 1U)
Svoid HAL_MPU_Enable(uint32_t MPU_Control);
Svoid HAL_MPU_Disable(void);
Svoid HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);
N#endif /* __MPU_PRESENT */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup CORTEX_Private_Macros CORTEX Private Macros
N  * @{
N  */
N#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_1) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_2) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_3) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_4))
X#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_1) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_2) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_3) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_4))
N
N#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10U)
N
N#define IS_NVIC_SUB_PRIORITY(PRIORITY)         ((PRIORITY) < 0x10U)
N
N#define IS_NVIC_DEVICE_IRQ(IRQ)                ((IRQ) >= (IRQn_Type)0x00U)
N
N#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \
N                                       ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
X#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) ||                                        ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
N
N#if (__MPU_PRESENT == 1U)
X#if (0U == 1U)
S#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \
S                                     ((STATE) == MPU_REGION_DISABLE))
X#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) ||                                      ((STATE) == MPU_REGION_DISABLE))
S
S#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \
S                                          ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
X#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) ||                                           ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
S
S#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
X#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
S
S#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
X#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
S
S#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) || \
S                                          ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
X#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
S
S#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  || \
S                                ((TYPE) == MPU_TEX_LEVEL1)  || \
S                                ((TYPE) == MPU_TEX_LEVEL2))
X#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  ||                                 ((TYPE) == MPU_TEX_LEVEL1)  ||                                 ((TYPE) == MPU_TEX_LEVEL2))
S
S#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RW)     || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RW_URO) || \
S                                                  ((TYPE) == MPU_REGION_FULL_ACCESS) || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RO)     || \
S                                                  ((TYPE) == MPU_REGION_PRIV_RO_URO))
X#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   ||                                                   ((TYPE) == MPU_REGION_PRIV_RW)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RW_URO) ||                                                   ((TYPE) == MPU_REGION_FULL_ACCESS) ||                                                   ((TYPE) == MPU_REGION_PRIV_RO)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RO_URO))
S
S#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER1) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER2) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER3) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER4) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER5) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER6) || \
S                                         ((NUMBER) == MPU_REGION_NUMBER7))
X#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) ||                                          ((NUMBER) == MPU_REGION_NUMBER1) ||                                          ((NUMBER) == MPU_REGION_NUMBER2) ||                                          ((NUMBER) == MPU_REGION_NUMBER3) ||                                          ((NUMBER) == MPU_REGION_NUMBER4) ||                                          ((NUMBER) == MPU_REGION_NUMBER5) ||                                          ((NUMBER) == MPU_REGION_NUMBER6) ||                                          ((NUMBER) == MPU_REGION_NUMBER7))
S
S#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_64B)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_128B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_256B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_512B)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_1KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_8KB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_16KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_32KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_64KB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_128KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_256KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_512KB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_1MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_8MB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_16MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_32MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_64MB)  || \
S                                     ((SIZE) == MPU_REGION_SIZE_128MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_256MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_512MB) || \
S                                     ((SIZE) == MPU_REGION_SIZE_1GB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_2GB)   || \
S                                     ((SIZE) == MPU_REGION_SIZE_4GB))
X#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   ||                                      ((SIZE) == MPU_REGION_SIZE_64B)   ||                                      ((SIZE) == MPU_REGION_SIZE_128B)  ||                                      ((SIZE) == MPU_REGION_SIZE_256B)  ||                                      ((SIZE) == MPU_REGION_SIZE_512B)  ||                                      ((SIZE) == MPU_REGION_SIZE_1KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128KB) ||                                      ((SIZE) == MPU_REGION_SIZE_256KB) ||                                      ((SIZE) == MPU_REGION_SIZE_512KB) ||                                      ((SIZE) == MPU_REGION_SIZE_1MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128MB) ||                                      ((SIZE) == MPU_REGION_SIZE_256MB) ||                                      ((SIZE) == MPU_REGION_SIZE_512MB) ||                                      ((SIZE) == MPU_REGION_SIZE_1GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4GB))
S
S#define IS_MPU_SUB_REGION_DISABLE(SUBREGION)  ((SUBREGION) < (uint16_t)0x00FF)
N#endif /* __MPU_PRESENT */
N
N/**                                                                          
N  * @}                                                                  
N  */
N
N/* Private functions ---------------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CORTEX_H */
N 
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 261 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_CORTEX_MODULE_ENABLED */
N
N#ifdef HAL_ADC_MODULE_ENABLED
S #include "stm32f1xx_hal_adc.h"
N#endif /* HAL_ADC_MODULE_ENABLED */
N
N#ifdef HAL_CRC_MODULE_ENABLED
S #include "stm32f1xx_hal_crc.h"
N#endif /* HAL_CRC_MODULE_ENABLED */
N
N#ifdef HAL_DAC_MODULE_ENABLED
S #include "stm32f1xx_hal_dac.h"
N#endif /* HAL_DAC_MODULE_ENABLED */
N
N#ifdef HAL_FLASH_MODULE_ENABLED
N #include "stm32f1xx_hal_flash.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_flash.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of Flash HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_FLASH_H
N#define __STM32F1xx_HAL_FLASH_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N   
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASH
N  * @{
N  */
N  
N/** @addtogroup FLASH_Private_Constants
N  * @{
N  */
N#define FLASH_TIMEOUT_VALUE              50000U /* 50 s */
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Private_Macros
N  * @{
N  */
N
N#define IS_FLASH_TYPEPROGRAM(VALUE)  (((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || \
N                                      ((VALUE) == FLASH_TYPEPROGRAM_WORD)     || \
N                                      ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
X#define IS_FLASH_TYPEPROGRAM(VALUE)  (((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) ||                                       ((VALUE) == FLASH_TYPEPROGRAM_WORD)     ||                                       ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
N
N#if   defined(FLASH_ACR_LATENCY)
X#if   1L
N#define IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || \
N                                       ((__LATENCY__) == FLASH_LATENCY_1) || \
N                                       ((__LATENCY__) == FLASH_LATENCY_2))
X#define IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) ||                                        ((__LATENCY__) == FLASH_LATENCY_1) ||                                        ((__LATENCY__) == FLASH_LATENCY_2))
N
N#else
S#define IS_FLASH_LATENCY(__LATENCY__)   ((__LATENCY__) == FLASH_LATENCY_0)
N#endif /* FLASH_ACR_LATENCY */
N/**
N  * @}
N  */  
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup FLASH_Exported_Types FLASH Exported Types
N  * @{
N  */  
N
N/**
N  * @brief  FLASH Procedure structure definition
N  */
Ntypedef enum 
N{
N  FLASH_PROC_NONE              = 0U, 
N  FLASH_PROC_PAGEERASE         = 1U,
N  FLASH_PROC_MASSERASE         = 2U,
N  FLASH_PROC_PROGRAMHALFWORD   = 3U,
N  FLASH_PROC_PROGRAMWORD       = 4U,
N  FLASH_PROC_PROGRAMDOUBLEWORD = 5U
N} FLASH_ProcedureTypeDef;
N
N/** 
N  * @brief  FLASH handle Structure definition  
N  */
Ntypedef struct
N{
N  __IO FLASH_ProcedureTypeDef ProcedureOnGoing; /*!< Internal variable to indicate which procedure is ongoing or not in IT context */
X  volatile FLASH_ProcedureTypeDef ProcedureOnGoing;  
N  
N  __IO uint32_t               DataRemaining;    /*!< Internal variable to save the remaining pages to erase or half-word to program in IT context */
X  volatile uint32_t               DataRemaining;     
N
N  __IO uint32_t               Address;          /*!< Internal variable to save address selected for program or erase */
X  volatile uint32_t               Address;           
N
N  __IO uint64_t               Data;             /*!< Internal variable to save data to be programmed */
X  volatile uint64_t               Data;              
N
N  HAL_LockTypeDef             Lock;             /*!< FLASH locking object                */
N
N  __IO uint32_t               ErrorCode;        /*!< FLASH error code                    
X  volatile uint32_t               ErrorCode;        
N                                                     This parameter can be a value of @ref FLASH_Error_Codes  */
N} FLASH_ProcessTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup FLASH_Exported_Constants FLASH Exported Constants
N  * @{
N  */  
N
N/** @defgroup FLASH_Error_Codes FLASH Error Codes
N  * @{
N  */
N
N#define HAL_FLASH_ERROR_NONE      0x00U  /*!< No error */
N#define HAL_FLASH_ERROR_PROG      0x01U  /*!< Programming error */
N#define HAL_FLASH_ERROR_WRP       0x02U  /*!< Write protection error */
N#define HAL_FLASH_ERROR_OPTV      0x04U  /*!< Option validity error */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASH_Type_Program FLASH Type Program
N  * @{
N  */ 
N#define FLASH_TYPEPROGRAM_HALFWORD             0x01U  /*!<Program a half-word (16-bit) at a specified address.*/
N#define FLASH_TYPEPROGRAM_WORD                 0x02U  /*!<Program a word (32-bit) at a specified address.*/
N#define FLASH_TYPEPROGRAM_DOUBLEWORD           0x03U  /*!<Program a double word (64-bit) at a specified address*/
N
N/**
N  * @}
N  */
N
N#if   defined(FLASH_ACR_LATENCY)
X#if   1L
N/** @defgroup FLASH_Latency FLASH Latency
N  * @{
N  */
N#define FLASH_LATENCY_0            0x00000000U               /*!< FLASH Zero Latency cycle */
N#define FLASH_LATENCY_1            FLASH_ACR_LATENCY_0       /*!< FLASH One Latency cycle */
N#define FLASH_LATENCY_2            FLASH_ACR_LATENCY_1       /*!< FLASH Two Latency cycles */
N
N/**
N  * @}
N  */
N
N#else
S/** @defgroup FLASH_Latency FLASH Latency
S  * @{
S  */
S#define FLASH_LATENCY_0            0x00000000U    /*!< FLASH Zero Latency cycle */
S
S/**
S  * @}
S  */
S
N#endif /* FLASH_ACR_LATENCY */
N/**
N  * @}
N  */  
N  
N/* Exported macro ------------------------------------------------------------*/
N
N/** @defgroup FLASH_Exported_Macros FLASH Exported Macros
N *  @brief macros to control FLASH features 
N *  @{
N */
N 
N/** @defgroup FLASH_Half_Cycle FLASH Half Cycle
N *  @brief macros to handle FLASH half cycle
N * @{
N */
N
N/**
N  * @brief  Enable the FLASH half cycle access.
N  * @note   half cycle access can only be used with a low-frequency clock of less than
N            8 MHz that can be obtained with the use of HSI or HSE but not of PLL.
N  * @retval None
N  */
N#define __HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE()  (FLASH->ACR |= FLASH_ACR_HLFCYA)
N
N/**
N  * @brief  Disable the FLASH half cycle access.
N  * @note   half cycle access can only be used with a low-frequency clock of less than
N            8 MHz that can be obtained with the use of HSI or HSE but not of PLL.
N  * @retval None
N  */
N#define __HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE() (FLASH->ACR &= (~FLASH_ACR_HLFCYA))
N
N/**
N  * @}
N  */
N
N#if defined(FLASH_ACR_LATENCY)
X#if 1L
N/** @defgroup FLASH_EM_Latency FLASH Latency
N *  @brief macros to handle FLASH Latency
N * @{
N */ 
N  
N/**
N  * @brief  Set the FLASH Latency.
N  * @param  __LATENCY__ FLASH Latency                   
N  *         The value of this parameter depend on device used within the same series
N  * @retval None
N  */ 
N#define __HAL_FLASH_SET_LATENCY(__LATENCY__)    (FLASH->ACR = (FLASH->ACR&(~FLASH_ACR_LATENCY)) | (__LATENCY__))
N
N
N/**
N  * @brief  Get the FLASH Latency.
N  * @retval FLASH Latency                   
N  *         The value of this parameter depend on device used within the same series
N  */ 
N#define __HAL_FLASH_GET_LATENCY()     (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
N
N/**
N  * @}
N  */
N
N#endif /* FLASH_ACR_LATENCY */
N/** @defgroup FLASH_Prefetch FLASH Prefetch
N *  @brief macros to handle FLASH Prefetch buffer
N * @{
N */   
N/**
N  * @brief  Enable the FLASH prefetch buffer.
N  * @retval None
N  */ 
N#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()    (FLASH->ACR |= FLASH_ACR_PRFTBE)
N
N/**
N  * @brief  Disable the FLASH prefetch buffer.
N  * @retval None
N  */
N#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_PRFTBE))
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */ 
N
N/* Include FLASH HAL Extended module */
N#include "stm32f1xx_hal_flash_ex.h"  
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_flash_ex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of Flash HAL Extended module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_FLASH_EX_H
N#define __STM32F1xx_HAL_FLASH_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASHEx
N  * @{
N  */ 
N
N/** @addtogroup FLASHEx_Private_Constants
N  * @{
N  */
N
N#define FLASH_SIZE_DATA_REGISTER     0x1FFFF7E0U
N#define OBR_REG_INDEX                1U
N#define SR_FLAG_MASK                 ((uint32_t)(FLASH_SR_BSY | FLASH_SR_PGERR | FLASH_SR_WRPRTERR | FLASH_SR_EOP))
N
N/**
N  * @}
N  */  
N
N/** @addtogroup FLASHEx_Private_Macros
N  * @{
N  */
N
N#define IS_FLASH_TYPEERASE(VALUE)   (((VALUE) == FLASH_TYPEERASE_PAGES) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))
N
N#define IS_OPTIONBYTE(VALUE)        (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_DATA)))
N
N#define IS_WRPSTATE(VALUE)          (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))
N
N#define IS_OB_RDP_LEVEL(LEVEL)      (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1))
N
N#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == OB_DATA_ADDRESS_DATA0) || ((ADDRESS) == OB_DATA_ADDRESS_DATA1)) 
N
N#define IS_OB_IWDG_SOURCE(SOURCE)   (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
N
N#define IS_OB_STOP_SOURCE(SOURCE)   (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))
N
N#define IS_OB_STDBY_SOURCE(SOURCE)  (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_OB_BOOT1(BOOT1)         (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET))
N#endif /* FLASH_BANK2_END */
N
N/* Low Density */
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6))
X#if (0L || 0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)- 1 <= 0x08007FFFU) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)- 1 <= 0x08003FFFU))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)- 1 <= 0x08007FFFU) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)- 1 <= 0x08003FFFU))
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if (defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 0L || 0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFFU) : \
S                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFFU) : \
S                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFFU) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFFU))))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFFU) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFFU) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08007FFFU) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x08003FFFU))))
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N
N/* High Density */
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE))
X#if (0L || 0L || 1L)
N#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0807FFFFU) : \
N                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0805FFFFU) : \
N                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFFU)))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0807FFFFU) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0805FFFFU) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFFU)))
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080FFFFFU) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080BFFFFU))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080FFFFFU) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x080BFFFFU))
N#endif /* FLASH_BANK2_END */
N
N/* Connectivity Line */
N#if (defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L)
S#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFFU) : \
S                                           (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) ==  0x80U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFFU) : \
S                                           ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFFU)))
X#define IS_FLASH_NB_PAGES(ADDRESS,NBPAGES) (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0803FFFFU) :                                            (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) ==  0x80U) ? ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0801FFFFU) :                                            ((ADDRESS)+((NBPAGES)*FLASH_PAGE_SIZE)-1 <= 0x0800FFFFU)))
N#endif /* STM32F105xC || STM32F107xC */
N
N#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000U))
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  || \
S                             ((BANK) == FLASH_BANK_2)  || \
S                             ((BANK) == FLASH_BANK_BOTH))
X#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  ||                              ((BANK) == FLASH_BANK_2)  ||                              ((BANK) == FLASH_BANK_BOTH))
N#else
N#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1))
N#endif /* FLASH_BANK2_END */
N
N/* Low Density */
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6))
X#if (0L || 0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS)  (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? \
S                                            ((ADDRESS) <= FLASH_BANK1_END) :  ((ADDRESS) <= 0x08003FFFU)))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS)  (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ?                                             ((ADDRESS) <= FLASH_BANK1_END) :  ((ADDRESS) <= 0x08003FFFU)))
S
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if (defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 0L || 0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? \
S                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ? \
S                                           ((ADDRESS) <= 0x0800FFFF) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ? \
S                                           ((ADDRESS) <= 0x08007FFF) :  ((ADDRESS) <= 0x08003FFFU)))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x40U) ?                                            ((ADDRESS) <= 0x0800FFFF) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x20U) ?                                            ((ADDRESS) <= 0x08007FFF) :  ((ADDRESS) <= 0x08003FFFU)))))
S
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N
N/* High Density */
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE))
X#if (0L || 0L || 1L)
N#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200U) ? \
N                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180U) ? \
N                                           ((ADDRESS) <= 0x0805FFFFU) :  ((ADDRESS) <= 0x0803FFFFU))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x200U) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x180U) ?                                            ((ADDRESS) <= 0x0805FFFFU) :  ((ADDRESS) <= 0x0803FFFFU))))
N
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400U) ? \
S                                           ((ADDRESS) <= FLASH_BANK2_END) :  ((ADDRESS) <= 0x080BFFFFU)))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x400U) ?                                            ((ADDRESS) <= FLASH_BANK2_END) :  ((ADDRESS) <= 0x080BFFFFU)))
S
N#endif /* FLASH_BANK2_END */
N
N/* Connectivity Line */
N#if (defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L)
S#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100U) ? \
S                                           ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ? \
S                                           ((ADDRESS) <= 0x0801FFFFU) :  ((ADDRESS) <= 0x0800FFFFU))))
X#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= FLASH_BASE) && (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x100U) ?                                            ((ADDRESS) <= FLASH_BANK1_END) :  (((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x80U) ?                                            ((ADDRESS) <= 0x0801FFFFU) :  ((ADDRESS) <= 0x0800FFFFU))))
S
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */  
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup FLASHEx_Exported_Types FLASHEx Exported Types
N  * @{
N  */  
N
N/**
N  * @brief  FLASH Erase structure definition
N  */
Ntypedef struct
N{
N  uint32_t TypeErase;   /*!< TypeErase: Mass erase or page erase.
N                             This parameter can be a value of @ref FLASHEx_Type_Erase */
N  
N  uint32_t Banks;       /*!< Select banks to erase when Mass erase is enabled.
N                             This parameter must be a value of @ref FLASHEx_Banks */    
N  
N  uint32_t PageAddress; /*!< PageAdress: Initial FLASH page address to erase when mass erase is disabled
N                             This parameter must be a number between Min_Data = 0x08000000 and Max_Data = FLASH_BANKx_END 
N                             (x = 1 or 2 depending on devices)*/
N  
N  uint32_t NbPages;     /*!< NbPages: Number of pagess to be erased.
N                             This parameter must be a value between Min_Data = 1 and Max_Data = (max number of pages - value of initial page)*/
N                                                          
N} FLASH_EraseInitTypeDef;
N
N/**
N  * @brief  FLASH Options bytes program structure definition
N  */
Ntypedef struct
N{
N  uint32_t OptionType;  /*!< OptionType: Option byte to be configured.
N                             This parameter can be a value of @ref FLASHEx_OB_Type */
N
N  uint32_t WRPState;    /*!< WRPState: Write protection activation or deactivation.
N                             This parameter can be a value of @ref FLASHEx_OB_WRP_State */
N
N  uint32_t WRPPage;     /*!< WRPPage: specifies the page(s) to be write protected
N                             This parameter can be a value of @ref FLASHEx_OB_Write_Protection */
N
N  uint32_t Banks;        /*!< Select banks for WRP activation/deactivation of all sectors.
N                              This parameter must be a value of @ref FLASHEx_Banks */ 
N    
N  uint8_t RDPLevel;     /*!< RDPLevel: Set the read protection level..
N                             This parameter can be a value of @ref FLASHEx_OB_Read_Protection */
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S  uint8_t USERConfig;   /*!< USERConfig: Program the FLASH User Option Byte: 
S                             IWDG / STOP / STDBY / BOOT1
S                             This parameter can be a combination of @ref FLASHEx_OB_IWatchdog, @ref FLASHEx_OB_nRST_STOP, 
S                             @ref FLASHEx_OB_nRST_STDBY, @ref FLASHEx_OB_BOOT1 */
N#else
N  uint8_t USERConfig;   /*!< USERConfig: Program the FLASH User Option Byte: 
N                             IWDG / STOP / STDBY
N                             This parameter can be a combination of @ref FLASHEx_OB_IWatchdog, @ref FLASHEx_OB_nRST_STOP, 
N                             @ref FLASHEx_OB_nRST_STDBY */
N#endif /* FLASH_BANK2_END */
N
N  uint32_t DATAAddress; /*!< DATAAddress: Address of the option byte DATA to be programmed
N                             This parameter can be a value of @ref FLASHEx_OB_Data_Address */
N  
N  uint8_t DATAData;     /*!< DATAData: Data to be stored in the option byte DATA
N                             This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */
N} FLASH_OBProgramInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup FLASHEx_Exported_Constants FLASHEx Exported Constants
N  * @{
N  */  
N
N/** @defgroup FLASHEx_Constants FLASH Constants
N  * @{
N  */ 
N
N/** @defgroup FLASHEx_Page_Size Page Size
N  * @{
N  */ 
N#if (defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6) || defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB))
X#if (0L || 0L || 0L || 0L || 0L || 0L || 0L)
S#define FLASH_PAGE_SIZE          0x400U
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N       /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N
N#if (defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC))
X#if (0L || 0L || 1L || 0L || 0L || 0L || 0L)
N#define FLASH_PAGE_SIZE          0x800U
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       /* STM32F101xG || STM32F103xG */ 
N       /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_Type_Erase Type Erase
N  * @{
N  */ 
N#define FLASH_TYPEERASE_PAGES     0x00U  /*!<Pages erase only*/
N#define FLASH_TYPEERASE_MASSERASE 0x02U  /*!<Flash mass erase activation*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_Banks Banks
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S#define FLASH_BANK_1     1U /*!< Bank 1   */
S#define FLASH_BANK_2     2U /*!< Bank 2   */
S#define FLASH_BANK_BOTH  ((uint32_t)FLASH_BANK_1 | FLASH_BANK_2) /*!< Bank1 and Bank2  */
S
N#else
N#define FLASH_BANK_1     1U /*!< Bank 1   */
N#endif
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OptionByte_Constants Option Byte Constants
N  * @{
N  */ 
N
N/** @defgroup FLASHEx_OB_Type Option Bytes Type
N  * @{
N  */
N#define OPTIONBYTE_WRP            0x01U  /*!<WRP option byte configuration*/
N#define OPTIONBYTE_RDP            0x02U  /*!<RDP option byte configuration*/
N#define OPTIONBYTE_USER           0x04U  /*!<USER option byte configuration*/
N#define OPTIONBYTE_DATA           0x08U  /*!<DATA option byte configuration*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_WRP_State Option Byte WRP State
N  * @{
N  */ 
N#define OB_WRPSTATE_DISABLE       0x00U  /*!<Disable the write protection of the desired pages*/
N#define OB_WRPSTATE_ENABLE        0x01U  /*!<Enable the write protection of the desired pagess*/
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_Write_Protection Option Bytes Write Protection
N  * @{
N  */
N/* STM32 Low and Medium density devices */
N#if  defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6) \
N  || defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) \
N  || defined(STM32F103xB)
X#if  0L || 0L || 0L   || 0L || 0L || 0L   || 0L
S#define OB_WRP_PAGES0TO3               0x00000001U /*!< Write protection of page 0 to 3 */
S#define OB_WRP_PAGES4TO7               0x00000002U /*!< Write protection of page 4 to 7 */
S#define OB_WRP_PAGES8TO11              0x00000004U /*!< Write protection of page 8 to 11 */
S#define OB_WRP_PAGES12TO15             0x00000008U /*!< Write protection of page 12 to 15 */
S#define OB_WRP_PAGES16TO19             0x00000010U /*!< Write protection of page 16 to 19 */
S#define OB_WRP_PAGES20TO23             0x00000020U /*!< Write protection of page 20 to 23 */
S#define OB_WRP_PAGES24TO27             0x00000040U /*!< Write protection of page 24 to 27 */
S#define OB_WRP_PAGES28TO31             0x00000080U /*!< Write protection of page 28 to 31 */
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N       /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       
N/* STM32 Medium-density devices */
N#if  defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB)
X#if  0L || 0L || 0L || 0L
S#define OB_WRP_PAGES32TO35             0x00000100U   /*!< Write protection of page 32 to 35 */
S#define OB_WRP_PAGES36TO39             0x00000200U   /*!< Write protection of page 36 to 39 */
S#define OB_WRP_PAGES40TO43             0x00000400U   /*!< Write protection of page 40 to 43 */
S#define OB_WRP_PAGES44TO47             0x00000800U   /*!< Write protection of page 44 to 47 */
S#define OB_WRP_PAGES48TO51             0x00001000U   /*!< Write protection of page 48 to 51 */
S#define OB_WRP_PAGES52TO55             0x00002000U   /*!< Write protection of page 52 to 55 */
S#define OB_WRP_PAGES56TO59             0x00004000U   /*!< Write protection of page 56 to 59 */
S#define OB_WRP_PAGES60TO63             0x00008000U   /*!< Write protection of page 60 to 63 */
S#define OB_WRP_PAGES64TO67             0x00010000U   /*!< Write protection of page 64 to 67 */
S#define OB_WRP_PAGES68TO71             0x00020000U   /*!< Write protection of page 68 to 71 */
S#define OB_WRP_PAGES72TO75             0x00040000U   /*!< Write protection of page 72 to 75 */
S#define OB_WRP_PAGES76TO79             0x00080000U   /*!< Write protection of page 76 to 79 */
S#define OB_WRP_PAGES80TO83             0x00100000U   /*!< Write protection of page 80 to 83 */
S#define OB_WRP_PAGES84TO87             0x00200000U   /*!< Write protection of page 84 to 87 */
S#define OB_WRP_PAGES88TO91             0x00400000U   /*!< Write protection of page 88 to 91 */
S#define OB_WRP_PAGES92TO95             0x00800000U   /*!< Write protection of page 92 to 95 */
S#define OB_WRP_PAGES96TO99             0x01000000U   /*!< Write protection of page 96 to 99 */
S#define OB_WRP_PAGES100TO103           0x02000000U   /*!< Write protection of page 100 to 103 */
S#define OB_WRP_PAGES104TO107           0x04000000U   /*!< Write protection of page 104 to 107 */
S#define OB_WRP_PAGES108TO111           0x08000000U   /*!< Write protection of page 108 to 111 */
S#define OB_WRP_PAGES112TO115           0x10000000U   /*!< Write protection of page 112 to 115 */
S#define OB_WRP_PAGES116TO119           0x20000000U   /*!< Write protection of page 115 to 119 */
S#define OB_WRP_PAGES120TO123           0x40000000U   /*!< Write protection of page 120 to 123 */
S#define OB_WRP_PAGES124TO127           0x80000000U    /*!< Write protection of page 124 to 127 */
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N
N
N/* STM32 High-density, XL-density and Connectivity line devices */
N#if  defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE) \
N  || defined(STM32F101xG) || defined(STM32F103xG) \
N  || defined(STM32F105xC) || defined(STM32F107xC)
X#if  0L || 0L || 1L   || 0L || 0L   || 0L || 0L
N#define OB_WRP_PAGES0TO1               0x00000001U  /*!< Write protection of page 0 TO 1 */
N#define OB_WRP_PAGES2TO3               0x00000002U  /*!< Write protection of page 2 TO 3 */
N#define OB_WRP_PAGES4TO5               0x00000004U  /*!< Write protection of page 4 TO 5 */
N#define OB_WRP_PAGES6TO7               0x00000008U  /*!< Write protection of page 6 TO 7 */
N#define OB_WRP_PAGES8TO9               0x00000010U  /*!< Write protection of page 8 TO 9 */
N#define OB_WRP_PAGES10TO11             0x00000020U  /*!< Write protection of page 10 TO 11 */
N#define OB_WRP_PAGES12TO13             0x00000040U  /*!< Write protection of page 12 TO 13 */
N#define OB_WRP_PAGES14TO15             0x00000080U  /*!< Write protection of page 14 TO 15 */
N#define OB_WRP_PAGES16TO17             0x00000100U  /*!< Write protection of page 16 TO 17 */
N#define OB_WRP_PAGES18TO19             0x00000200U  /*!< Write protection of page 18 TO 19 */
N#define OB_WRP_PAGES20TO21             0x00000400U  /*!< Write protection of page 20 TO 21 */
N#define OB_WRP_PAGES22TO23             0x00000800U  /*!< Write protection of page 22 TO 23 */
N#define OB_WRP_PAGES24TO25             0x00001000U  /*!< Write protection of page 24 TO 25 */
N#define OB_WRP_PAGES26TO27             0x00002000U  /*!< Write protection of page 26 TO 27 */
N#define OB_WRP_PAGES28TO29             0x00004000U  /*!< Write protection of page 28 TO 29 */
N#define OB_WRP_PAGES30TO31             0x00008000U  /*!< Write protection of page 30 TO 31 */
N#define OB_WRP_PAGES32TO33             0x00010000U  /*!< Write protection of page 32 TO 33 */
N#define OB_WRP_PAGES34TO35             0x00020000U  /*!< Write protection of page 34 TO 35 */
N#define OB_WRP_PAGES36TO37             0x00040000U  /*!< Write protection of page 36 TO 37 */
N#define OB_WRP_PAGES38TO39             0x00080000U  /*!< Write protection of page 38 TO 39 */
N#define OB_WRP_PAGES40TO41             0x00100000U  /*!< Write protection of page 40 TO 41 */
N#define OB_WRP_PAGES42TO43             0x00200000U  /*!< Write protection of page 42 TO 43 */
N#define OB_WRP_PAGES44TO45             0x00400000U  /*!< Write protection of page 44 TO 45 */
N#define OB_WRP_PAGES46TO47             0x00800000U  /*!< Write protection of page 46 TO 47 */
N#define OB_WRP_PAGES48TO49             0x01000000U  /*!< Write protection of page 48 TO 49 */
N#define OB_WRP_PAGES50TO51             0x02000000U  /*!< Write protection of page 50 TO 51 */
N#define OB_WRP_PAGES52TO53             0x04000000U  /*!< Write protection of page 52 TO 53 */
N#define OB_WRP_PAGES54TO55             0x08000000U  /*!< Write protection of page 54 TO 55 */
N#define OB_WRP_PAGES56TO57             0x10000000U  /*!< Write protection of page 56 TO 57 */
N#define OB_WRP_PAGES58TO59             0x20000000U  /*!< Write protection of page 58 TO 59 */
N#define OB_WRP_PAGES60TO61             0x40000000U  /*!< Write protection of page 60 TO 61 */
N#define OB_WRP_PAGES62TO127            0x80000000U   /*!< Write protection of page 62 TO 127 */
N#define OB_WRP_PAGES62TO255            0x80000000U   /*!< Write protection of page 62 TO 255 */
N#define OB_WRP_PAGES62TO511            0x80000000U   /*!< Write protection of page 62 TO 511 */
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB */
N       /* STM32F101xG || STM32F103xG */ 
N       /* STM32F105xC || STM32F107xC */
N
N#define OB_WRP_ALLPAGES                0xFFFFFFFFU  /*!< Write protection of all Pages */
N 
N/* Low Density */
N#if  defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F103x6)
X#if  0L || 0L || 0L
S#define OB_WRP_PAGES0TO31MASK          0x000000FFU 
N#endif /* STM32F101x6 || STM32F102x6 || STM32F103x6 */
N
N/* Medium Density */
N#if  defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F102xB) || defined(STM32F103xB)
X#if  0L || 0L || 0L || 0L
S#define OB_WRP_PAGES0TO31MASK          0x000000FFU
S#define OB_WRP_PAGES32TO63MASK         0x0000FF00U
S#define OB_WRP_PAGES64TO95MASK         0x00FF0000U
S#define OB_WRP_PAGES96TO127MASK        0xFF000000U
N#endif /* STM32F100xB || STM32F101xB || STM32F102xB || STM32F103xB*/
N       
N/* High Density */
N#if  defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F103xE)  
X#if  0L || 0L || 1L  
N#define OB_WRP_PAGES0TO15MASK          0x000000FFU
N#define OB_WRP_PAGES16TO31MASK         0x0000FF00U
N#define OB_WRP_PAGES32TO47MASK         0x00FF0000U
N#define OB_WRP_PAGES48TO255MASK        0xFF000000U
N#endif /* STM32F100xE || STM32F101xE || STM32F103xE */
N
N/* XL Density */
N#if  defined(STM32F101xG) || defined(STM32F103xG) 
X#if  0L || 0L 
S#define OB_WRP_PAGES0TO15MASK          0x000000FFU
S#define OB_WRP_PAGES16TO31MASK         0x0000FF00U
S#define OB_WRP_PAGES32TO47MASK         0x00FF0000U
S#define OB_WRP_PAGES48TO511MASK        0xFF000000U
N#endif /* STM32F101xG || STM32F103xG */
N      
N/* Connectivity line devices */
N#if defined(STM32F105xC) || defined(STM32F107xC)
X#if 0L || 0L
S#define OB_WRP_PAGES0TO15MASK          0x000000FFU
S#define OB_WRP_PAGES16TO31MASK         0x0000FF00U
S#define OB_WRP_PAGES32TO47MASK         0x00FF0000U
S#define OB_WRP_PAGES48TO127MASK        0xFF000000U
N#endif /* STM32F105xC || STM32F107xC */
N
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_Read_Protection Option Byte Read Protection
N  * @{
N  */
N#define OB_RDP_LEVEL_0            ((uint8_t)0xA5)
N#define OB_RDP_LEVEL_1            ((uint8_t)0x00)
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_OB_IWatchdog Option Byte IWatchdog
N  * @{
N  */ 
N#define OB_IWDG_SW                ((uint16_t)0x0001)  /*!< Software IWDG selected */
N#define OB_IWDG_HW                ((uint16_t)0x0000)  /*!< Hardware IWDG selected */
N/**
N  * @}
N  */
N
N/** @defgroup FLASHEx_OB_nRST_STOP Option Byte nRST STOP
N  * @{
N  */ 
N#define OB_STOP_NO_RST            ((uint16_t)0x0002) /*!< No reset generated when entering in STOP */
N#define OB_STOP_RST               ((uint16_t)0x0000) /*!< Reset generated when entering in STOP */
N/**
N  * @}
N  */ 
N
N/** @defgroup FLASHEx_OB_nRST_STDBY Option Byte nRST STDBY
N  * @{
N  */ 
N#define OB_STDBY_NO_RST           ((uint16_t)0x0004) /*!< No reset generated when entering in STANDBY */
N#define OB_STDBY_RST              ((uint16_t)0x0000) /*!< Reset generated when entering in STANDBY */
N/**
N  * @}
N  */
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S/** @defgroup FLASHEx_OB_BOOT1 Option Byte BOOT1
S  * @{
S  */
S#define OB_BOOT1_RESET            ((uint16_t)0x0000) /*!< BOOT1 Reset */
S#define OB_BOOT1_SET              ((uint16_t)0x0008) /*!< BOOT1 Set */
S/**
S  * @}
S  */
N#endif /* FLASH_BANK2_END */
N
N/** @defgroup FLASHEx_OB_Data_Address  Option Byte Data Address
N  * @{
N  */
N#define OB_DATA_ADDRESS_DATA0     0x1FFFF804U
N#define OB_DATA_ADDRESS_DATA1     0x1FFFF806U
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASHEx_Constants
N  * @{
N  */ 
N
N/** @defgroup FLASH_Flag_definition Flag definition
N  * @brief Flag definition
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S #define FLASH_FLAG_BSY             FLASH_FLAG_BSY_BANK1       /*!< FLASH Bank1 Busy flag                   */ 
S #define FLASH_FLAG_PGERR           FLASH_FLAG_PGERR_BANK1     /*!< FLASH Bank1 Programming error flag      */
S #define FLASH_FLAG_WRPERR          FLASH_FLAG_WRPERR_BANK1    /*!< FLASH Bank1 Write protected error flag  */
S #define FLASH_FLAG_EOP             FLASH_FLAG_EOP_BANK1       /*!< FLASH Bank1 End of Operation flag       */
S
S #define FLASH_FLAG_BSY_BANK1       FLASH_SR_BSY               /*!< FLASH Bank1 Busy flag                   */ 
S #define FLASH_FLAG_PGERR_BANK1     FLASH_SR_PGERR             /*!< FLASH Bank1 Programming error flag      */
S #define FLASH_FLAG_WRPERR_BANK1    FLASH_SR_WRPRTERR          /*!< FLASH Bank1 Write protected error flag  */
S #define FLASH_FLAG_EOP_BANK1       FLASH_SR_EOP               /*!< FLASH Bank1 End of Operation flag       */
S       
S #define FLASH_FLAG_BSY_BANK2       (FLASH_SR2_BSY << 16U)      /*!< FLASH Bank2 Busy flag                   */ 
S #define FLASH_FLAG_PGERR_BANK2     (FLASH_SR2_PGERR << 16U)    /*!< FLASH Bank2 Programming error flag      */
S #define FLASH_FLAG_WRPERR_BANK2    (FLASH_SR2_WRPRTERR << 16U) /*!< FLASH Bank2 Write protected error flag  */
S #define FLASH_FLAG_EOP_BANK2       (FLASH_SR2_EOP << 16U)      /*!< FLASH Bank2 End of Operation flag       */
S
N#else  
N
N #define FLASH_FLAG_BSY             FLASH_SR_BSY              /*!< FLASH Busy flag                          */ 
N #define FLASH_FLAG_PGERR           FLASH_SR_PGERR            /*!< FLASH Programming error flag             */
N #define FLASH_FLAG_WRPERR          FLASH_SR_WRPRTERR         /*!< FLASH Write protected error flag         */
N #define FLASH_FLAG_EOP             FLASH_SR_EOP              /*!< FLASH End of Operation flag              */
N
N#endif
N #define FLASH_FLAG_OPTVERR         ((OBR_REG_INDEX << 8U | FLASH_OBR_OPTERR)) /*!< Option Byte Error        */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASH_Interrupt_definition Interrupt definition
N  * @brief FLASH Interrupt definition
N  * @{
N  */
N#if defined(FLASH_BANK2_END)
X#if 0L
S #define FLASH_IT_EOP               FLASH_IT_EOP_BANK1        /*!< End of FLASH Operation Interrupt source Bank1 */
S #define FLASH_IT_ERR               FLASH_IT_ERR_BANK1        /*!< Error Interrupt source Bank1                  */
S
S #define FLASH_IT_EOP_BANK1         FLASH_CR_EOPIE            /*!< End of FLASH Operation Interrupt source Bank1 */
S #define FLASH_IT_ERR_BANK1         FLASH_CR_ERRIE            /*!< Error Interrupt source Bank1                  */
S
S #define FLASH_IT_EOP_BANK2         (FLASH_CR2_EOPIE << 16U)   /*!< End of FLASH Operation Interrupt source Bank2 */
S #define FLASH_IT_ERR_BANK2         (FLASH_CR2_ERRIE << 16U)   /*!< Error Interrupt source Bank2                  */
S
N#else
N
N #define FLASH_IT_EOP               FLASH_CR_EOPIE          /*!< End of FLASH Operation Interrupt source */
N #define FLASH_IT_ERR               FLASH_CR_ERRIE          /*!< Error Interrupt source                  */
N
N#endif
N/**
N  * @}
N  */  
N
N/**
N  * @}
N  */
N  
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup FLASHEx_Exported_Macros FLASHEx Exported Macros
N  * @{
N  */
N
N/** @defgroup FLASH_Interrupt Interrupt
N *  @brief macros to handle FLASH interrupts
N * @{
N */ 
N
N#if defined(FLASH_BANK2_END)
X#if 0L
S/**
S  * @brief  Enable the specified FLASH interrupt.
S  * @param  __INTERRUPT__  FLASH interrupt 
S  *     This parameter can be any combination of the following values:
S  *     @arg @ref FLASH_IT_EOP_BANK1 End of FLASH Operation Interrupt on bank1
S  *     @arg @ref FLASH_IT_ERR_BANK1 Error Interrupt on bank1
S  *     @arg @ref FLASH_IT_EOP_BANK2 End of FLASH Operation Interrupt on bank2
S  *     @arg @ref FLASH_IT_ERR_BANK2 Error Interrupt on bank2
S  * @retval none
S  */ 
S#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  do { \
S                          /* Enable Bank1 IT */ \
S                          SET_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFFU)); \
S                          /* Enable Bank2 IT */ \
S                          SET_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16U)); \
S                    } while(0U)
X#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  do {                                                       SET_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFFU));                                                       SET_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16U));                     } while(0U)
S
S/**
S  * @brief  Disable the specified FLASH interrupt.
S  * @param  __INTERRUPT__  FLASH interrupt 
S  *     This parameter can be any combination of the following values:
S  *     @arg @ref FLASH_IT_EOP_BANK1 End of FLASH Operation Interrupt on bank1
S  *     @arg @ref FLASH_IT_ERR_BANK1 Error Interrupt on bank1
S  *     @arg @ref FLASH_IT_EOP_BANK2 End of FLASH Operation Interrupt on bank2
S  *     @arg @ref FLASH_IT_ERR_BANK2 Error Interrupt on bank2
S  * @retval none
S  */ 
S#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  do { \
S                          /* Disable Bank1 IT */ \
S                          CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFFU)); \
S                          /* Disable Bank2 IT */ \
S                          CLEAR_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16U)); \
S                    } while(0U)
X#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  do {                                                       CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & 0x0000FFFFU));                                                       CLEAR_BIT(FLASH->CR2, ((__INTERRUPT__) >> 16U));                     } while(0U)
S
S/**
S  * @brief  Get the specified FLASH flag status. 
S  * @param  __FLAG__ specifies the FLASH flag to check.
S  *          This parameter can be one of the following values:
S  *            @arg @ref FLASH_FLAG_EOP_BANK1    FLASH End of Operation flag on bank1
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK1 FLASH Write protected error flag on bank1
S  *            @arg @ref FLASH_FLAG_PGERR_BANK1  FLASH Programming error flag on bank1
S  *            @arg @ref FLASH_FLAG_BSY_BANK1    FLASH Busy flag on bank1
S  *            @arg @ref FLASH_FLAG_EOP_BANK2    FLASH End of Operation flag on bank2
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK2 FLASH Write protected error flag on bank2
S  *            @arg @ref FLASH_FLAG_PGERR_BANK2  FLASH Programming error flag on bank2
S  *            @arg @ref FLASH_FLAG_BSY_BANK2    FLASH Busy flag on bank2
S  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
S  * @retval The new state of __FLAG__ (SET or RESET).
S  */
S#define __HAL_FLASH_GET_FLAG(__FLAG__) (((__FLAG__) == FLASH_FLAG_OPTVERR) ? \
S                                            (FLASH->OBR & FLASH_OBR_OPTERR) : \
S                                        ((((__FLAG__) & SR_FLAG_MASK) != RESET)? \
S                                            (FLASH->SR & ((__FLAG__) & SR_FLAG_MASK)) : \
S                                            (FLASH->SR2 & ((__FLAG__) >> 16U))))
X#define __HAL_FLASH_GET_FLAG(__FLAG__) (((__FLAG__) == FLASH_FLAG_OPTVERR) ?                                             (FLASH->OBR & FLASH_OBR_OPTERR) :                                         ((((__FLAG__) & SR_FLAG_MASK) != RESET)?                                             (FLASH->SR & ((__FLAG__) & SR_FLAG_MASK)) :                                             (FLASH->SR2 & ((__FLAG__) >> 16U))))
S
S/**
S  * @brief  Clear the specified FLASH flag.
S  * @param  __FLAG__ specifies the FLASH flags to clear.
S  *          This parameter can be any combination of the following values:
S  *            @arg @ref FLASH_FLAG_EOP_BANK1    FLASH End of Operation flag on bank1
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK1 FLASH Write protected error flag on bank1
S  *            @arg @ref FLASH_FLAG_PGERR_BANK1  FLASH Programming error flag on bank1
S  *            @arg @ref FLASH_FLAG_BSY_BANK1    FLASH Busy flag on bank1
S  *            @arg @ref FLASH_FLAG_EOP_BANK2    FLASH End of Operation flag on bank2
S  *            @arg @ref FLASH_FLAG_WRPERR_BANK2 FLASH Write protected error flag on bank2
S  *            @arg @ref FLASH_FLAG_PGERR_BANK2  FLASH Programming error flag on bank2
S  *            @arg @ref FLASH_FLAG_BSY_BANK2    FLASH Busy flag on bank2
S  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
S  * @retval none
S  */
S#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)  do { \
S                          /* Clear FLASH_FLAG_OPTVERR flag */ \
S                          if ((__FLAG__) == FLASH_FLAG_OPTVERR) \
S                          { \
S                            CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR); \
S                          } \
S                          else { \
S                          /* Clear Flag in Bank1 */ \
S                          if (((__FLAG__) & SR_FLAG_MASK) != RESET) \
S                          { \
S                            FLASH->SR  = ((__FLAG__) & SR_FLAG_MASK); \
S                          } \
S                          /* Clear Flag in Bank2 */ \
S                          if (((__FLAG__) >> 16U) != RESET) \
S                          { \
S                            FLASH->SR2 = ((__FLAG__) >> 16U); \
S                          } \
S                          } \
S                    } while(0U)
X#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)  do {                                                       if ((__FLAG__) == FLASH_FLAG_OPTVERR)                           {                             CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR);                           }                           else {                                                       if (((__FLAG__) & SR_FLAG_MASK) != RESET)                           {                             FLASH->SR  = ((__FLAG__) & SR_FLAG_MASK);                           }                                                       if (((__FLAG__) >> 16U) != RESET)                           {                             FLASH->SR2 = ((__FLAG__) >> 16U);                           }                           }                     } while(0U)
N#else
N/**
N  * @brief  Enable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
N  *     @arg @ref FLASH_IT_ERR Error Interrupt    
N  * @retval none
N  */ 
N#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  (FLASH->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt
N  *     @arg @ref FLASH_IT_ERR Error Interrupt    
N  * @retval none
N  */ 
N#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)   (FLASH->CR &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Get the specified FLASH flag status. 
N  * @param  __FLAG__ specifies the FLASH flag to check.
N  *          This parameter can be one of the following values:
N  *            @arg @ref FLASH_FLAG_EOP    FLASH End of Operation flag 
N  *            @arg @ref FLASH_FLAG_WRPERR FLASH Write protected error flag 
N  *            @arg @ref FLASH_FLAG_PGERR  FLASH Programming error flag
N  *            @arg @ref FLASH_FLAG_BSY    FLASH Busy flag
N  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
N  * @retval The new state of __FLAG__ (SET or RESET).
N  */
N#define __HAL_FLASH_GET_FLAG(__FLAG__)  (((__FLAG__) == FLASH_FLAG_OPTVERR) ? \
N                                            (FLASH->OBR & FLASH_OBR_OPTERR) : \
N                                            (FLASH->SR & (__FLAG__)))
X#define __HAL_FLASH_GET_FLAG(__FLAG__)  (((__FLAG__) == FLASH_FLAG_OPTVERR) ?                                             (FLASH->OBR & FLASH_OBR_OPTERR) :                                             (FLASH->SR & (__FLAG__)))
N/**
N  * @brief  Clear the specified FLASH flag.
N  * @param  __FLAG__ specifies the FLASH flags to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg @ref FLASH_FLAG_EOP    FLASH End of Operation flag 
N  *            @arg @ref FLASH_FLAG_WRPERR FLASH Write protected error flag 
N  *            @arg @ref FLASH_FLAG_PGERR  FLASH Programming error flag 
N  *            @arg @ref FLASH_FLAG_OPTVERR  Loaded OB and its complement do not match
N  * @retval none
N  */
N#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   do { \
N                          /* Clear FLASH_FLAG_OPTVERR flag */ \
N                          if ((__FLAG__) == FLASH_FLAG_OPTVERR) \
N                          { \
N                            CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR); \
N                          } \
N                          else { \
N                            /* Clear Flag in Bank1 */ \
N                            FLASH->SR  = (__FLAG__); \
N                          } \
N                    } while(0U)
X#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   do {                                                       if ((__FLAG__) == FLASH_FLAG_OPTVERR)                           {                             CLEAR_BIT(FLASH->OBR, FLASH_OBR_OPTERR);                           }                           else {                                                           FLASH->SR  = (__FLAG__);                           }                     } while(0U)
N
N#endif
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASHEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup FLASHEx_Exported_Functions_Group1
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef  HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError);
NHAL_StatusTypeDef  HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASHEx_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
NHAL_StatusTypeDef  HAL_FLASHEx_OBErase(void);
NHAL_StatusTypeDef  HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
Nvoid               HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);
Nuint32_t           HAL_FLASHEx_OBGetUserData(uint32_t DATAAdress);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_FLASH_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 267 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASH_Exported_Functions
N  * @{
N  */
N  
N/** @addtogroup FLASH_Exported_Functions_Group1
N  * @{
N  */
N/* IO operation functions *****************************************************/
NHAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
NHAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
N
N/* FLASH IRQ handler function */
Nvoid       HAL_FLASH_IRQHandler(void);
N/* Callbacks in non blocking modes */ 
Nvoid       HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
Nvoid       HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
NHAL_StatusTypeDef HAL_FLASH_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_Lock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Lock(void);
Nvoid HAL_FLASH_OB_Launch(void);
N
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State and Error functions ***************************************/
Nuint32_t HAL_FLASH_GetError(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private function -------------------------------------------------*/
N/** @addtogroup FLASH_Private_Functions
N * @{
N */
NHAL_StatusTypeDef       FLASH_WaitForLastOperation(uint32_t Timeout);
N#if defined(FLASH_BANK2_END)
X#if 0L
SHAL_StatusTypeDef       FLASH_WaitForLastOperationBank2(uint32_t Timeout);
N#endif /* FLASH_BANK2_END */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_FLASH_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 277 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_FLASH_MODULE_ENABLED */
N
N#ifdef HAL_SRAM_MODULE_ENABLED
S #include "stm32f1xx_hal_sram.h"
N#endif /* HAL_SRAM_MODULE_ENABLED */
N
N#ifdef HAL_NOR_MODULE_ENABLED
S #include "stm32f1xx_hal_nor.h"
N#endif /* HAL_NOR_MODULE_ENABLED */
N
N#ifdef HAL_I2C_MODULE_ENABLED
S #include "stm32f1xx_hal_i2c.h"
N#endif /* HAL_I2C_MODULE_ENABLED */
N
N#ifdef HAL_I2S_MODULE_ENABLED
S #include "stm32f1xx_hal_i2s.h"
N#endif /* HAL_I2S_MODULE_ENABLED */
N
N#ifdef HAL_IWDG_MODULE_ENABLED
S #include "stm32f1xx_hal_iwdg.h"
N#endif /* HAL_IWDG_MODULE_ENABLED */
N
N#ifdef HAL_PWR_MODULE_ENABLED
S #include "stm32f1xx_hal_pwr.h"
N#endif /* HAL_PWR_MODULE_ENABLED */
N
N#ifdef HAL_RTC_MODULE_ENABLED
S #include "stm32f1xx_hal_rtc.h"
N#endif /* HAL_RTC_MODULE_ENABLED */
N
N#ifdef HAL_PCCARD_MODULE_ENABLED
S #include "stm32f1xx_hal_pccard.h"
N#endif /* HAL_PCCARD_MODULE_ENABLED */ 
N
N#ifdef HAL_SD_MODULE_ENABLED
S #include "stm32f1xx_hal_sd.h"
N#endif /* HAL_SD_MODULE_ENABLED */  
N
N#ifdef HAL_NAND_MODULE_ENABLED
S #include "stm32f1xx_hal_nand.h"
N#endif /* HAL_NAND_MODULE_ENABLED */     
N
N#ifdef HAL_SPI_MODULE_ENABLED
S #include "stm32f1xx_hal_spi.h"
N#endif /* HAL_SPI_MODULE_ENABLED */
N
N#ifdef HAL_TIM_MODULE_ENABLED
N #include "stm32f1xx_hal_tim.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_tim.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of TIM HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_TIM_H
N#define __STM32F1xx_HAL_TIM_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIM
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup TIM_Exported_Types TIM Exported Types
N  * @{
N  */
N/**
N  * @brief  TIM Time base Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
N                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t CounterMode;       /*!< Specifies the counter mode.
N                                   This parameter can be a value of @ref TIM_Counter_Mode */
N
N  uint32_t Period;            /*!< Specifies the period value to be loaded into the active
N                                   Auto-Reload Register at the next update event.
N                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.  */
N
N  uint32_t ClockDivision;     /*!< Specifies the clock division.
N                                   This parameter can be a value of @ref TIM_ClockDivision */
N
N  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
N                                    reaches zero, an update event is generated and counting restarts
N                                    from the RCR value (N).
N                                    This means in PWM mode that (N+1) corresponds to:
N                                        - the number of PWM periods in edge-aligned mode
N                                        - the number of half PWM period in center-aligned mode
N                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
N                                     @note This parameter is valid only for TIM1 and TIM8. */
N									 
N  uint32_t AutoReloadPreload;  /*!< Specifies the auto-reload preload.
N                                    This parameter can be a value of @ref TIM_AutoReloadPreload */
N} TIM_Base_InitTypeDef;
N
N/**
N  * @brief  TIM Output Compare Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
N                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCFastMode;   /*!< Specifies the Fast mode state.
N                               This parameter can be a value of @ref TIM_Output_Fast_State
N                               @note This parameter is valid only in PWM1 and PWM2 mode. */
N
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N} TIM_OC_InitTypeDef;
N
N/**
N  * @brief  TIM One Pulse Mode Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
N                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;   /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICFilter;      /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_OnePulse_InitTypeDef;
N
N
N/**
N  * @brief  TIM Input Capture Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t  ICPolarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICPrescaler;  /*!< Specifies the Input Capture Prescaler.
N                              This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t ICFilter;     /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_IC_InitTypeDef;
N
N/**
N  * @brief  TIM Encoder Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t EncoderMode;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Encoder_Mode */
N
N  uint32_t IC1Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC1Selection;  /*!< Specifies the input.
N                               This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC1Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC1Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N
N  uint32_t IC2Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC2Selection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC2Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC2Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_Encoder_InitTypeDef;
N
N
N/**
N  * @brief  TIM Clock Configuration Handle Structure definition
N  */
Ntypedef struct
N{
N  uint32_t ClockSource;     /*!< TIM clock sources
N                                 This parameter can be a value of @ref TIM_Clock_Source */
N  uint32_t ClockPolarity;   /*!< TIM clock polarity
N                                 This parameter can be a value of @ref TIM_Clock_Polarity */
N  uint32_t ClockPrescaler;  /*!< TIM clock prescaler
N                                 This parameter can be a value of @ref TIM_Clock_Prescaler */
N  uint32_t ClockFilter;    /*!< TIM clock filter
N                                This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClockConfigTypeDef;
N
N/**
N  * @brief  TIM Clear Input Configuration Handle Structure definition
N  */
Ntypedef struct
N{
N  uint32_t ClearInputState;      /*!< TIM clear Input state
N                                      This parameter can be ENABLE or DISABLE */
N  uint32_t ClearInputSource;     /*!< TIM clear Input sources
N                                      This parameter can be a value of @ref TIM_ClearInput_Source */
N  uint32_t ClearInputPolarity;   /*!< TIM Clear Input polarity
N                                      This parameter can be a value of @ref TIM_ClearInput_Polarity */
N  uint32_t ClearInputPrescaler;  /*!< TIM Clear Input prescaler
N                                      This parameter can be a value of @ref TIM_ClearInput_Prescaler */
N  uint32_t ClearInputFilter;    /*!< TIM Clear Input filter
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClearInputConfigTypeDef;
N
N/**
N  * @brief  TIM Slave configuration Structure definition
N  */
Ntypedef struct {
N  uint32_t  SlaveMode;      /*!< Slave mode selection
N                               This parameter can be a value of @ref TIM_Slave_Mode */
N  uint32_t  InputTrigger;      /*!< Input Trigger source
N                                  This parameter can be a value of @ref TIM_Trigger_Selection */
N  uint32_t  TriggerPolarity;   /*!< Input Trigger polarity
N                                  This parameter can be a value of @ref TIM_Trigger_Polarity */
N  uint32_t  TriggerPrescaler;  /*!< Input trigger prescaler
N                                  This parameter can be a value of @ref TIM_Trigger_Prescaler */
N  uint32_t  TriggerFilter;     /*!< Input trigger filter
N                                  This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N
N}TIM_SlaveConfigTypeDef;
N
N/**
N  * @brief  HAL State structures definition
N  */
Ntypedef enum
N{
N  HAL_TIM_STATE_RESET             = 0x00U,    /*!< Peripheral not yet initialized or disabled  */
N  HAL_TIM_STATE_READY             = 0x01U,    /*!< Peripheral Initialized and ready for use    */
N  HAL_TIM_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing              */
N  HAL_TIM_STATE_TIMEOUT           = 0x03U,    /*!< Timeout state                               */
N  HAL_TIM_STATE_ERROR             = 0x04U     /*!< Reception process is ongoing                */
N}HAL_TIM_StateTypeDef;
N
N/**
N  * @brief  HAL Active channel structures definition
N  */
Ntypedef enum
N{
N  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,    /*!< The active channel is 1     */
N  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,    /*!< The active channel is 2     */
N  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,    /*!< The active channel is 3     */
N  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,    /*!< The active channel is 4     */
N  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U     /*!< All active channels cleared */
N}HAL_TIM_ActiveChannel;
N
N/**
N  * @brief  TIM Time Base Handle Structure definition
N  */
Ntypedef struct
N{
N  TIM_TypeDef                 *Instance;     /*!< Register base address             */
N  TIM_Base_InitTypeDef        Init;          /*!< TIM Time Base required parameters */
N  HAL_TIM_ActiveChannel       Channel;       /*!< Active channel                    */
N  DMA_HandleTypeDef           *hdma[7U];     /*!< DMA Handlers array
N                                                This array is accessed by a @ref TIM_DMA_Handle_index */
N  HAL_LockTypeDef             Lock;          /*!< Locking object                    */
N  __IO HAL_TIM_StateTypeDef   State;         /*!< TIM operation state               */
X  volatile HAL_TIM_StateTypeDef   State;          
N}TIM_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup TIM_Exported_Constants TIM Exported Constants
N  * @{
N  */
N
N/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel Polarity
N  * @{
N  */
N#define  TIM_INPUTCHANNELPOLARITY_RISING      0x00000000U                       /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_FALLING     (TIM_CCER_CC1P)                   /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE    (TIM_CCER_CC1P | TIM_CCER_CC1NP)  /*!< Polarity for TIx source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Polarity TIM ETR Polarity
N  * @{
N  */
N#define TIM_ETRPOLARITY_INVERTED              (TIM_SMCR_ETP)                    /*!< Polarity for ETR source */
N#define TIM_ETRPOLARITY_NONINVERTED           0x00000000U                       /*!< Polarity for ETR source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler
N  * @{
N  */
N#define TIM_ETRPRESCALER_DIV1                 0x00000000U                       /*!< No prescaler is used */
N#define TIM_ETRPRESCALER_DIV2                 (TIM_SMCR_ETPS_0)                 /*!< ETR input source is divided by 2 */
N#define TIM_ETRPRESCALER_DIV4                 (TIM_SMCR_ETPS_1)                 /*!< ETR input source is divided by 4 */
N#define TIM_ETRPRESCALER_DIV8                 (TIM_SMCR_ETPS)                   /*!< ETR input source is divided by 8 */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Counter_Mode TIM Counter Mode
N  * @{
N  */
N#define TIM_COUNTERMODE_UP                 0x00000000U
N#define TIM_COUNTERMODE_DOWN               TIM_CR1_DIR
N#define TIM_COUNTERMODE_CENTERALIGNED1     TIM_CR1_CMS_0
N#define TIM_COUNTERMODE_CENTERALIGNED2     TIM_CR1_CMS_1
N#define TIM_COUNTERMODE_CENTERALIGNED3     TIM_CR1_CMS
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClockDivision TIM ClockDivision
N  * @{
N  */
N#define TIM_CLOCKDIVISION_DIV1                       0x00000000U
N#define TIM_CLOCKDIVISION_DIV2                       (TIM_CR1_CKD_0)
N#define TIM_CLOCKDIVISION_DIV4                       (TIM_CR1_CKD_1)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload
N  * @{
N  */
N#define TIM_AUTORELOAD_PRELOAD_DISABLE                0x0000U              /*!< TIMx_ARR register is not buffered */
N#define TIM_AUTORELOAD_PRELOAD_ENABLE                 (TIM_CR1_ARPE)       /*!< TIMx_ARR register is buffered */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM modes
N  * @{
N  */
N#define TIM_OCMODE_TIMING                   0x00000000U
N#define TIM_OCMODE_ACTIVE                   (TIM_CCMR1_OC1M_0)
N#define TIM_OCMODE_INACTIVE                 (TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M)
N#define TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_FORCED_INACTIVE          (TIM_CCMR1_OC1M_2)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_State TIM Output Compare State
N  * @{
N  */
N#define TIM_OUTPUTSTATE_DISABLE            0x00000000U
N#define TIM_OUTPUTSTATE_ENABLE             (TIM_CCER_CC1E)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Fast_State TIM Output Fast State
N  * @{
N  */
N#define TIM_OCFAST_DISABLE                0x00000000U
N#define TIM_OCFAST_ENABLE                 (TIM_CCMR1_OC1FE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State
N  * @{
N  */
N#define TIM_OUTPUTNSTATE_DISABLE            0x00000000U
N#define TIM_OUTPUTNSTATE_ENABLE             (TIM_CCER_CC1NE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity
N  * @{
N  */
N#define TIM_OCPOLARITY_HIGH                0x00000000U
N#define TIM_OCPOLARITY_LOW                 (TIM_CCER_CC1P)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity
N  * @{
N  */
N#define TIM_OCNPOLARITY_HIGH               0x00000000U
N#define TIM_OCNPOLARITY_LOW                (TIM_CCER_CC1NP)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State
N  * @{
N  */
N#define TIM_OCIDLESTATE_SET                (TIM_CR2_OIS1)
N#define TIM_OCIDLESTATE_RESET              0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State
N  * @{
N  */
N#define TIM_OCNIDLESTATE_SET               (TIM_CR2_OIS1N)
N#define TIM_OCNIDLESTATE_RESET             0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Channel TIM Channel
N  * @{
N  */
N#define TIM_CHANNEL_1                      0x00000000U
N#define TIM_CHANNEL_2                      0x00000004U
N#define TIM_CHANNEL_3                      0x00000008U
N#define TIM_CHANNEL_4                      0x0000000CU
N#define TIM_CHANNEL_ALL                    0x00000018U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity
N  * @{
N  */
N#define  TIM_ICPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING
N#define  TIM_ICPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection
N  * @{
N  */
N#define TIM_ICSELECTION_DIRECTTI           (TIM_CCMR1_CC1S_0)   /*!< TIM Input 1, 2, 3 or 4 is selected to be
N                                                                               connected to IC1, IC2, IC3 or IC4, respectively */
N#define TIM_ICSELECTION_INDIRECTTI         (TIM_CCMR1_CC1S_1)   /*!< TIM Input 1, 2, 3 or 4 is selected to be
N                                                                               connected to IC2, IC1, IC4 or IC3, respectively */
N#define TIM_ICSELECTION_TRC                (TIM_CCMR1_CC1S)     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler
N  * @{
N  */
N#define TIM_ICPSC_DIV1                     0x00000000U              /*!< Capture performed each time an edge is detected on the capture input */
N#define TIM_ICPSC_DIV2                     (TIM_CCMR1_IC1PSC_0)     /*!< Capture performed once every 2 events */
N#define TIM_ICPSC_DIV4                     (TIM_CCMR1_IC1PSC_1)     /*!< Capture performed once every 4 events */
N#define TIM_ICPSC_DIV8                     (TIM_CCMR1_IC1PSC)       /*!< Capture performed once every 8 events */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode
N  * @{
N  */
N#define TIM_OPMODE_SINGLE                  (TIM_CR1_OPM)
N#define TIM_OPMODE_REPETITIVE              0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Encoder_Mode TIM Encoder Mode
N  * @{
N  */
N#define TIM_ENCODERMODE_TI1                (TIM_SMCR_SMS_0)
N#define TIM_ENCODERMODE_TI2                (TIM_SMCR_SMS_1)
N#define TIM_ENCODERMODE_TI12               (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Interrupt_definition TIM Interrupt Definition
N  * @{
N  */
N#define TIM_IT_UPDATE           (TIM_DIER_UIE)
N#define TIM_IT_CC1              (TIM_DIER_CC1IE)
N#define TIM_IT_CC2              (TIM_DIER_CC2IE)
N#define TIM_IT_CC3              (TIM_DIER_CC3IE)
N#define TIM_IT_CC4              (TIM_DIER_CC4IE)
N#define TIM_IT_COM              (TIM_DIER_COMIE)
N#define TIM_IT_TRIGGER          (TIM_DIER_TIE)
N#define TIM_IT_BREAK            (TIM_DIER_BIE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Commutation_Source  TIM Commutation Source
N  * @{
N  */
N#define TIM_COMMUTATION_TRGI              (TIM_CR2_CCUS)
N#define TIM_COMMUTATION_SOFTWARE          0x00000000U
N
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_sources TIM DMA Sources
N  * @{
N  */
N#define TIM_DMA_UPDATE                     (TIM_DIER_UDE)
N#define TIM_DMA_CC1                        (TIM_DIER_CC1DE)
N#define TIM_DMA_CC2                        (TIM_DIER_CC2DE)
N#define TIM_DMA_CC3                        (TIM_DIER_CC3DE)
N#define TIM_DMA_CC4                        (TIM_DIER_CC4DE)
N#define TIM_DMA_COM                        (TIM_DIER_COMDE)
N#define TIM_DMA_TRIGGER                    (TIM_DIER_TDE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Event_Source TIM Event Source
N  * @{
N  */
N#define TIM_EVENTSOURCE_UPDATE              TIM_EGR_UG
N#define TIM_EVENTSOURCE_CC1                 TIM_EGR_CC1G
N#define TIM_EVENTSOURCE_CC2                 TIM_EGR_CC2G
N#define TIM_EVENTSOURCE_CC3                 TIM_EGR_CC3G
N#define TIM_EVENTSOURCE_CC4                 TIM_EGR_CC4G
N#define TIM_EVENTSOURCE_COM                 TIM_EGR_COMG
N#define TIM_EVENTSOURCE_TRIGGER             TIM_EGR_TG
N#define TIM_EVENTSOURCE_BREAK               TIM_EGR_BG
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Flag_definition TIM Flag Definition
N  * @{
N  */
N#define TIM_FLAG_UPDATE                    (TIM_SR_UIF)
N#define TIM_FLAG_CC1                       (TIM_SR_CC1IF)
N#define TIM_FLAG_CC2                       (TIM_SR_CC2IF)
N#define TIM_FLAG_CC3                       (TIM_SR_CC3IF)
N#define TIM_FLAG_CC4                       (TIM_SR_CC4IF)
N#define TIM_FLAG_COM                       (TIM_SR_COMIF)
N#define TIM_FLAG_TRIGGER                   (TIM_SR_TIF)
N#define TIM_FLAG_BREAK                     (TIM_SR_BIF)
N#define TIM_FLAG_CC1OF                     (TIM_SR_CC1OF)
N#define TIM_FLAG_CC2OF                     (TIM_SR_CC2OF)
N#define TIM_FLAG_CC3OF                     (TIM_SR_CC3OF)
N#define TIM_FLAG_CC4OF                     (TIM_SR_CC4OF)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Source TIM Clock Source
N  * @{
N  */
N#define	TIM_CLOCKSOURCE_ETRMODE2    (TIM_SMCR_ETPS_1)
N#define	TIM_CLOCKSOURCE_INTERNAL    (TIM_SMCR_ETPS_0)
N#define	TIM_CLOCKSOURCE_ITR0        ((uint32_t)0x0000)
N#define	TIM_CLOCKSOURCE_ITR1        (TIM_SMCR_TS_0)
N#define	TIM_CLOCKSOURCE_ITR2        (TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_ITR3        (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_TI1ED       (TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI1         (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI2         (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_ETRMODE1    (TIM_SMCR_TS)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Polarity TIM Clock Polarity
N  * @{
N  */
N#define TIM_CLOCKPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED           /*!< Polarity for ETRx clock sources */
N#define TIM_CLOCKPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED        /*!< Polarity for ETRx clock sources */
N#define TIM_CLOCKPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING    /*!< Polarity for TIx clock sources */
N#define TIM_CLOCKPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING   /*!< Polarity for TIx clock sources */
N#define TIM_CLOCKPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE  /*!< Polarity for TIx clock sources */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler
N  * @{
N  */
N#define TIM_CLOCKPRESCALER_DIV1                 TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_CLOCKPRESCALER_DIV2                 TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */
N#define TIM_CLOCKPRESCALER_DIV4                 TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */
N#define TIM_CLOCKPRESCALER_DIV8                 TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Source TIM ClearInput Source
N  * @{
N  */
N#define TIM_CLEARINPUTSOURCE_ETR           0x00000001U
N#define TIM_CLEARINPUTSOURCE_NONE          0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity
N  * @{
N  */
N#define TIM_CLEARINPUTPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED                    /*!< Polarity for ETRx pin */
N#define TIM_CLEARINPUTPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED                 /*!< Polarity for ETRx pin */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler
N  * @{
N  */
N#define TIM_CLEARINPUTPRESCALER_DIV1                    TIM_ETRPRESCALER_DIV1      /*!< No prescaler is used */
N#define TIM_CLEARINPUTPRESCALER_DIV2                    TIM_ETRPRESCALER_DIV2      /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV4                    TIM_ETRPRESCALER_DIV4      /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV8                    TIM_ETRPRESCALER_DIV8        /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR Off State Selection for Run mode state
N  * @{
N  */
N#define TIM_OSSR_ENABLE         (TIM_BDTR_OSSR)
N#define TIM_OSSR_DISABLE        0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI Off State Selection for Idle mode state
N  * @{
N  */
N#define TIM_OSSI_ENABLE	       (TIM_BDTR_OSSI)
N#define TIM_OSSI_DISABLE       0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Lock_level TIM Lock level
N  * @{
N  */
N#define TIM_LOCKLEVEL_OFF          0x00000000U
N#define TIM_LOCKLEVEL_1            (TIM_BDTR_LOCK_0)
N#define TIM_LOCKLEVEL_2            (TIM_BDTR_LOCK_1)
N#define TIM_LOCKLEVEL_3            (TIM_BDTR_LOCK)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable Disable
N  * @{
N  */
N#define TIM_BREAK_ENABLE          (TIM_BDTR_BKE)
N#define TIM_BREAK_DISABLE         0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Break_Polarity TIM Break Input Polarity
N  * @{
N  */
N#define TIM_BREAKPOLARITY_LOW        0x00000000U
N#define TIM_BREAKPOLARITY_HIGH       (TIM_BDTR_BKP)
N/**
N  * @}
N  */
N/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable
N  * @{
N  */
N#define TIM_AUTOMATICOUTPUT_ENABLE           (TIM_BDTR_AOE)
N#define	TIM_AUTOMATICOUTPUT_DISABLE          0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection
N  * @{
N  */
N#define	TIM_TRGO_RESET            0x00000000U
N#define	TIM_TRGO_ENABLE           (TIM_CR2_MMS_0)
N#define	TIM_TRGO_UPDATE           (TIM_CR2_MMS_1)
N#define	TIM_TRGO_OC1              ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC1REF           (TIM_CR2_MMS_2)
N#define	TIM_TRGO_OC2REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC3REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1))
N#define	TIM_TRGO_OC4REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Slave_Mode TIM Slave Mode
N  * @{
N  */
N#define TIM_SLAVEMODE_DISABLE              0x00000000U
N#define TIM_SLAVEMODE_RESET                0x00000004U
N#define TIM_SLAVEMODE_GATED                0x00000005U
N#define TIM_SLAVEMODE_TRIGGER              0x00000006U
N#define TIM_SLAVEMODE_EXTERNAL1            0x00000007U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Master_Slave_Mode TIM Master Slave Mode
N  * @{
N  */
N#define TIM_MASTERSLAVEMODE_ENABLE          0x00000080U
N#define TIM_MASTERSLAVEMODE_DISABLE         0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Selection TIM Trigger Selection
N  * @{
N  */
N#define TIM_TS_ITR0                        0x00000000U
N#define TIM_TS_ITR1                        0x00000010U
N#define TIM_TS_ITR2                        0x00000020U
N#define TIM_TS_ITR3                        0x00000030U
N#define TIM_TS_TI1F_ED                     0x00000040U
N#define TIM_TS_TI1FP1                      0x00000050U
N#define TIM_TS_TI2FP2                      0x00000060U
N#define TIM_TS_ETRF                        0x00000070U
N#define TIM_TS_NONE                        0x0000FFFFU
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity
N  * @{
N  */
N#define TIM_TRIGGERPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED      /*!< Polarity for ETRx trigger sources */
N#define TIM_TRIGGERPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED   /*!< Polarity for ETRx trigger sources */
N#define TIM_TRIGGERPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING        /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N#define TIM_TRIGGERPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING       /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N#define TIM_TRIGGERPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE      /*!< Polarity for TIxFPx or TI1_ED trigger sources */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler
N  * @{
N  */
N#define TIM_TRIGGERPRESCALER_DIV1             TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_TRIGGERPRESCALER_DIV2             TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */
N#define TIM_TRIGGERPRESCALER_DIV4             TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */
N#define TIM_TRIGGERPRESCALER_DIV8             TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection
N  * @{
N  */
N#define TIM_TI1SELECTION_CH1                0x00000000U
N#define TIM_TI1SELECTION_XORCOMBINATION     (TIM_CR2_TI1S)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Base_address TIM DMA Base Address
N  * @{
N  */
N#define TIM_DMABASE_CR1                    0x00000000U
N#define TIM_DMABASE_CR2                    0x00000001U
N#define TIM_DMABASE_SMCR                   0x00000002U
N#define TIM_DMABASE_DIER                   0x00000003U
N#define TIM_DMABASE_SR                     0x00000004U
N#define TIM_DMABASE_EGR                    0x00000005U
N#define TIM_DMABASE_CCMR1                  0x00000006U
N#define TIM_DMABASE_CCMR2                  0x00000007U
N#define TIM_DMABASE_CCER                   0x00000008U
N#define TIM_DMABASE_CNT                    0x00000009U
N#define TIM_DMABASE_PSC                    0x0000000AU
N#define TIM_DMABASE_ARR                    0x0000000BU
N#define TIM_DMABASE_RCR                    0x0000000CU
N#define TIM_DMABASE_CCR1                   0x0000000DU
N#define TIM_DMABASE_CCR2                   0x0000000EU
N#define TIM_DMABASE_CCR3                   0x0000000FU
N#define TIM_DMABASE_CCR4                   0x00000010U
N#define TIM_DMABASE_BDTR                   0x00000011U
N#define TIM_DMABASE_DCR                    0x00000012U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length
N  * @{
N  */
N#define TIM_DMABURSTLENGTH_1TRANSFER           0x00000000U
N#define TIM_DMABURSTLENGTH_2TRANSFERS          0x00000100U
N#define TIM_DMABURSTLENGTH_3TRANSFERS          0x00000200U
N#define TIM_DMABURSTLENGTH_4TRANSFERS          0x00000300U
N#define TIM_DMABURSTLENGTH_5TRANSFERS          0x00000400U
N#define TIM_DMABURSTLENGTH_6TRANSFERS          0x00000500U
N#define TIM_DMABURSTLENGTH_7TRANSFERS          0x00000600U
N#define TIM_DMABURSTLENGTH_8TRANSFERS          0x00000700U
N#define TIM_DMABURSTLENGTH_9TRANSFERS          0x00000800U
N#define TIM_DMABURSTLENGTH_10TRANSFERS         0x00000900U
N#define TIM_DMABURSTLENGTH_11TRANSFERS         0x00000A00U
N#define TIM_DMABURSTLENGTH_12TRANSFERS         0x00000B00U
N#define TIM_DMABURSTLENGTH_13TRANSFERS         0x00000C00U
N#define TIM_DMABURSTLENGTH_14TRANSFERS         0x00000D00U
N#define TIM_DMABURSTLENGTH_15TRANSFERS         0x00000E00U
N#define TIM_DMABURSTLENGTH_16TRANSFERS         0x00000F00U
N#define TIM_DMABURSTLENGTH_17TRANSFERS         0x00001000U
N#define TIM_DMABURSTLENGTH_18TRANSFERS         0x00001100U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_Handle_index TIM DMA Handle Index
N  * @{
N  */
N#define TIM_DMA_ID_UPDATE                ((uint16_t)0x0)       /*!< Index of the DMA handle used for Update DMA requests */
N#define TIM_DMA_ID_CC1                   ((uint16_t)0x1)       /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */
N#define TIM_DMA_ID_CC2                   ((uint16_t)0x2)       /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */
N#define TIM_DMA_ID_CC3                   ((uint16_t)0x3)       /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */
N#define TIM_DMA_ID_CC4                   ((uint16_t)0x4)       /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */
N#define TIM_DMA_ID_COMMUTATION           ((uint16_t)0x5)       /*!< Index of the DMA handle used for Commutation DMA requests */
N#define TIM_DMA_ID_TRIGGER               ((uint16_t)0x6)       /*!< Index of the DMA handle used for Trigger DMA requests */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Channel_CC_State TIM Capture/Compare Channel State
N  * @{
N  */
N#define TIM_CCx_ENABLE                   0x00000001U
N#define TIM_CCx_DISABLE                  0x00000000U
N#define TIM_CCxN_ENABLE                  0x00000004U
N#define TIM_CCxN_DISABLE                 0x00000000U
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private Constants -----------------------------------------------------------*/
N/** @defgroup TIM_Private_Constants TIM Private Constants
N  * @{
N  */
N
N/* The counter of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
N#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
N
N/**
N  * @}
N  */
N
N/* Private Macros -----------------------------------------------------------*/
N/** @defgroup TIM_Private_Macros TIM Private Macros
N * @{
N */
N
N#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              || \
N                                   ((MODE) == TIM_COUNTERMODE_DOWN)            || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
X#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              ||                                    ((MODE) == TIM_COUNTERMODE_DOWN)            ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
N
N#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV2) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV4))
X#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV2) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV4))
N
N#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \
N                                            ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
X#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) ||                                             ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
N
N#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || \
N                               ((MODE) == TIM_OCMODE_PWM2))
X#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) ||                                ((MODE) == TIM_OCMODE_PWM2))
N                              
N#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       || \
N                          ((MODE) == TIM_OCMODE_ACTIVE)           || \
N                          ((MODE) == TIM_OCMODE_INACTIVE)         || \
N                          ((MODE) == TIM_OCMODE_TOGGLE)           || \
N                          ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    || \
N                          ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
X#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       ||                           ((MODE) == TIM_OCMODE_ACTIVE)           ||                           ((MODE) == TIM_OCMODE_INACTIVE)         ||                           ((MODE) == TIM_OCMODE_TOGGLE)           ||                           ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    ||                           ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
N
N#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || \
N                                  ((STATE) == TIM_OCFAST_ENABLE))
X#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) ||                                   ((STATE) == TIM_OCFAST_ENABLE))
N
N#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || \
N                                      ((POLARITY) == TIM_OCPOLARITY_LOW))
X#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) ||                                       ((POLARITY) == TIM_OCPOLARITY_LOW))
N
N#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || \
N                                       ((POLARITY) == TIM_OCNPOLARITY_LOW))
X#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) ||                                        ((POLARITY) == TIM_OCNPOLARITY_LOW))
N
N#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || \
N                                    ((STATE) == TIM_OCIDLESTATE_RESET))
X#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) ||                                     ((STATE) == TIM_OCIDLESTATE_RESET))
N
N#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) || \
N                                     ((STATE) == TIM_OCNIDLESTATE_RESET))
X#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) ||                                      ((STATE) == TIM_OCNIDLESTATE_RESET))
N
N#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                  ((CHANNEL) == TIM_CHANNEL_2) || \
N                                  ((CHANNEL) == TIM_CHANNEL_3) || \
N                                  ((CHANNEL) == TIM_CHANNEL_4) || \
N                                  ((CHANNEL) == TIM_CHANNEL_ALL))
X#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                   ((CHANNEL) == TIM_CHANNEL_2) ||                                   ((CHANNEL) == TIM_CHANNEL_3) ||                                   ((CHANNEL) == TIM_CHANNEL_4) ||                                   ((CHANNEL) == TIM_CHANNEL_ALL))
N
N#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                      ((CHANNEL) == TIM_CHANNEL_2))
X#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                       ((CHANNEL) == TIM_CHANNEL_2))
N
N#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                                ((CHANNEL) == TIM_CHANNEL_2) || \
N                                                ((CHANNEL) == TIM_CHANNEL_3))
X#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                                 ((CHANNEL) == TIM_CHANNEL_2) ||                                                 ((CHANNEL) == TIM_CHANNEL_3))
N
N#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   || \
N                                      ((POLARITY) == TIM_ICPOLARITY_FALLING))
X#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   ||                                       ((POLARITY) == TIM_ICPOLARITY_FALLING))
N
N#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI)   || \
N                                        ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || \
N                                        ((SELECTION) == TIM_ICSELECTION_TRC))
X#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI)   ||                                         ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) ||                                         ((SELECTION) == TIM_ICSELECTION_TRC))
N
N#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV2) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV4) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV8))
X#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) ||                                         ((PRESCALER) == TIM_ICPSC_DIV2) ||                                         ((PRESCALER) == TIM_ICPSC_DIV4) ||                                         ((PRESCALER) == TIM_ICPSC_DIV8))
N
N#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || \
N                               ((MODE) == TIM_OPMODE_REPETITIVE))
X#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) ||                                ((MODE) == TIM_OPMODE_REPETITIVE))
N
N#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI2) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI12))   
X#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) ||                                    ((MODE) == TIM_ENCODERMODE_TI2) ||                                    ((MODE) == TIM_ENCODERMODE_TI12))   
N
N#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U))
N
N#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & 0xFFFFFF00U) == 0x00000000U) && ((SOURCE) != 0x00000000U))
N
N#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI2)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
X#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI2)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
N
N#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
X#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
N
N#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) 
X#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) 
N
N#define IS_TIM_CLOCKFILTER(ICFILTER)       ((ICFILTER) <= 0x0FU) 
N
N#define IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)      || \
N                                          ((SOURCE) == TIM_CLEARINPUTSOURCE_NONE))
X#define IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)      ||                                           ((SOURCE) == TIM_CLEARINPUTSOURCE_NONE))
N
N#define IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || \
N                                              ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
X#define IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) ||                                               ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
N
N#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || \
N                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
X#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) ||                                                   ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
N
N#define IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU)
N
N#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || \
N                                  ((STATE) == TIM_OSSR_DISABLE))
X#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) ||                                   ((STATE) == TIM_OSSR_DISABLE))
N
N#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) || \
N                                  ((STATE) == TIM_OSSI_DISABLE))
X#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) ||                                   ((STATE) == TIM_OSSI_DISABLE))
N
N#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_1)   || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_2)   || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_3))
X#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) ||                                   ((LEVEL) == TIM_LOCKLEVEL_1)   ||                                   ((LEVEL) == TIM_LOCKLEVEL_2)   ||                                   ((LEVEL) == TIM_LOCKLEVEL_3))
N
N#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || \
N                                   ((STATE) == TIM_BREAK_DISABLE))
X#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) ||                                    ((STATE) == TIM_BREAK_DISABLE))
N
N#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || \
N                                         ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
X#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) ||                                          ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
N
N#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || \
N                                              ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
X#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) ||                                               ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
N
N#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET)  || \
N                                    ((SOURCE) == TIM_TRGO_ENABLE) || \
N                                    ((SOURCE) == TIM_TRGO_UPDATE) || \
N                                    ((SOURCE) == TIM_TRGO_OC1)    || \
N                                    ((SOURCE) == TIM_TRGO_OC1REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC2REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC3REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC4REF))
X#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET)  ||                                     ((SOURCE) == TIM_TRGO_ENABLE) ||                                     ((SOURCE) == TIM_TRGO_UPDATE) ||                                     ((SOURCE) == TIM_TRGO_OC1)    ||                                     ((SOURCE) == TIM_TRGO_OC1REF) ||                                     ((SOURCE) == TIM_TRGO_OC2REF) ||                                     ((SOURCE) == TIM_TRGO_OC3REF) ||                                     ((SOURCE) == TIM_TRGO_OC4REF))
N
N#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || \
N                                 ((MODE) == TIM_SLAVEMODE_GATED)   || \
N                                 ((MODE) == TIM_SLAVEMODE_RESET)   || \
N                                 ((MODE) == TIM_SLAVEMODE_TRIGGER) || \
N                                 ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
X#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) ||                                  ((MODE) == TIM_SLAVEMODE_GATED)   ||                                  ((MODE) == TIM_SLAVEMODE_RESET)   ||                                  ((MODE) == TIM_SLAVEMODE_TRIGGER) ||                                  ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
N
N#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || \
N                                 ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
X#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) ||                                  ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
N
N#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0)    || \
N                                             ((SELECTION) == TIM_TS_ITR1)    || \
N                                             ((SELECTION) == TIM_TS_ITR2)    || \
N                                             ((SELECTION) == TIM_TS_ITR3)    || \
N                                             ((SELECTION) == TIM_TS_TI1F_ED) || \
N                                             ((SELECTION) == TIM_TS_TI1FP1)  || \
N                                             ((SELECTION) == TIM_TS_TI2FP2)  || \
N                                             ((SELECTION) == TIM_TS_ETRF))
X#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0)    ||                                              ((SELECTION) == TIM_TS_ITR1)    ||                                              ((SELECTION) == TIM_TS_ITR2)    ||                                              ((SELECTION) == TIM_TS_ITR3)    ||                                              ((SELECTION) == TIM_TS_TI1F_ED) ||                                              ((SELECTION) == TIM_TS_TI1FP1)  ||                                              ((SELECTION) == TIM_TS_TI2FP2)  ||                                              ((SELECTION) == TIM_TS_ETRF))
N
N#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                                           ((SELECTION) == TIM_TS_ITR1) || \
N                                                           ((SELECTION) == TIM_TS_ITR2) || \
N                                                           ((SELECTION) == TIM_TS_ITR3) || \
N                                                           ((SELECTION) == TIM_TS_NONE))
X#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                                            ((SELECTION) == TIM_TS_ITR1) ||                                                            ((SELECTION) == TIM_TS_ITR2) ||                                                            ((SELECTION) == TIM_TS_ITR3) ||                                                            ((SELECTION) == TIM_TS_NONE))
N
N#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
X#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
N
N#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
X#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
N
N#define IS_TIM_TRIGGERFILTER(ICFILTER)     ((ICFILTER) <= 0x0FU)
N
N#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1)            || \
N                                             ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
X#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1)            ||                                              ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
N
N#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1)   || \
N                               ((BASE) == TIM_DMABASE_CR2)   || \
N                               ((BASE) == TIM_DMABASE_SMCR)  || \
N                               ((BASE) == TIM_DMABASE_DIER)  || \
N                               ((BASE) == TIM_DMABASE_SR)    || \
N                               ((BASE) == TIM_DMABASE_EGR)   || \
N                               ((BASE) == TIM_DMABASE_CCMR1) || \
N                               ((BASE) == TIM_DMABASE_CCMR2) || \
N                               ((BASE) == TIM_DMABASE_CCER)  || \
N                               ((BASE) == TIM_DMABASE_CNT)   || \
N                               ((BASE) == TIM_DMABASE_PSC)   || \
N                               ((BASE) == TIM_DMABASE_ARR)   || \
N                               ((BASE) == TIM_DMABASE_RCR)   || \
N                               ((BASE) == TIM_DMABASE_CCR1)  || \
N                               ((BASE) == TIM_DMABASE_CCR2)  || \
N                               ((BASE) == TIM_DMABASE_CCR3)  || \
N                               ((BASE) == TIM_DMABASE_CCR4)  || \
N                               ((BASE) == TIM_DMABASE_BDTR)  || \
N                               ((BASE) == TIM_DMABASE_DCR))
X#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1)   ||                                ((BASE) == TIM_DMABASE_CR2)   ||                                ((BASE) == TIM_DMABASE_SMCR)  ||                                ((BASE) == TIM_DMABASE_DIER)  ||                                ((BASE) == TIM_DMABASE_SR)    ||                                ((BASE) == TIM_DMABASE_EGR)   ||                                ((BASE) == TIM_DMABASE_CCMR1) ||                                ((BASE) == TIM_DMABASE_CCMR2) ||                                ((BASE) == TIM_DMABASE_CCER)  ||                                ((BASE) == TIM_DMABASE_CNT)   ||                                ((BASE) == TIM_DMABASE_PSC)   ||                                ((BASE) == TIM_DMABASE_ARR)   ||                                ((BASE) == TIM_DMABASE_RCR)   ||                                ((BASE) == TIM_DMABASE_CCR1)  ||                                ((BASE) == TIM_DMABASE_CCR2)  ||                                ((BASE) == TIM_DMABASE_CCR3)  ||                                ((BASE) == TIM_DMABASE_CCR4)  ||                                ((BASE) == TIM_DMABASE_BDTR)  ||                                ((BASE) == TIM_DMABASE_DCR))
N
N#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER)   || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS)  || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
X#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER)   ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS)  ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
N
N#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU)
N
N/** @brief Set TIM IC prescaler
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @param  __ICPSC__: specifies the prescaler value.
N  * @retval None
N  */
N#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\
N ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
X#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
N
N/** @brief Reset TIM IC prescaler
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @retval None
N  */
N#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\
N ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
X#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
N
N
N/** @brief Set TIM IC polarity
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @param  __POLARITY__: specifies TIM Channel Polarity
N  * @retval None
N  */
N#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\
N ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U) & TIM_CCER_CC4P)))
X#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U) & TIM_CCER_CC4P)))
N
N/** @brief Reset TIM IC polarity
N  * @param  __HANDLE__: TIM handle
N  * @param  __CHANNEL__: specifies TIM Channel
N  * @retval None
N  */
N#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
N ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
X#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
N
N/**
N  * @}
N  */
N
N/* Private Functions --------------------------------------------------------*/
N/** @addtogroup TIM_Private_Functions
N * @{
N */
Nvoid TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure);
Nvoid TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
Nvoid TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
Nvoid TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMAError(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState);
N/**
N  * @}
N  */
N
N/* Exported macros -----------------------------------------------------------*/
N/** @defgroup TIM_Exported_Macros TIM Exported Macros
N  * @{
N  */
N
N/** @brief  Reset TIM handle state
N  * @param  __HANDLE__: TIM handle.
N  * @retval None
N  */
N#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET)
N
N/**
N  * @brief  Enable the TIM peripheral.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N */
N#define __HAL_TIM_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
N
N/**
N  * @brief  Enable the TIM main Output.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_MOE_ENABLE(__HANDLE__)             ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
N
N/**
N  * @brief  Disable the TIM peripheral.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) \
N                            { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) \
N                            { \
N                              (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
N                            } \
N                          } \
N                        } while(0U)
X#define __HAL_TIM_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U)                             {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U)                             {                               (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN);                             }                           }                         } while(0U)
N/* The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N/**
N  * @brief  Disable the TIM main Output.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been disabled
N  */
N#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) \
N                          { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) \
N                            { \
N                              (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
N                            } \
N                            } \
N                        } while(0U)
X#define __HAL_TIM_MOE_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U)                           {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U)                             {                               (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE);                             }                             }                         } while(0U)
N
N/**
N  * @brief  Disable the TIM main Output.
N  * @param  __HANDLE__: TIM handle
N  * @retval None
N  * @note The Main Output Enable of a timer instance is disabled unconditionally
N  */
N#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__)  (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
N
N/**
N  * @brief  Enables the specified TIM interrupt.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:  Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:  Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
N
N/**
N  * @brief  Disables the specified TIM interrupt.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:  Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:  Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Enables the specified DMA request.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __DMA__: specifies the TIM DMA request to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:  Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:  Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)         ((__HANDLE__)->Instance->DIER |= (__DMA__))
N
N/**
N  * @brief  Disables the specified DMA request.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __DMA__: specifies the TIM DMA request to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:  Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:  Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)        ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
N
N/**
N  * @brief  Checks whether the specified TIM interrupt flag is set or not.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __FLAG__: specifies the TIM interrupt flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
N
N/**
N  * @brief  Clears the specified TIM interrupt flag.
N  * @param  __HANDLE__: specifies the TIM Handle.
N  * @param  __FLAG__: specifies the TIM interrupt flag to clear.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/**
N  * @brief  Checks whether the specified TIM interrupt has occurred or not.
N  * @param  __HANDLE__: TIM handle
N  * @param  __INTERRUPT__: specifies the TIM interrupt source to check.
N  * @retval The state of TIM_IT (SET or RESET).
N  */
N#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/**
N  * @brief Clear the TIM interrupt pending bits
N  * @param  __HANDLE__: TIM handle
N  * @param  __INTERRUPT__: specifies the interrupt pending bit to clear.
N  * @retval None
N  */
N#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
N
N/**
N  * @brief  Indicates whether or not the TIM Counter is used as downcounter
N  * @param  __HANDLE__: TIM handle.
N  * @retval False (Counter used as upcounter) or True (Counter used as downcounter)
N  * @note This macro is particularly usefull to get the counting mode when the timer operates in Center-aligned mode or Encoder
Nmode.
N  */
N#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)            (((__HANDLE__)->Instance->CR1 & (TIM_CR1_DIR)) == (TIM_CR1_DIR))
N
N/**
N  * @brief  Sets the TIM active prescaler register value on update event.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __PRESC__: specifies the active prescaler register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)       ((__HANDLE__)->Instance->PSC = (__PRESC__))
N
N/**
N  * @brief  Sets the TIM Capture Compare Register value on runtime without
N  *         calling another time ConfigChannel function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __COMPARE__: specifies the Capture Compare register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \
N(*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__))
X#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__))
N
N/**
N  * @brief  Gets the TIM Capture Compare Register value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channel associated with the capture compare register
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get capture/compare 1 register value
N  *            @arg TIM_CHANNEL_2: get capture/compare 2 register value
N  *            @arg TIM_CHANNEL_3: get capture/compare 3 register value
N  *            @arg TIM_CHANNEL_4: get capture/compare 4 register value
N  * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy)
N  */
N#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \
N  (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)))
X#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__)   (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)))
N
N/**
N  * @brief  Sets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __COUNTER__: specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__)  ((__HANDLE__)->Instance->CNT = (__COUNTER__))
N
N/**
N  * @brief  Gets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT)
N  */
N#define __HAL_TIM_GET_COUNTER(__HANDLE__) \
N   ((__HANDLE__)->Instance->CNT)
X#define __HAL_TIM_GET_COUNTER(__HANDLE__)    ((__HANDLE__)->Instance->CNT)
N
N/**
N  * @brief  Sets the TIM Autoreload Register value on runtime without calling
N  *         another time any Init function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __AUTORELOAD__: specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \
N                        do{                                                    \
N                              (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);  \
N                              (__HANDLE__)->Init.Period = (__AUTORELOAD__);    \
N                          } while(0U)
X#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__)                         do{                                                                                  (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);                                (__HANDLE__)->Init.Period = (__AUTORELOAD__);                              } while(0U)
N
N/**
N  * @brief  Gets the TIM Autoreload Register value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @retval @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR)
N  */
N#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) \
N   ((__HANDLE__)->Instance->ARR)
X#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__)    ((__HANDLE__)->Instance->ARR)
N
N/**
N  * @brief  Sets the TIM Clock Division value on runtime without calling
N  *         another time any Init function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CKD__: specifies the clock division value.
N  *          This parameter can be one of the following value:
N  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT 
N  * @retval None
N  */
N#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \
N                        do{                                                             \
N                              (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);  \
N                              (__HANDLE__)->Instance->CR1 |= (__CKD__);                 \
N                              (__HANDLE__)->Init.ClockDivision = (__CKD__);             \
N                          } while(0U)
X#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__)                         do{                                                                                           (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);                                (__HANDLE__)->Instance->CR1 |= (__CKD__);                                               (__HANDLE__)->Init.ClockDivision = (__CKD__);                                       } while(0U)
N
N/**
N  * @brief  Gets the TIM Clock Division value on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @retval The clock division can be one of the following values:
N  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT 
N  */
N#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)  \
N   ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
X#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)     ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
N
N/**
N  * @brief  Sets the TIM Input Capture prescaler on runtime without calling
N  *         another time HAL_TIM_IC_ConfigChannel() function.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__ : TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __ICPSC__: specifies the Input Capture4 prescaler new value.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_ICPSC_DIV1: no prescaler
N  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
N  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
N  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
N  * @retval None
N  */
N#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \
N                        do{                                                    \
N                              TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));  \
N                              TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
N                          } while(0U)
X#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__)                         do{                                                                                  TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));                                TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__));                           } while(0U)
N
N/**
N  * @brief  Gets the TIM Input Capture prescaler on runtime
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get input capture 1 prescaler value
N  *            @arg TIM_CHANNEL_2: get input capture 2 prescaler value
N  *            @arg TIM_CHANNEL_3: get input capture 3 prescaler value
N  *            @arg TIM_CHANNEL_4: get input capture 4 prescaler value
N  * @retval The input capture prescaler can be one of the following values:
N  *            @arg TIM_ICPSC_DIV1: no prescaler
N  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
N  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
N  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
N  */
N#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)  \
N  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\
N   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\
N   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\
N   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
X#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)    (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
N
N/**
N  * @brief  Set the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__: TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is set, only counter
N  *        overflow/underflow generates an update interrupt or DMA request (if
N  *        enabled)
N  * @retval None
N  */
N#define __HAL_TIM_URS_ENABLE(__HANDLE__) \
N    ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
X#define __HAL_TIM_URS_ENABLE(__HANDLE__)     ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
N
N/**
N  * @brief  Reset the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__: TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is reset, any of the
N  *        following events generate an update interrupt or DMA request (if
N  *        enabled):
N  *          (+) Counter overflow/underflow
N  *          (+) Setting the UG bit
N  *          (+) Update generation through the slave mode controller
N  * @retval None
N  */
N#define __HAL_TIM_URS_DISABLE(__HANDLE__) \
N      ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
X#define __HAL_TIM_URS_DISABLE(__HANDLE__)       ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
N
N/**
N  * @brief  Sets the TIM Capture x input polarity on runtime.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __POLARITY__: Polarity for TIx source   
N  *            @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge
N  * @note  The polarity TIM_INPUTCHANNELPOLARITY_BOTHEDGE is not authorized  for TIM Channel 4.     
N  * @retval None
N  */
N#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)    \
N        do{                                                                     \
N          TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));               \
N          TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \
N        }while(0U)
X#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)            do{                                                                               TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));                         TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__));         }while(0U)
N
N/**
N  * @}
N  */
N
N/* Include TIM HAL Extension module */
N#include "stm32f1xx_hal_tim_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_tim_ex.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of TIM HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_TIM_EX_H
N#define __STM32F1xx_HAL_TIM_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIMEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup TIMEx_Exported_Types TIMEx Exported Types
N  * @{
N  */
N
N
N/** 
N  * @brief  TIM Hall sensor Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N
N  uint32_t IC1Polarity;            /*!< Specifies the active edge of the input signal.
N                                        This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC1Prescaler;        /*!< Specifies the Input Capture Prescaler.
N                                     This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC1Filter;           /*!< Specifies the input capture filter.
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */  
N  uint32_t Commutation_Delay;  /*!< Specifies the pulse value to be loaded into the Capture Compare Register. 
N                                    This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
N} TIM_HallSensor_InitTypeDef;
N
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 1L || 0L ||     0L || 0L
N
N/** 
N  * @brief  TIM Break and Dead time configuration Structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t OffStateRunMode;       /*!< TIM off state in run mode
N                                     This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
N  uint32_t OffStateIDLEMode;      /*!< TIM off state in IDLE mode
N                                     This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
N  uint32_t LockLevel;             /*!< TIM Lock level
N                                     This parameter can be a value of @ref TIM_Lock_level */                             
N  uint32_t DeadTime;              /*!< TIM dead Time 
N                                     This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
N  uint32_t BreakState;            /*!< TIM Break State 
N                                     This parameter can be a value of @ref TIM_Break_Input_enable_disable */
N  uint32_t BreakPolarity;         /*!< TIM Break input polarity 
N                                     This parameter can be a value of @ref TIM_Break_Polarity */
N  uint32_t AutomaticOutput;       /*!< TIM Automatic Output Enable state 
N                                     This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */           
N} TIM_BreakDeadTimeConfigTypeDef;
N
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/** 
N  * @brief  TIM Master configuration Structure definition  
N  */ 
Ntypedef struct {
N  uint32_t  MasterOutputTrigger;   /*!< Trigger output (TRGO) selection 
N                                      This parameter can be a value of @ref TIM_Master_Mode_Selection */ 
N  uint32_t  MasterSlaveMode;       /*!< Master/slave mode selection 
N                                      This parameter can be a value of @ref TIM_Master_Slave_Mode */
N}TIM_MasterConfigTypeDef;
N
N/**
N  * @}
N  */ 
N
N/* Exported constants --------------------------------------------------------*/
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 1L || 0L ||     0L || 0L
N/** @defgroup TIMEx_Exported_Constants TIMEx Exported Constants
N  * @{
N  */
N    
N/** @defgroup TIMEx_Clock_Filter TIMEx Clock Filter
N  * @{
N  */
N#define IS_TIM_DEADTIME(DEADTIME)      ((DEADTIME) <= 0xFFU)          /*!< BreakDead Time */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/* Exported macro ------------------------------------------------------------*/
N/**
N  * @brief  Sets the TIM Output compare preload.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
N        (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\
N         ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\
N         ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\
N         ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE))
X#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)            (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :         ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :         ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :         ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE))
N
N/**
N  * @brief  Resets the TIM Output compare preload.
N  * @param  __HANDLE__: TIM handle.
N  * @param  __CHANNEL__: TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
N        (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_OC1PE) :\
N         ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_OC2PE) :\
N         ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_OC3PE) :\
N         ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_OC4PE))
X#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)            (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_OC1PE) :         ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_OC2PE) :         ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_OC3PE) :         ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_OC4PE))
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIMEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group1
N  * @{
N */
N/* Timer Hall Sensor functions  **********************************************/
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim);
N
Nvoid HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim);
N
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 1L || 0L ||     0L || 0L
N
N/** @addtogroup TIMEx_Exported_Functions_Group2
N * @{
N */
N/* Timer Complementary Output Compare functions  *****************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group3
N * @{
N */
N/* Timer Complementary PWM functions  ****************************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group4
N * @{
N */
N/* Timer Complementary One Pulse functions  **********************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N/**
N  * @}
N  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/** @addtogroup TIMEx_Exported_Functions_Group5
N * @{
N */
N/* Extended Control functions  ************************************************/
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 1L || 0L ||     0L || 0L
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
NHAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group6
N  * @{
N  */
N/* Extension Callback *********************************************************/
Nvoid HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N#if defined (STM32F100xB) || defined (STM32F100xE) ||                                                   \
N    defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || \
N    defined (STM32F105xC) || defined (STM32F107xC)
X#if 0L || 0L ||                                                       0L || 0L || 1L || 0L ||     0L || 0L
N/** @addtogroup TIMEx_Exported_Functions_Group7
N  * @{
N  */
N/* Extension Peripheral State functions  **************************************/
NHAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N#endif /* defined(STM32F100xB) || defined(STM32F100xE) ||                                                 */
N       /* defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || */
N       /* defined(STM32F105xC) || defined(STM32F107xC)                                                    */
N
N/**
N  * @}
N  */ 
N/* End of exported functions -------------------------------------------------*/
N
N/* Private functions----------------------------------------------------------*/
N/** @defgroup TIMEx_Private_Functions TIMEx Private Functions
N* @{
N*/
Nvoid TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
N/**
N* @}
N*/ 
N/* End of private functions --------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F1xx_HAL_TIM_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 1580 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIM_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group1
N * @{
N */
N/* Time Base functions ********************************************************/
NHAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group2
N * @{
N */
N/* Timer Output Compare functions **********************************************/
NHAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group3
N * @{
N */
N/* Timer PWM functions *********************************************************/
NHAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group4
N * @{
N */
N/* Timer Input Capture functions ***********************************************/
NHAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group5
N * @{
N */
N/* Timer One Pulse functions ***************************************************/
NHAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
NHAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group6
N * @{
N */
N/* Timer Encoder functions *****************************************************/
NHAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group7
N * @{
N */
N/* Interrupt Handler functions  **********************************************/
Nvoid HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group8
N * @{
N */
N/* Control functions  *********************************************************/
NHAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel);
NHAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig);
NHAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
Nuint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group9
N * @{
N */
N/* Callback in non blocking modes (Interrupt and DMA) *************************/
Nvoid HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group10
N * @{
N */
N/* Peripheral State functions  **************************************************/
NHAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_TIM_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 325 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_TIM_MODULE_ENABLED */
N
N#ifdef HAL_UART_MODULE_ENABLED
N #include "stm32f1xx_hal_uart.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_uart.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f1xx_hal_uart.h
N  * @author  MCD Application Team
N  * @version V1.1.1
N  * @date    12-May-2017
N  * @brief   Header file of UART HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F1xx_HAL_UART_H
N#define __STM32F1xx_HAL_UART_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f1xx_hal_def.h"
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup UART
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup UART_Exported_Types UART Exported Types
N  * @{
N  */
N
N/**
N  * @brief UART Init Structure definition
N  */
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the UART communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (16 * (huart->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref UART_Word_Length */
N
N  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
N                                           This parameter can be a value of @ref UART_Stop_Bits */
N
N  uint32_t Parity;                    /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref UART_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits). */
N
N  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref UART_Mode */
N
N  uint32_t HwFlowCtl;                 /*!< Specifies whether the hardware flow control mode is enabled or disabled.
N                                           This parameter can be a value of @ref UART_Hardware_Flow_Control */
N
N  uint32_t OverSampling;              /*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to fPCLK/8).
N                                           This parameter can be a value of @ref UART_Over_Sampling. This feature is only available 
N                                           on STM32F100xx family, so OverSampling parameter should always be set to 16. */
N}UART_InitTypeDef;
N
N/** 
N  * @brief HAL UART State structures definition
N  * @note  HAL UART State value is a combination of 2 different substates: gState and RxState.
N  *        - gState contains UART state information related to global Handle management 
N  *          and also information related to Tx operations.
N  *          gState value coding follow below described bitmap :
N  *          b7-b6  Error information 
N  *             00 : No Error
N  *             01 : (Not Used)
N  *             10 : Timeout
N  *             11 : Error
N  *          b5     IP initilisation status
N  *             0  : Reset (IP not initialized)
N  *             1  : Init done (IP not initialized. HAL UART Init function already called)
N  *          b4-b3  (not used)
N  *             xx : Should be set to 00
N  *          b2     Intrinsic process state
N  *             0  : Ready
N  *             1  : Busy (IP busy with some configuration or internal operations)
N  *          b1     (not used)
N  *             x  : Should be set to 0
N  *          b0     Tx state
N  *             0  : Ready (no Tx operation ongoing)
N  *             1  : Busy (Tx operation ongoing)
N  *        - RxState contains information related to Rx operations.
N  *          RxState value coding follow below described bitmap :
N  *          b7-b6  (not used)
N  *             xx : Should be set to 00
N  *          b5     IP initilisation status
N  *             0  : Reset (IP not initialized)
N  *             1  : Init done (IP not initialized)
N  *          b4-b2  (not used)
N  *            xxx : Should be set to 000
N  *          b1     Rx state
N  *             0  : Ready (no Rx operation ongoing)
N  *             1  : Busy (Rx operation ongoing)
N  *          b0     (not used)
N  *             x  : Should be set to 0.
N  */
Ntypedef enum
N{
N  HAL_UART_STATE_RESET             = 0x00U,    /*!< Peripheral is not yet Initialized 
N                                                   Value is allowed for gState and RxState */
N  HAL_UART_STATE_READY             = 0x20U,    /*!< Peripheral Initialized and ready for use
N                                                   Value is allowed for gState and RxState */
N  HAL_UART_STATE_BUSY              = 0x24U,    /*!< an internal process is ongoing
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_BUSY_TX           = 0x21U,    /*!< Data Transmission process is ongoing 
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_BUSY_RX           = 0x22U,    /*!< Data Reception process is ongoing
N                                                   Value is allowed for RxState only */
N  HAL_UART_STATE_BUSY_TX_RX        = 0x23U,    /*!< Data Transmission and Reception process is ongoing 
N                                                   Not to be used for neither gState nor RxState.
N                                                   Value is result of combination (Or) between gState and RxState values */
N  HAL_UART_STATE_TIMEOUT           = 0xA0U,    /*!< Timeout state    
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_ERROR             = 0xE0U     /*!< Error   
N                                                   Value is allowed for gState only */
N}HAL_UART_StateTypeDef;
N
N/** 
N  * @brief  UART handle Structure definition
N  */
Ntypedef struct
N{
N  USART_TypeDef                 *Instance;        /*!< UART registers base address        */
N
N  UART_InitTypeDef              Init;             /*!< UART communication parameters      */
N
N  uint8_t                       *pTxBuffPtr;      /*!< Pointer to UART Tx transfer Buffer */
N
N  uint16_t                      TxXferSize;       /*!< UART Tx Transfer size              */
N
N  __IO uint16_t                 TxXferCount;      /*!< UART Tx Transfer Counter           */
X  volatile uint16_t                 TxXferCount;       
N
N  uint8_t                       *pRxBuffPtr;      /*!< Pointer to UART Rx transfer Buffer */
N
N  uint16_t                      RxXferSize;       /*!< UART Rx Transfer size              */
N
N  __IO uint16_t                 RxXferCount;      /*!< UART Rx Transfer Counter           */
X  volatile uint16_t                 RxXferCount;       
N
N  DMA_HandleTypeDef             *hdmatx;          /*!< UART Tx DMA Handle parameters      */
N
N  DMA_HandleTypeDef             *hdmarx;          /*!< UART Rx DMA Handle parameters      */
N
N  HAL_LockTypeDef               Lock;             /*!< Locking object                     */
N
N  __IO HAL_UART_StateTypeDef    gState;           /*!< UART state information related to global Handle management 
X  volatile HAL_UART_StateTypeDef    gState;           
N                                                       and also related to Tx operations.
N                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
N  
N  __IO HAL_UART_StateTypeDef    RxState;          /*!< UART state information related to Rx operations.
X  volatile HAL_UART_StateTypeDef    RxState;          
N                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
N
N  __IO uint32_t                 ErrorCode;        /*!< UART Error code                    */
X  volatile uint32_t                 ErrorCode;         
N}UART_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup UART_Exported_Constants UART Exported constants
N  * @{
N  */
N
N/** @defgroup UART_Error_Code UART Error Code
N  * @{
N  */
N#define HAL_UART_ERROR_NONE         0x00000000U   /*!< No error            */
N#define HAL_UART_ERROR_PE           0x00000001U   /*!< Parity error        */
N#define HAL_UART_ERROR_NE           0x00000002U   /*!< Noise error         */
N#define HAL_UART_ERROR_FE           0x00000004U   /*!< Frame error         */
N#define HAL_UART_ERROR_ORE          0x00000008U   /*!< Overrun error       */
N#define HAL_UART_ERROR_DMA          0x00000010U   /*!< DMA transfer error  */
N/**
N  * @}
N  */
N
N/** @defgroup UART_Word_Length UART Word Length
N  * @{
N  */
N#define UART_WORDLENGTH_8B                  0x00000000U
N#define UART_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Stop_Bits  UART Number of Stop Bits
N  * @{
N  */
N#define UART_STOPBITS_1                     0x00000000U
N#define UART_STOPBITS_2                     ((uint32_t)USART_CR2_STOP_1)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Parity  UART Parity
N  * @{
N  */
N#define UART_PARITY_NONE                    0x00000000U
N#define UART_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
N#define UART_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */
N
N/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control
N  * @{
N  */
N#define UART_HWCONTROL_NONE                  0x00000000U
N#define UART_HWCONTROL_RTS                   ((uint32_t)USART_CR3_RTSE)
N#define UART_HWCONTROL_CTS                   ((uint32_t)USART_CR3_CTSE)
N#define UART_HWCONTROL_RTS_CTS               ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE))
N/**
N  * @}
N  */
N
N/** @defgroup UART_Mode UART Transfer Mode
N  * @{
N  */ 
N#define UART_MODE_RX                        ((uint32_t)USART_CR1_RE)
N#define UART_MODE_TX                        ((uint32_t)USART_CR1_TE)
N#define UART_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N/**
N  * @}
N  */
N
N/** @defgroup UART_State  UART State
N  * @{
N  */
N#define UART_STATE_DISABLE                  0x00000000U
N#define UART_STATE_ENABLE                   ((uint32_t)USART_CR1_UE)
N/**
N  * @}
N  */
N
N
N/** @defgroup UART_Over_Sampling UART Over Sampling
N  * @{
N  */
N#define UART_OVERSAMPLING_16                    0x00000000U
N#if defined(USART_CR1_OVER8)
X#if 0L
S#define UART_OVERSAMPLING_8                     ((uint32_t)USART_CR1_OVER8)
N#endif /* USART_CR1_OVER8 */
N/**
N  * @}
N  */
N
N
N/** @defgroup UART_LIN_Break_Detection_Length  UART LIN Break Detection Length
N  * @{
N  */  
N#define UART_LINBREAKDETECTLENGTH_10B      0x00000000U
N#define UART_LINBREAKDETECTLENGTH_11B      ((uint32_t)USART_CR2_LBDL)
N/**
N  * @}
N  */
N/** @defgroup UART_WakeUp_functions  UART Wakeup Functions
N  * @{
N  */
N#define UART_WAKEUPMETHOD_IDLELINE                0x00000000U
N#define UART_WAKEUPMETHOD_ADDRESSMARK             ((uint32_t)USART_CR1_WAKE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Flags   UART FLags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N#define UART_FLAG_CTS                       ((uint32_t)USART_SR_CTS)
N#define UART_FLAG_LBD                       ((uint32_t)USART_SR_LBD)
N#define UART_FLAG_TXE                       ((uint32_t)USART_SR_TXE)
N#define UART_FLAG_TC                        ((uint32_t)USART_SR_TC)
N#define UART_FLAG_RXNE                      ((uint32_t)USART_SR_RXNE)
N#define UART_FLAG_IDLE                      ((uint32_t)USART_SR_IDLE)
N#define UART_FLAG_ORE                       ((uint32_t)USART_SR_ORE)
N#define UART_FLAG_NE                        ((uint32_t)USART_SR_NE)
N#define UART_FLAG_FE                        ((uint32_t)USART_SR_FE)
N#define UART_FLAG_PE                        ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Interrupt_definition  UART Interrupt Definitions
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (2bits)
N  *                   - 01: CR1 register
N  *                   - 10: CR2 register
N  *                   - 11: CR3 register
N  * @{
N  */
N
N#define UART_IT_PE                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE))
N#define UART_IT_TXE                      ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE))
N#define UART_IT_TC                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE))
N#define UART_IT_RXNE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE))
N#define UART_IT_IDLE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE))
N
N#define UART_IT_LBD                      ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE))
N
N#define UART_IT_CTS                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE))
N#define UART_IT_ERR                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup UART_Exported_Macros UART Exported Macros
N  * @{
N  */
N
N/** @brief Reset UART handle gstate & RxState
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
N                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
N                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
N                                                     } while(0U)
X#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                                                                          (__HANDLE__)->gState = HAL_UART_STATE_RESET;                                                             (__HANDLE__)->RxState = HAL_UART_STATE_RESET;                                                          } while(0U)
N
N/** @brief  Flushs the UART DR register 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
N
N/** @brief  Checks whether the specified UART flag is set or not.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4 or 5 to select the USART or 
N  *         UART peripheral.
N  * @param  __FLAG__: specifies the flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5)
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag
N  *            @arg UART_FLAG_TXE:  Transmit data register empty flag
N  *            @arg UART_FLAG_TC:   Transmission Complete flag
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag
N  *            @arg UART_FLAG_IDLE: Idle Line detection flag
N  *            @arg UART_FLAG_ORE:  OverRun Error flag
N  *            @arg UART_FLAG_NE:   Noise Error flag
N  *            @arg UART_FLAG_FE:   Framing Error flag
N  *            @arg UART_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))   
N
N/** @brief  Clears the specified UART pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __FLAG__: specifies the flag to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5).
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag.
N  *            @arg UART_FLAG_TC:   Transmission Complete flag.
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag.
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun 
N  *          error) and IDLE (Idle line detected) flags are cleared by software 
N  *          sequence: a read operation to USART_SR register followed by a read
N  *          operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  */
N#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clears the UART PE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)     \
N  do{                                           \
N    __IO uint32_t tmpreg = 0x00U;               \
N    tmpreg = (__HANDLE__)->Instance->SR;        \
N    tmpreg = (__HANDLE__)->Instance->DR;        \
N    UNUSED(tmpreg);                             \
N  } while(0U)
X#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)       do{                                               __IO uint32_t tmpreg = 0x00U;                   tmpreg = (__HANDLE__)->Instance->SR;            tmpreg = (__HANDLE__)->Instance->DR;            UNUSED(tmpreg);                               } while(0U)
N
N/** @brief  Clears the UART FE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clears the UART NE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clears the UART ORE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clears the UART IDLE pending flag.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  */
N#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Enable the specified UART interrupt.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the UART interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  */
N#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
N
N/** @brief  Disable the specified UART interrupt.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __INTERRUPT__: specifies the UART interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  */
N#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                            ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
N
N/** @brief  Checks whether the specified UART interrupt has occurred or not.
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         UART Handle selects the USARTx or UARTy peripheral 
N  *         (USART,UART availability and x,y values depending on device).
N  * @param  __IT__: specifies the UART interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
N  *            @arg UART_IT_LBD: LIN Break detection interrupt
N  *            @arg UART_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:  Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_ERR: Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28U) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == UART_CR2_REG_INDEX)? \
N                                                      (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
X#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28U) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == UART_CR2_REG_INDEX)?                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
N
N/** @brief  Enable CTS flow control 
N  *         This macro allows to enable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).                                                                                                                  
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  */
N#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)        \
N  do{                                                      \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);  \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;        \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)          do{                                                          SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);      (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;          } while(0U)
N
N/** @brief  Disable CTS flow control 
N  *         This macro allows to disable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  */
N#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)        \
N  do{                                                       \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);      \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)          do{                                                           CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);     (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);        } while(0U)
N
N/** @brief  Enable RTS flow control 
N  *         This macro allows to enable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  */
N#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)       \
N  do{                                                     \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;       \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)         do{                                                         SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);     (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;         } while(0U)
N
N/** @brief  Disable RTS flow control 
N  *         This macro allows to disable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__: specifies the UART Handle.
N  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
N  *         It is used to select the USART peripheral (USART availability and x value depending on device).
N  */
N#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)       \
N  do{                                                      \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);     \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)         do{                                                          CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);       } while(0U)
N
N#if defined(USART_CR3_ONEBIT)
X#if 0L
S/** @brief  macros to enables the UART's one bit sample method
S  * @param  __HANDLE__: specifies the UART Handle.  
S  */
S#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
S
S/** @brief  macros to disables the UART's one bit sample method
S  * @param  __HANDLE__: specifies the UART Handle.  
S  * @retval None
S  */
S#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT))
N#endif /* USART_CR3_ONEBIT */
N
N/** @brief  Enable UART
N  * @param  __HANDLE__: specifies the UART Handle.
N  */
N#define __HAL_UART_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
N
N/** @brief  Disable UART
N  * @param  __HANDLE__: specifies the UART Handle.
N  */
N#define __HAL_UART_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
N/**
N  * @}
N  */
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup UART_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup UART_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization/de-initialization functions  **********************************/
NHAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
NHAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
NHAL_StatusTypeDef HAL_UART_DeInit (UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspInit(UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspDeInit(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group2
N  * @{
N  */
N/* IO operation functions *******************************************************/
NHAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
N/* Transfer Abort functions */
NHAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart);
N
Nvoid HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortCpltCallback (UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortTransmitCpltCallback (UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortReceiveCpltCallback (UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral Control functions  ************************************************/
NHAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group4
N  * @{
N  */
N/* Peripheral State functions  **************************************************/
NHAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart);
Nuint32_t HAL_UART_GetError(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup UART_Private_Constants UART Private Constants
N  * @{
N  */
N/** @brief UART interruptions flag mask
N  * 
N  */
N#define UART_IT_MASK                     0x0000FFFFU
N
N#define UART_CR1_REG_INDEX               1U
N#define UART_CR2_REG_INDEX               2U
N#define UART_CR3_REG_INDEX               3U
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup UART_Private_Macros UART Private Macros
N  * @{
N  */
N#define IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || \
N                                     ((LENGTH) == UART_WORDLENGTH_9B))
X#define IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) ||                                      ((LENGTH) == UART_WORDLENGTH_9B))
N#define IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B))
N#define IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || \
N                                    ((STOPBITS) == UART_STOPBITS_2))
X#define IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) ||                                     ((STOPBITS) == UART_STOPBITS_2))
N#define IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || \
N                                ((PARITY) == UART_PARITY_EVEN) || \
N                                ((PARITY) == UART_PARITY_ODD))
X#define IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) ||                                 ((PARITY) == UART_PARITY_EVEN) ||                                 ((PARITY) == UART_PARITY_ODD))
N#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)\
N                              (((CONTROL) == UART_HWCONTROL_NONE) || \
N                               ((CONTROL) == UART_HWCONTROL_RTS) || \
N                               ((CONTROL) == UART_HWCONTROL_CTS) || \
N                               ((CONTROL) == UART_HWCONTROL_RTS_CTS))
X#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)                              (((CONTROL) == UART_HWCONTROL_NONE) ||                                ((CONTROL) == UART_HWCONTROL_RTS) ||                                ((CONTROL) == UART_HWCONTROL_CTS) ||                                ((CONTROL) == UART_HWCONTROL_RTS_CTS))
N#define IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U))
N#define IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || \
N                              ((STATE) == UART_STATE_ENABLE))
X#define IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) ||                               ((STATE) == UART_STATE_ENABLE))
N#if defined(USART_CR1_OVER8)
X#if 0L
S#define IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || \
S                                        ((SAMPLING) == UART_OVERSAMPLING_8))
X#define IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) ||                                         ((SAMPLING) == UART_OVERSAMPLING_8))
N#endif /* USART_CR1_OVER8 */
N#define IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16))
N#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || \
N                                                 ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
X#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) ||                                                  ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
N#define IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || \
N                                      ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
X#define IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) ||                                       ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
N#define IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) < 4500001U)
N#define IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU)
N
N#define UART_DIV_SAMPLING16(_PCLK_, _BAUD_)            (((_PCLK_)*25U)/(4U*(_BAUD_)))
N#define UART_DIVMANT_SAMPLING16(_PCLK_, _BAUD_)        (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U)
N#define UART_DIVFRAQ_SAMPLING16(_PCLK_, _BAUD_)        (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U + 50U) / 100U)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0FU) */
N#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))
X#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))
N
N#define UART_DIV_SAMPLING8(_PCLK_, _BAUD_)             (((_PCLK_)*25U)/(2U*(_BAUD_)))
N#define UART_DIVMANT_SAMPLING8(_PCLK_, _BAUD_)         (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U)
N#define UART_DIVFRAQ_SAMPLING8(_PCLK_, _BAUD_)         (((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U + 50U) / 100U)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + ((UART DIVFRAQ & 0xF8) << 1) + (UART DIVFRAQ & 0x07U) */
N#define UART_BRR_SAMPLING8(_PCLK_, _BAUD_)             (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + \
N                                                        ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) + \
N                                                        (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))
X#define UART_BRR_SAMPLING8(_PCLK_, _BAUD_)             (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) +                                                         ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) +                                                         (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup UART_Private_Functions UART Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_UART_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 329 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\Conf\stm32f1xx_hal_conf.h" 2
N#endif /* HAL_UART_MODULE_ENABLED */
N
N#ifdef HAL_USART_MODULE_ENABLED
S #include "stm32f1xx_hal_usart.h"
N#endif /* HAL_USART_MODULE_ENABLED */
N
N#ifdef HAL_IRDA_MODULE_ENABLED
S #include "stm32f1xx_hal_irda.h"
N#endif /* HAL_IRDA_MODULE_ENABLED */
N
N#ifdef HAL_SMARTCARD_MODULE_ENABLED
S #include "stm32f1xx_hal_smartcard.h"
N#endif /* HAL_SMARTCARD_MODULE_ENABLED */
N
N#ifdef HAL_WWDG_MODULE_ENABLED
S #include "stm32f1xx_hal_wwdg.h"
N#endif /* HAL_WWDG_MODULE_ENABLED */
N
N#ifdef HAL_PCD_MODULE_ENABLED
S #include "stm32f1xx_hal_pcd.h"
N#endif /* HAL_PCD_MODULE_ENABLED */
N
N#ifdef HAL_HCD_MODULE_ENABLED
S #include "stm32f1xx_hal_hcd.h"
N#endif /* HAL_HCD_MODULE_ENABLED */
N
N#ifdef HAL_MMC_MODULE_ENABLED
S #include "stm32f1xx_hal_mmc.h"
N#endif /* HAL_MMC_MODULE_ENABLED */
N
N/* Exported macro ------------------------------------------------------------*/
N#ifdef  USE_FULL_ASSERT
S/**
S  * @brief  The assert_param macro is used for function's parameters check.
S  * @param  expr: If expr is false, it calls assert_failed function
S  *         which reports the name of the source file and the source
S  *         line number of the call that failed. 
S  *         If expr is true, it returns no value.
S  * @retval None
S  */
S  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
S  void assert_failed(uint8_t* file, uint32_t line);
N#else
N  #define assert_param(expr) ((void)0U)
N#endif /* USE_FULL_ASSERT */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_CONF_H */
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 49 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h" 2
N
N/** @addtogroup STM32F1xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup HAL
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup HAL_Exported_Macros HAL Exported Macros
N  * @{
N  */
N
N/** @defgroup DBGMCU_Freeze_Unfreeze Freeze Unfreeze Peripherals in Debug mode
N  * @brief   Freeze/Unfreeze Peripherals in Debug mode 
N  * Note: On devices STM32F10xx8 and STM32F10xxB,
N  *                  STM32F101xC/D/E and STM32F103xC/D/E,
N  *                  STM32F101xF/G and STM32F103xF/G
N  *                  STM32F10xx4 and STM32F10xx6
N  *       Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in 
N  *       debug mode (not accessible by the user software in normal mode).
N  *       Refer to errata sheet of these devices for more details.
N  * @{
N  */
N   
N/* Peripherals on APB1 */
N/**
N  * @brief  TIM2 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM2_STOP)
N
N/**
N  * @brief  TIM3 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM3()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM3()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM3_STOP)
N
N#if defined (DBGMCU_CR_DBG_TIM4_STOP)
X#if 1L
N/**
N  * @brief  TIM4 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM4()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM4()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM4_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM5_STOP)
X#if 1L
N/**
N  * @brief  TIM5 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM5()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM5()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM5_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM6_STOP)
X#if 1L
N/**
N  * @brief  TIM6 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM6()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM6()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM6_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM7_STOP)
X#if 1L
N/**
N  * @brief  TIM7 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM7()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM7()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM7_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM12_STOP)
X#if 0L
S/**
S  * @brief  TIM12 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM12()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM12()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM12_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM13_STOP)
X#if 0L
S/**
S  * @brief  TIM13 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM13()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM13()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM13_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM14_STOP)
X#if 0L
S/**
S  * @brief  TIM14 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM14()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM14()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM14_STOP)
N#endif
N
N/**
N  * @brief  WWDG Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_WWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
N#define __HAL_DBGMCU_UNFREEZE_WWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_WWDG_STOP)
N
N/**
N  * @brief  IWDG Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_IWDG()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
N#define __HAL_DBGMCU_UNFREEZE_IWDG()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_IWDG_STOP)
N
N/**
N  * @brief  I2C1 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
N#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT)
N
N#if defined (DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
X#if 1L
N/**
N  * @brief  I2C2 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()    SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
N#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT)
N#endif
N
N#if defined (DBGMCU_CR_DBG_CAN1_STOP)
X#if 1L
N/**
N  * @brief  CAN1 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_CAN1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
N#define __HAL_DBGMCU_UNFREEZE_CAN1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN1_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_CAN2_STOP)
X#if 0L
S/**
S  * @brief  CAN2 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_CAN2()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
S#define __HAL_DBGMCU_UNFREEZE_CAN2()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_CAN2_STOP)
N#endif   
N   
N/* Peripherals on APB2 */
N#if defined (DBGMCU_CR_DBG_TIM1_STOP)
X#if 1L
N/**
N  * @brief  TIM1 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM1()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM1()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM1_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM8_STOP)
X#if 1L
N/**
N  * @brief  TIM8 Peripherals Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM8()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
N#define __HAL_DBGMCU_UNFREEZE_TIM8()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM8_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM9_STOP)
X#if 0L
S/**
S  * @brief  TIM9 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM9()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM9()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM9_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM10_STOP)
X#if 0L
S/**
S  * @brief  TIM10 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM10()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM10()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM10_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM11_STOP)
X#if 0L
S/**
S  * @brief  TIM11 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM11()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM11()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM11_STOP)
N#endif
N
N
N#if defined (DBGMCU_CR_DBG_TIM15_STOP)
X#if 0L
S/**
S  * @brief  TIM15 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM15()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM15()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM15_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM16_STOP)
X#if 0L
S/**
S  * @brief  TIM16 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM16()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM16()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM16_STOP)
N#endif
N
N#if defined (DBGMCU_CR_DBG_TIM17_STOP)
X#if 0L
S/**
S  * @brief  TIM17 Peripherals Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM17()            SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
S#define __HAL_DBGMCU_UNFREEZE_TIM17()          CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_TIM17_STOP)
N#endif
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup HAL_Exported_Functions
N  * @{
N  */
N/** @addtogroup HAL_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions  ******************************/
NHAL_StatusTypeDef HAL_Init(void);
NHAL_StatusTypeDef HAL_DeInit(void);
Nvoid HAL_MspInit(void);
Nvoid HAL_MspDeInit(void);
NHAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
N/**
N  * @}
N  */
N
N/** @addtogroup HAL_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions  ************************************************/
Nvoid HAL_IncTick(void);
Nvoid HAL_Delay(__IO uint32_t Delay);
Xvoid HAL_Delay(volatile uint32_t Delay);
Nuint32_t HAL_GetTick(void);
Nvoid HAL_SuspendTick(void);
Nvoid HAL_ResumeTick(void);
Nuint32_t HAL_GetHalVersion(void);
Nuint32_t HAL_GetREVID(void);
Nuint32_t HAL_GetDEVID(void);
Nvoid HAL_DBGMCU_EnableDBGSleepMode(void);
Nvoid HAL_DBGMCU_DisableDBGSleepMode(void);
Nvoid HAL_DBGMCU_EnableDBGStopMode(void);
Nvoid HAL_DBGMCU_DisableDBGStopMode(void);
Nvoid HAL_DBGMCU_EnableDBGStandbyMode(void);
Nvoid HAL_DBGMCU_DisableDBGStandbyMode(void);
Nvoid HAL_GetUID(uint32_t *UID);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/** @defgroup HAL_Private_Variables HAL Private Variables
N  * @{
N  */
N/**
N  * @}
N  */
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup HAL_Private_Constants HAL Private Constants
N  * @{
N  */
N/**
N  * @}
N  */
N/* Private macros ------------------------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F1xx_HAL_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 12 "..\..\MProkaron\Include\Platform/CortexM/Chips/STM32F103RE/platform_STM32F103RE.h" 2
N#include "stm32f1xx_hal_conf.h"
N#include "core_cm3.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F1_V1.6.0\Drivers\CMSIS\Include\core_cm3.h" 1
N/**************************************************************************//**
N * @file     core_cm3.h
N * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM3_H_GENERIC
S#define __CORE_CM3_H_GENERIC
S
S#include <stdint.h>
S
S#ifdef __cplusplus
S extern "C" {
S#endif
S
S/**
S  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
S  CMSIS violates the following MISRA-C:2004 rules:
S
S   \li Required Rule 8.5, object/function definition in header file.<br>
S     Function definitions in header files are used to allow 'inlining'.
S
S   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
S     Unions are used for effective representation of core registers.
S
S   \li Advisory Rule 19.7, Function-like macro defined.<br>
S     Function-like macros are used to allow more efficient code.
S */
S
S
S/*******************************************************************************
S *                 CMSIS definitions
S ******************************************************************************/
S/**
S  \ingroup Cortex_M3
S  @{
S */
S
S/*  CMSIS CM3 definitions */
S#define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
S#define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
S#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
S                                    __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
X#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) |                                     __CM3_CMSIS_VERSION_SUB           )         
S
S#define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core */
S
S
S#if   defined ( __CC_ARM )
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined ( __GNUC__ )
S  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __ICCARM__ )
S  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TMS470__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TASKING__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __CSMC__ )
S  #define __packed
S  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
S  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
S  #define __STATIC_INLINE  static inline
S
S#else
S  #error Unknown compiler
S#endif
S
S/** __FPU_USED indicates whether an FPU is used or not.
S    This core does not support an FPU at all
S*/
S#define __FPU_USED       0U
S
S#if defined ( __CC_ARM )
S  #if defined __TARGET_FPU_VFP
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TMS470__ )
S  #if defined __TI_VFP_SUPPORT__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S  #endif
S
S#endif
S
S#include "core_cmInstr.h"                /* Core Instruction Access */
S#include "core_cmFunc.h"                 /* Core Function Access */
S
S#ifdef __cplusplus
S}
S#endif
S
N#endif /* __CORE_CM3_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM3_H_DEPENDANT
S#define __CORE_CM3_H_DEPENDANT
S
S#ifdef __cplusplus
S extern "C" {
S#endif
S
S/* check device defines and use defaults */
S#if defined __CHECK_DEVICE_DEFINES
S  #ifndef __CM3_REV
S    #define __CM3_REV               0x0200U
S    #warning "__CM3_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          4U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
S#endif
S
S/* IO definitions (access restrictions to peripheral registers) */
S/**
S    \defgroup CMSIS_glob_defs CMSIS Global Defines
S
S    <strong>IO Type Qualifiers</strong> are used
S    \li to specify the access to peripheral variables.
S    \li for automatic generation of peripheral register debug information.
S*/
S#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
S#else
S  #define   __I     volatile const       /*!< Defines 'read only' permissions */
S#endif
S#define     __O     volatile             /*!< Defines 'write only' permissions */
S#define     __IO    volatile             /*!< Defines 'read / write' permissions */
S
S/* following defines should be used for structure members */
S#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
S#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
S#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
S
S/*@} end of group Cortex_M3 */
S
S
S
S/*******************************************************************************
S *                 Register Abstraction
S  Core Register contain:
S  - Core Register
S  - Core NVIC Register
S  - Core SCB Register
S  - Core SysTick Register
S  - Core Debug Register
S  - Core MPU Register
S ******************************************************************************/
S/**
S  \defgroup CMSIS_core_register Defines and Type Definitions
S  \brief Type definitions and defines for Cortex-M processor based devices.
S*/
S
S/**
S  \ingroup    CMSIS_core_register
S  \defgroup   CMSIS_CORE  Status and Control Registers
S  \brief      Core Register type definitions.
S  @{
S */
S
S/**
S  \brief  Union type to access the Application Program Status Register (APSR).
S */
Stypedef union
S{
S  struct
S  {
S    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
S    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
S    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
S    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
S    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
S    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
S  } b;                                   /*!< Structure used for bit  access */
S  uint32_t w;                            /*!< Type      used for word access */
S} APSR_Type;
S
S/* APSR Register Definitions */
S#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
S#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
S
S#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
S#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
S
S#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
S#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
S
S#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
S#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
S
S#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
S#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
S
S
S/**
S  \brief  Union type to access the Interrupt Program Status Register (IPSR).
S */
Stypedef union
S{
S  struct
S  {
S    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
S    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
S  } b;                                   /*!< Structure used for bit  access */
S  uint32_t w;                            /*!< Type      used for word access */
S} IPSR_Type;
S
S/* IPSR Register Definitions */
S#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
S#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
S
S
S/**
S  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
S */
Stypedef union
S{
S  struct
S  {
S    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
S    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
S    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
S    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
S    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
S    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
S    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
S    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
S    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
S  } b;                                   /*!< Structure used for bit  access */
S  uint32_t w;                            /*!< Type      used for word access */
S} xPSR_Type;
S
S/* xPSR Register Definitions */
S#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
S#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
S
S#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
S#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
S
S#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
S#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
S
S#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
S#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
S
S#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
S#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
S
S#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
S#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
S
S#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
S#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
S
S#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
S#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
S
S
S/**
S  \brief  Union type to access the Control Registers (CONTROL).
S */
Stypedef union
S{
S  struct
S  {
S    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
S    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
S    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
S  } b;                                   /*!< Structure used for bit  access */
S  uint32_t w;                            /*!< Type      used for word access */
S} CONTROL_Type;
S
S/* CONTROL Register Definitions */
S#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
S#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
S
S#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
S#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
S
S/*@} end of group CMSIS_CORE */
S
S
S/**
S  \ingroup    CMSIS_core_register
S  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
S  \brief      Type definitions for the NVIC Registers
S  @{
S */
S
S/**
S  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
S */
Stypedef struct
S{
S  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
S        uint32_t RESERVED0[24U];
S  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
S        uint32_t RSERVED1[24U];
S  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
S        uint32_t RESERVED2[24U];
S  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
S        uint32_t RESERVED3[24U];
S  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
S        uint32_t RESERVED4[56U];
S  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
S        uint32_t RESERVED5[644U];
S  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
S}  NVIC_Type;
S
S/* Software Triggered Interrupt Register Definitions */
S#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
S#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
S
S/*@} end of group CMSIS_NVIC */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_SCB     System Control Block (SCB)
S  \brief    Type definitions for the System Control Block Registers
S  @{
S */
S
S/**
S  \brief  Structure type to access the System Control Block (SCB).
S */
Stypedef struct
S{
S  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
S  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
S  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
S  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
S  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
S  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
S  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
S  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
S  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
S  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
S  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
S  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
S  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
S  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
S  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
S  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
S  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
S  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
S  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
S        uint32_t RESERVED0[5U];
S  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
S} SCB_Type;
S
S/* SCB CPUID Register Definitions */
S#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
S#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
S
S#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
S#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
S
S#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
S#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
S
S#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
S#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
S
S#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
S#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
S
S/* SCB Interrupt Control State Register Definitions */
S#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
S#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
S
S#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
S#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
S
S#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
S#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
S
S#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
S#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
S
S#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
S#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
S
S#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
S#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
S
S#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
S#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
S
S#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
S#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
S
S#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
S#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
S
S#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
S#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
S
S/* SCB Vector Table Offset Register Definitions */
S#if (__CM3_REV < 0x0201U)                   /* core r2p1 */
S#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
S#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
S
S#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
S#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
S#else
S#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
S#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
S#endif
S
S/* SCB Application Interrupt and Reset Control Register Definitions */
S#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
S#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
S
S#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
S#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
S
S#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
S#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
S
S#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
S#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
S
S#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
S#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
S
S#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
S#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
S
S#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
S#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
S
S/* SCB System Control Register Definitions */
S#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
S#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
S
S#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
S#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
S
S#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
S#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
S
S/* SCB Configuration Control Register Definitions */
S#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
S#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
S
S#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
S#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
S
S#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
S#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
S
S#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
S#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
S
S#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
S#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
S
S#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
S#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
S
S/* SCB System Handler Control and State Register Definitions */
S#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
S#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
S
S#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
S#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
S
S#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
S#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
S
S#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
S#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
S
S#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
S#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
S
S#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
S#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
S
S#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
S#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
S
S#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
S#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
S
S#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
S#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
S
S#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
S#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
S
S#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
S#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
S
S#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
S#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
S
S#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
S#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
S
S#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
S#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
S
S/* SCB Configurable Fault Status Register Definitions */
S#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
S#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
S
S#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
S#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
S
S#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
S#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
S
S/* SCB Hard Fault Status Register Definitions */
S#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
S#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
S
S#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
S#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
S
S#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
S#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
S
S/* SCB Debug Fault Status Register Definitions */
S#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
S#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
S
S#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
S#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
S
S#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
S#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
S
S#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
S#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
S
S#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
S#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
S
S/*@} end of group CMSIS_SCB */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
S  \brief    Type definitions for the System Control and ID Register not in the SCB
S  @{
S */
S
S/**
S  \brief  Structure type to access the System Control and ID Register not in the SCB.
S */
Stypedef struct
S{
S        uint32_t RESERVED0[1U];
S  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
S#if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
S  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
S#else
S        uint32_t RESERVED1[1U];
S#endif
S} SCnSCB_Type;
S
S/* Interrupt Controller Type Register Definitions */
S#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
S#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
S
S/* Auxiliary Control Register Definitions */
S
S#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
S#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
S
S#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
S#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
S
S#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
S#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
S
S/*@} end of group CMSIS_SCnotSCB */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
S  \brief    Type definitions for the System Timer Registers.
S  @{
S */
S
S/**
S  \brief  Structure type to access the System Timer (SysTick).
S */
Stypedef struct
S{
S  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
S  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
S  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
S  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
S} SysTick_Type;
S
S/* SysTick Control / Status Register Definitions */
S#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
S#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
S
S#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
S#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
S
S#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
S#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
S
S#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
S#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
S
S/* SysTick Reload Register Definitions */
S#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
S#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
S
S/* SysTick Current Register Definitions */
S#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
S#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
S
S/* SysTick Calibration Register Definitions */
S#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
S#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
S
S#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
S#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
S
S#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
S#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
S
S/*@} end of group CMSIS_SysTick */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
S  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
S */
Stypedef struct
S{
S  __OM  union
S  {
S    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
S    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
S    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
S  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
S        uint32_t RESERVED0[864U];
S  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
S        uint32_t RESERVED1[15U];
S  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
S        uint32_t RESERVED2[15U];
S  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
S        uint32_t RESERVED3[29U];
S  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
S  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
S  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
S        uint32_t RESERVED4[43U];
S  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
S  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
S        uint32_t RESERVED5[6U];
S  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
S  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
S  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
S  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
S  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
S  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
S  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
S  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
S  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
S  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
S  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
S  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
S} ITM_Type;
S
S/* ITM Trace Privilege Register Definitions */
S#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
S#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
S
S/* ITM Trace Control Register Definitions */
S#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
S#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
S
S#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
S#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
S
S#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
S#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
S
S#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
S#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
S
S#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
S#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
S
S#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
S#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
S
S#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
S#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
S
S#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
S#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
S
S#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
S#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
S
S/* ITM Integration Write Register Definitions */
S#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
S#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
S
S/* ITM Integration Read Register Definitions */
S#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
S#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
S
S/* ITM Integration Mode Control Register Definitions */
S#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
S#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
S
S/* ITM Lock Status Register Definitions */
S#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
S#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
S
S#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
S#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
S
S#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
S#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
S
S/*@}*/ /* end of group CMSIS_ITM */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
S  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
S */
Stypedef struct
S{
S  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
S  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
S  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
S  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
S  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
S  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
S  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
S  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
S  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
S  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
S  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
S        uint32_t RESERVED0[1U];
S  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
S  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
S  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
S        uint32_t RESERVED1[1U];
S  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
S  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
S  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
S        uint32_t RESERVED2[1U];
S  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
S  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
S  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
S} DWT_Type;
S
S/* DWT Control Register Definitions */
S#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
S#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
S
S#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
S#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
S
S#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
S#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
S
S#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
S#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
S
S#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
S#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
S
S#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
S#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
S
S#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
S#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
S
S#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
S#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
S
S#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
S#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
S
S#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
S#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
S
S#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
S#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
S
S#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
S#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
S
S#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
S#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
S
S#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
S#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
S
S#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
S#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
S
S#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
S#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
S
S#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
S#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
S
S#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
S#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
S
S/* DWT CPI Count Register Definitions */
S#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
S#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
S
S/* DWT Exception Overhead Count Register Definitions */
S#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
S#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
S
S/* DWT Sleep Count Register Definitions */
S#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
S#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
S
S/* DWT LSU Count Register Definitions */
S#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
S#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
S
S/* DWT Folded-instruction Count Register Definitions */
S#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
S#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
S
S/* DWT Comparator Mask Register Definitions */
S#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
S#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
S
S/* DWT Comparator Function Register Definitions */
S#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
S#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
S
S#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
S#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
S
S#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
S#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
S
S#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
S#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
S
S#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
S#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
S
S#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
S#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
S
S#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
S#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
S
S#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
S#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
S
S#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
S#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
S
S/*@}*/ /* end of group CMSIS_DWT */
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
S  \brief    Type definitions for the Trace Port Interface (TPI)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Trace Port Interface Register (TPI).
S */
Stypedef struct
S{
S  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
S  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
S        uint32_t RESERVED0[2U];
S  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
S        uint32_t RESERVED1[55U];
S  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
S        uint32_t RESERVED2[131U];
S  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
S  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
S  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
S        uint32_t RESERVED3[759U];
S  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
S  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
S  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
S        uint32_t RESERVED4[1U];
S  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
S  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
S  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
S        uint32_t RESERVED5[39U];
S  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
S  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
S        uint32_t RESERVED7[8U];
S  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
S  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
S} TPI_Type;
S
S/* TPI Asynchronous Clock Prescaler Register Definitions */
S#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
S#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
S
S/* TPI Selected Pin Protocol Register Definitions */
S#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
S#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
S
S/* TPI Formatter and Flush Status Register Definitions */
S#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
S#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
S
S#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
S#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
S
S#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
S#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
S
S#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
S#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
S
S/* TPI Formatter and Flush Control Register Definitions */
S#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
S#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
S
S#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
S#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
S
S/* TPI TRIGGER Register Definitions */
S#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
S#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
S
S/* TPI Integration ETM Data Register Definitions (FIFO0) */
S#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
S#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
S
S#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
S#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
S
S#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
S#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
S
S#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
S#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
S
S#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
S#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
S
S#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
S#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
S
S#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
S#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
S
S/* TPI ITATBCTR2 Register Definitions */
S#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
S#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
S
S/* TPI Integration ITM Data Register Definitions (FIFO1) */
S#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
S#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
S
S#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
S#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
S
S#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
S#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
S
S#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
S#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
S
S#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
S#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
S
S#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
S#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
S
S#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
S#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
S
S/* TPI ITATBCTR0 Register Definitions */
S#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
S#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
S
S/* TPI Integration Mode Control Register Definitions */
S#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
S#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
S
S/* TPI DEVID Register Definitions */
S#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
S#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
S
S#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
S#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
S
S#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
S#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
S
S#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
S#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
S
S#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
S#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
S
S#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
S#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
S
S/* TPI DEVTYPE Register Definitions */
S#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
S#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
S
S#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
S#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
S
S/*@}*/ /* end of group CMSIS_TPI */
S
S
S#if (__MPU_PRESENT == 1U)
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
S  \brief    Type definitions for the Memory Protection Unit (MPU)
S  @{
S */
S
S/**
S  \brief  Structure type to access the Memory Protection Unit (MPU).
S */
Stypedef struct
S{
S  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
S  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
S  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
S  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
S  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
S  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
S  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
S  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
S  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
S} MPU_Type;
S
S/* MPU Type Register Definitions */
S#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
S#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
S
S#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
S#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
S
S#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
S#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
S
S/* MPU Control Register Definitions */
S#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
S#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
S
S#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
S#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
S
S#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
S#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
S
S/* MPU Region Number Register Definitions */
S#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
S#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
S
S/* MPU Region Base Address Register Definitions */
S#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
S#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
S
S#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
S#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
S
S#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
S#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
S
S/* MPU Region Attribute and Size Register Definitions */
S#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
S#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
S
S#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
S#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
S
S#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
S#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
S
S#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
S#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
S
S#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
S#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
S
S#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
S#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
S
S#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
S#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
S
S#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
S#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
S
S#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
S#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
S
S#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
S#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
S
S/*@} end of group CMSIS_MPU */
S#endif
S
S
S/**
S  \ingroup  CMSIS_core_register
S  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
S  \brief    Type definitions for the Core Debug Registers
S  @{
S */
S
S/**
S  \brief  Structure type to access the Core Debug Register (CoreDebug).
S */
Stypedef struct
S{
S  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
S  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
S  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
S  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
S} CoreDebug_Type;
S
S/* Debug Halting Control and Status Register Definitions */
S#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
S#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
S
S#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
S#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
S
S#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
S#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
S
S#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
S#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
S
S#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
S#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
S
S#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
S#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
S
S#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
S#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
S
S#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
S#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
S
S#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
S#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
S
S#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
S#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
S
S#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
S#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
S
S#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
S#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
S
S/* Debug Core Register Selector Register Definitions */
S#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
S#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
S
S#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
S#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
S
S/* Debug Exception and Monitor Control Register Definitions */
S#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
S#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
S
S#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
S#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
S
S#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
S#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
S
S#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
S#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
S
S#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
S#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
S
S#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
S#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
S
S#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
S#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
S
S#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
S#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
S
S#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
S#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
S
S#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
S#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
S
S#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
S#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
S
S#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
S#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
S
S#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
S#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
S
S/*@} end of group CMSIS_CoreDebug */
S
S
S/**
S  \ingroup    CMSIS_core_register
S  \defgroup   CMSIS_core_bitfield     Core register bit field macros
S  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
S  @{
S */
S
S/**
S  \brief   Mask and shift a bit field value for use in a register bit range.
S  \param[in] field  Name of the register bit field.
S  \param[in] value  Value of the bit field.
S  \return           Masked and shifted value.
S*/
S#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
S
S/**
S  \brief     Mask and shift a register value to extract a bit filed value.
S  \param[in] field  Name of the register bit field.
S  \param[in] value  Value of register.
S  \return           Masked and shifted bit field value.
S*/
S#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
S
S/*@} end of group CMSIS_core_bitfield */
S
S
S/**
S  \ingroup    CMSIS_core_register
S  \defgroup   CMSIS_core_base     Core Definitions
S  \brief      Definitions for base addresses, unions, and structures.
S  @{
S */
S
S/* Memory mapping of Cortex-M3 Hardware */
S#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
S#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
S#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
S#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
S#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
S#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
S#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
S#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
S
S#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
S#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
S#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
S#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
S#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
S#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
S#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
S#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
S
S#if (__MPU_PRESENT == 1U)
S  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
S  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
S#endif
S
S/*@} */
S
S
S
S/*******************************************************************************
S *                Hardware Abstraction Layer
S  Core Function Interface contains:
S  - Core NVIC Functions
S  - Core SysTick Functions
S  - Core Debug Functions
S  - Core Register Access Functions
S ******************************************************************************/
S/**
S  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
S*/
S
S
S
S/* ##########################   NVIC functions  #################################### */
S/**
S  \ingroup  CMSIS_Core_FunctionInterface
S  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
S  \brief    Functions that manage interrupts and exceptions via the NVIC.
S  @{
S */
S
S/**
S  \brief   Set Priority Grouping
S  \details Sets the priority grouping field using the required unlock sequence.
S           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
S           Only values from 0..7 are used.
S           In case of a conflict between priority grouping and available
S           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
S  \param [in]      PriorityGroup  Priority grouping field.
S */
S__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
S{
S  uint32_t reg_value;
S  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
S
S  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
S  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
S  reg_value  =  (reg_value                                   |
S                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
S                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
S  SCB->AIRCR =  reg_value;
S}
S
S
S/**
S  \brief   Get Priority Grouping
S  \details Reads the priority grouping field from the NVIC Interrupt Controller.
S  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
S */
S__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
S{
S  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
S}
S
S
S/**
S  \brief   Enable External Interrupt
S  \details Enables a device-specific interrupt in the NVIC interrupt controller.
S  \param [in]      IRQn  External interrupt number. Value cannot be negative.
S */
S__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
S{
S  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
S}
S
S
S/**
S  \brief   Disable External Interrupt
S  \details Disables a device-specific interrupt in the NVIC interrupt controller.
S  \param [in]      IRQn  External interrupt number. Value cannot be negative.
S */
S__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
S{
S  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
S}
S
S
S/**
S  \brief   Get Pending Interrupt
S  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
S  \param [in]      IRQn  Interrupt number.
S  \return             0  Interrupt status is not pending.
S  \return             1  Interrupt status is pending.
S */
S__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
S{
S  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
S}
S
S
S/**
S  \brief   Set Pending Interrupt
S  \details Sets the pending bit of an external interrupt.
S  \param [in]      IRQn  Interrupt number. Value cannot be negative.
S */
S__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
S{
S  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
S}
S
S
S/**
S  \brief   Clear Pending Interrupt
S  \details Clears the pending bit of an external interrupt.
S  \param [in]      IRQn  External interrupt number. Value cannot be negative.
S */
S__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
S{
S  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
S}
S
S
S/**
S  \brief   Get Active Interrupt
S  \details Reads the active register in NVIC and returns the active bit.
S  \param [in]      IRQn  Interrupt number.
S  \return             0  Interrupt status is not active.
S  \return             1  Interrupt status is active.
S */
S__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
S{
S  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
S}
S
S
S/**
S  \brief   Set Interrupt Priority
S  \details Sets the priority of an interrupt.
S  \note    The priority cannot be set for every core interrupt.
S  \param [in]      IRQn  Interrupt number.
S  \param [in]  priority  Priority to set.
S */
S__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
S{
S  if ((int32_t)(IRQn) < 0)
S  {
S    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
S  }
S  else
S  {
S    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
S  }
S}
S
S
S/**
S  \brief   Get Interrupt Priority
S  \details Reads the priority of an interrupt.
S           The interrupt number can be positive to specify an external (device specific) interrupt,
S           or negative to specify an internal (core) interrupt.
S  \param [in]   IRQn  Interrupt number.
S  \return             Interrupt Priority.
S                      Value is aligned automatically to the implemented priority bits of the microcontroller.
S */
S__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
S{
S
S  if ((int32_t)(IRQn) < 0)
S  {
S    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
S  }
S  else
S  {
S    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
S  }
S}
S
S
S/**
S  \brief   Encode Priority
S  \details Encodes the priority for an interrupt with the given priority group,
S           preemptive priority value, and subpriority value.
S           In case of a conflict between priority grouping and available
S           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
S  \param [in]     PriorityGroup  Used priority group.
S  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
S  \param [in]       SubPriority  Subpriority value (starting from 0).
S  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
S */
S__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
S{
S  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
S  uint32_t PreemptPriorityBits;
S  uint32_t SubPriorityBits;
S
S  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
S  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
S
S  return (
S           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
S           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
S         );
S}
S
S
S/**
S  \brief   Decode Priority
S  \details Decodes an interrupt priority value with a given priority group to
S           preemptive priority value and subpriority value.
S           In case of a conflict between priority grouping and available
S           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
S  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
S  \param [in]     PriorityGroup  Used priority group.
S  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
S  \param [out]     pSubPriority  Subpriority value (starting from 0).
S */
S__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
S{
S  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
S  uint32_t PreemptPriorityBits;
S  uint32_t SubPriorityBits;
S
S  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
S  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
S
S  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
S  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
S}
S
S
S/**
S  \brief   System Reset
S  \details Initiates a system reset request to reset the MCU.
S */
S__STATIC_INLINE void NVIC_SystemReset(void)
S{
S  __DSB();                                                          /* Ensure all outstanding memory accesses included
S                                                                       buffered write are completed before reset */
S  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
S                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
S                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
S  __DSB();                                                          /* Ensure completion of memory access */
S
S  for(;;)                                                           /* wait until reset */
S  {
S    __NOP();
S  }
S}
S
S/*@} end of CMSIS_Core_NVICFunctions */
S
S
S
S/* ##################################    SysTick function  ############################################ */
S/**
S  \ingroup  CMSIS_Core_FunctionInterface
S  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
S  \brief    Functions that configure the System.
S  @{
S */
S
S#if (__Vendor_SysTickConfig == 0U)
S
S/**
S  \brief   System Tick Configuration
S  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
S           Counter is in free running mode to generate periodic interrupts.
S  \param [in]  ticks  Number of ticks between two interrupts.
S  \return          0  Function succeeded.
S  \return          1  Function failed.
S  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
S           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
S           must contain a vendor-specific implementation of this function.
S */
S__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
S{
S  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
S  {
S    return (1UL);                                                   /* Reload value impossible */
S  }
S
S  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
S  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
S  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
S  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
S                   SysTick_CTRL_TICKINT_Msk   |
S                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
S  return (0UL);                                                     /* Function successful */
S}
S
S#endif
S
S/*@} end of CMSIS_Core_SysTickFunctions */
S
S
S
S/* ##################################### Debug In/Output function ########################################### */
S/**
S  \ingroup  CMSIS_Core_FunctionInterface
S  \defgroup CMSIS_core_DebugFunctions ITM Functions
S  \brief    Functions that access the ITM debug interface.
S  @{
S */
S
Sextern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
S#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
S
S
S/**
S  \brief   ITM Send Character
S  \details Transmits a character via the ITM channel 0, and
S           \li Just returns when no debugger is connected that has booked the output.
S           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
S  \param [in]     ch  Character to transmit.
S  \returns            Character to transmit.
S */
S__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
S{
S  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
S      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
S  {
S    while (ITM->PORT[0U].u32 == 0UL)
S    {
S      __NOP();
S    }
S    ITM->PORT[0U].u8 = (uint8_t)ch;
S  }
S  return (ch);
S}
S
S
S/**
S  \brief   ITM Receive Character
S  \details Inputs a character via the external variable \ref ITM_RxBuffer.
S  \return             Received character.
S  \return         -1  No character pending.
S */
S__STATIC_INLINE int32_t ITM_ReceiveChar (void)
S{
S  int32_t ch = -1;                           /* no character available */
S
S  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
S  {
S    ch = ITM_RxBuffer;
S    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
S  }
S
S  return (ch);
S}
S
S
S/**
S  \brief   ITM Check Character
S  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
S  \return          0  No character available.
S  \return          1  Character available.
S */
S__STATIC_INLINE int32_t ITM_CheckChar (void)
S{
S
S  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
S  {
S    return (0);                              /* no character available */
S  }
S  else
S  {
S    return (1);                              /*    character available */
S  }
S}
S
S/*@} end of CMSIS_core_DebugFunctions */
S
S
S
S
S#ifdef __cplusplus
S}
S#endif
S
N#endif /* __CORE_CM3_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 14 "..\..\MProkaron\Include\Platform/CortexM/Chips/STM32F103RE/platform_STM32F103RE.h" 2
N/* The maximum number of preemption priority levels in the system.
N * This parameter must be divisible by the word length - 32 is usually sufficient */
N#define RMP_MAX_PREEMPT_PRIO         32
N/* The maximum number of slices allowed */
N#define RMP_MAX_SLICES               100000
N/* The maximum number of semaphore counts allowed */
N#define RMP_SEM_MAX_NUM              1000
N/* Are we using custom hooks? */
N#define RMP_USE_HOOKS                RMP_FALSE
N/* The stzck size of the init thread */
N#define RMP_INIT_STACK_SIZE          256
N/* The mask/unmask interrupt operations - can be adjusted to fit your own levels */
N#define RMP_MASK_INT()               RMP_Mask_Int(0xFF)
N#define RMP_UNMASK_INT()             RMP_Mask_Int(0x00)
N
N/* What is the NVIC priority grouping? */
N#define RMP_CMX_NVIC_GROUPING        RMP_CMX_NVIC_GROUPING_P2S6
N/* What is the Systick value? */
N#define RMP_CMX_SYSTICK_VAL          7200
N
N/* Other low-level initialization stuff - clock and serial
N * STM32F10x APB1<36MHz, APB2<72MHz */
N#define RMP_CMX_LOW_LEVEL_INIT() \
Ndo \
N{ \
N    RCC_OscInitTypeDef Osc_Init; \
N    RCC_ClkInitTypeDef Clk_Init; \
N    UART_HandleTypeDef USART1_Handle; \
N    GPIO_InitTypeDef GPIOA_Init; \
N    HAL_Init(); \
N    RMP_Clear(&Osc_Init, sizeof(RCC_OscInitTypeDef)); \
N    RMP_Clear(&Clk_Init, sizeof(RCC_ClkInitTypeDef)); \
N    RMP_Clear(&USART1_Handle, sizeof(UART_HandleTypeDef)); \
N    RMP_Clear(&GPIOA_Init, sizeof(GPIO_InitTypeDef)); \
N    \
N    /* Enable HSE Oscillator and activate PLL with HSE as source */ \
N    Osc_Init.OscillatorType=RCC_OSCILLATORTYPE_HSE; \
N    Osc_Init.HSEState=RCC_HSE_ON; \
N    Osc_Init.HSEPredivValue=RCC_HSE_PREDIV_DIV1; \
N    Osc_Init.PLL.PLLState=RCC_PLL_ON; \
N    Osc_Init.PLL.PLLSource=RCC_PLLSOURCE_HSE; \
N    Osc_Init.PLL.PLLMUL=RCC_PLL_MUL9; \
N    RMP_ASSERT(HAL_RCC_OscConfig(&Osc_Init)==HAL_OK); \
N    \
N    /* Secect PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */ \
N    Clk_Init.ClockType=(RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2); \
N    Clk_Init.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK; \
N    Clk_Init.AHBCLKDivider=RCC_SYSCLK_DIV1; \
N    Clk_Init.APB2CLKDivider=RCC_HCLK_DIV1; \
N    Clk_Init.APB1CLKDivider=RCC_HCLK_DIV2; \
N    RMP_ASSERT(HAL_RCC_ClockConfig(&Clk_Init, FLASH_LATENCY_2)==HAL_OK); \
N     __HAL_FLASH_PREFETCH_BUFFER_ENABLE(); \
N    \
N    __HAL_RCC_GPIOA_CLK_ENABLE(); \
N	__HAL_RCC_USART1_CLK_ENABLE(); \
N    GPIOA_Init.Mode=GPIO_MODE_AF_PP; \
N    GPIOA_Init.Pin=GPIO_PIN_9; \
N    GPIOA_Init.Speed=GPIO_SPEED_FREQ_HIGH; \
N    HAL_GPIO_Init(GPIOA, &GPIOA_Init); \
N    \
N    USART1_Handle.Instance=USART1; \
N    USART1_Handle.Init.BaudRate=115200; \
N    USART1_Handle.Init.WordLength=UART_WORDLENGTH_8B; \
N    USART1_Handle.Init.StopBits=UART_STOPBITS_1; \
N    USART1_Handle.Init.Parity=UART_PARITY_NONE; \
N    USART1_Handle.Init.HwFlowCtl=UART_HWCONTROL_NONE; \
N    USART1_Handle.Init.Mode=UART_MODE_TX; \
N    HAL_UART_Init(&USART1_Handle); \
N    RMP_CMX_PUTCHAR('\r'); \
N    RMP_CMX_PUTCHAR('\n'); \
N    /* Enable all fault handlers */ \
N    SCB->SHCSR|=RMP_CMX_SHCSR_USGFAULTENA|RMP_CMX_SHCSR_BUSFAULTENA|RMP_CMX_SHCSR_MEMFAULTENA; \
N    \
N    /* Set the priority of timer, svc and faults to the lowest */ \
N    NVIC_SetPriorityGrouping(RMP_CMX_NVIC_GROUPING); \
N    NVIC_SetPriority(SVCall_IRQn, 0xFF); \
N    NVIC_SetPriority(PendSV_IRQn, 0xFF); \
N    NVIC_SetPriority(SysTick_IRQn, 0xFF); \
N    NVIC_SetPriority(BusFault_IRQn, 0xFF); \
N    NVIC_SetPriority(UsageFault_IRQn, 0xFF); \
N    NVIC_SetPriority(DebugMonitor_IRQn, 0xFF); \
N    SysTick_Config(RMP_CMX_SYSTICK_VAL); \
N} \
Nwhile(0)
X#define RMP_CMX_LOW_LEVEL_INIT() do {     RCC_OscInitTypeDef Osc_Init;     RCC_ClkInitTypeDef Clk_Init;     UART_HandleTypeDef USART1_Handle;     GPIO_InitTypeDef GPIOA_Init;     HAL_Init();     RMP_Clear(&Osc_Init, sizeof(RCC_OscInitTypeDef));     RMP_Clear(&Clk_Init, sizeof(RCC_ClkInitTypeDef));     RMP_Clear(&USART1_Handle, sizeof(UART_HandleTypeDef));     RMP_Clear(&GPIOA_Init, sizeof(GPIO_InitTypeDef));               Osc_Init.OscillatorType=RCC_OSCILLATORTYPE_HSE;     Osc_Init.HSEState=RCC_HSE_ON;     Osc_Init.HSEPredivValue=RCC_HSE_PREDIV_DIV1;     Osc_Init.PLL.PLLState=RCC_PLL_ON;     Osc_Init.PLL.PLLSource=RCC_PLLSOURCE_HSE;     Osc_Init.PLL.PLLMUL=RCC_PLL_MUL9;     RMP_ASSERT(HAL_RCC_OscConfig(&Osc_Init)==HAL_OK);               Clk_Init.ClockType=(RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2);     Clk_Init.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK;     Clk_Init.AHBCLKDivider=RCC_SYSCLK_DIV1;     Clk_Init.APB2CLKDivider=RCC_HCLK_DIV1;     Clk_Init.APB1CLKDivider=RCC_HCLK_DIV2;     RMP_ASSERT(HAL_RCC_ClockConfig(&Clk_Init, FLASH_LATENCY_2)==HAL_OK);      __HAL_FLASH_PREFETCH_BUFFER_ENABLE();         __HAL_RCC_GPIOA_CLK_ENABLE(); 	__HAL_RCC_USART1_CLK_ENABLE();     GPIOA_Init.Mode=GPIO_MODE_AF_PP;     GPIOA_Init.Pin=GPIO_PIN_9;     GPIOA_Init.Speed=GPIO_SPEED_FREQ_HIGH;     HAL_GPIO_Init(GPIOA, &GPIOA_Init);         USART1_Handle.Instance=USART1;     USART1_Handle.Init.BaudRate=115200;     USART1_Handle.Init.WordLength=UART_WORDLENGTH_8B;     USART1_Handle.Init.StopBits=UART_STOPBITS_1;     USART1_Handle.Init.Parity=UART_PARITY_NONE;     USART1_Handle.Init.HwFlowCtl=UART_HWCONTROL_NONE;     USART1_Handle.Init.Mode=UART_MODE_TX;     HAL_UART_Init(&USART1_Handle);     RMP_CMX_PUTCHAR('\r');     RMP_CMX_PUTCHAR('\n');           SCB->SHCSR|=RMP_CMX_SHCSR_USGFAULTENA|RMP_CMX_SHCSR_BUSFAULTENA|RMP_CMX_SHCSR_MEMFAULTENA;               NVIC_SetPriorityGrouping(RMP_CMX_NVIC_GROUPING);     NVIC_SetPriority(SVCall_IRQn, 0xFF);     NVIC_SetPriority(PendSV_IRQn, 0xFF);     NVIC_SetPriority(SysTick_IRQn, 0xFF);     NVIC_SetPriority(BusFault_IRQn, 0xFF);     NVIC_SetPriority(UsageFault_IRQn, 0xFF);     NVIC_SetPriority(DebugMonitor_IRQn, 0xFF);     SysTick_Config(RMP_CMX_SYSTICK_VAL); } while(0)
N
N/* This is for debugging output */
N#define RMP_CMX_PUTCHAR(CHAR) \
Ndo \
N{ \
N    USART1->DR=CHAR; \
N    while((USART1->SR&0x40)==0); \
N} \
Nwhile(0)
X#define RMP_CMX_PUTCHAR(CHAR) do {     USART1->DR=CHAR;     while((USART1->SR&0x40)==0); } while(0)
N/* End Defines ***************************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx_conf.h" 2
N/* End Config Includes *******************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 94 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx.h" 2
N/* End System macros *********************************************************/
N
N/* Cortex-M specific macros **************************************************/
N/* MPU operation flag */
N#define RMP_CMX_MPU_CLR                 (0)
N#define RMP_CMX_MPU_UPD                 (1)
N/* MPU definitions */
N/* Extract address for/from MPU */
N#define RMP_CMX_MPU_ADDR(X)             ((X)&0xFFFFFFE0)
N/* Get info from MPU */
N#define RMP_CMX_MPU_SZORD(X)            ((((X)&0x3F)>>1)-2)
N/* Write info to MPU */
N#define RMP_CMX_MPU_VALID               (1<<4)
N#define RMP_CMX_MPU_SRDCLR              (0x0000FF00)
N#define RMP_CMX_MPU_XN                  (1<<28)
N#define RMP_CMX_MPU_RO                  (2<<24)
N#define RMP_CMX_MPU_RW                  (3<<24)
N#define RMP_CMX_MPU_CACHEABLE           (1<<17)
N#define RMP_CMX_MPU_BUFFERABLE          (1<<16)
N#define RMP_CMX_MPU_REGIONSIZE(X)       ((X+2)<<1)
N#define RMP_CMX_MPU_SZENABLE            (1)
N/* Cortex-M (ARMv8) EXC_RETURN values */
N#define RMP_CMX_EXC_RET_BASE            (0xFFFFFF80)
N/* Whether we are returning to secure stack. 1 means yes, 0 means no */
N#define RMP_CMX_EXC_RET_SECURE_STACK    (1<<6)
N/* Whether the callee registers are automatically pushed to user stack. 1 means yes, 0 means no */
N#define RMP_CMX_EXC_RET_CALLEE_SAVE     (1<<5)
N/* Whether the stack frame is standard(contains no FPU data). 1 means yes, 0 means no */
N#define RMP_CMX_EXC_RET_STD_FRAME       (1<<4)
N/* Are we returning to user mode? 1 means yes, 0 means no */
N#define RMP_CMX_EXC_RET_RET_USER        (1<<3)
N/* Are we returning to PSP? 1 means yes, 0 means no */
N#define RMP_CMX_EXC_RET_RET_PSP         (1<<2)
N/* Is this interrupt taken to a secured domain? 1 means yes, 0 means no */
N#define RMP_CMX_EXC_INT_SECURE_DOMAIN   (1<<0)
N/* FPU type definitions */
N#define RMP_CMX_FPU_NONE                (0)
N#define RMP_CMX_FPU_VFPV4               (1)
N#define RMP_CMX_FPU_FPV5_SP             (2)
N#define RMP_CMX_FPU_FPV5_DP             (3)
N
N/* Some useful SCB definitions */
N#define RMP_CMX_SHCSR_USGFAULTENA       (1<<18)
N#define RMP_CMX_SHCSR_BUSFAULTENA       (1<<17)
N#define RMP_CMX_SHCSR_MEMFAULTENA       (1<<16)
N/* MPU definitions */
N#define RMP_CMX_MPU_PRIVDEF             0x00000004
N/* NVIC definitions */
N#define RMP_CMX_NVIC_GROUPING_P7S1      0
N#define RMP_CMX_NVIC_GROUPING_P6S2      1
N#define RMP_CMX_NVIC_GROUPING_P5S3      2
N#define RMP_CMX_NVIC_GROUPING_P4S4      3
N#define RMP_CMX_NVIC_GROUPING_P3S5      4
N#define RMP_CMX_NVIC_GROUPING_P2S6      5
N#define RMP_CMX_NVIC_GROUPING_P1S7      6
N#define RMP_CMX_NVIC_GROUPING_P0S8      7
N/* Fault definitions */
N/* The NMI is active */
N#define RMP_CMX_ICSR_NMIPENDSET         (((ptr_t)1)<<31)
N/* Debug event has occurred. The Debug Fault Status Register has been updated */
N#define RMP_CMX_HFSR_DEBUGEVT           (((ptr_t)1)<<31)
N/* Processor has escalated a configurable-priority exception to HardFault */
N#define RMP_CMX_HFSR_FORCED             (1<<30)
N/* Vector table read fault has occurred */
N#define RMP_CMX_HFSR_VECTTBL            (1<<1)
N/* Divide by zero */
N#define RMP_CMX_UFSR_DIVBYZERO          (1<<25)
N/* Unaligned load/store access */
N#define RMP_CMX_UFSR_UNALIGNED          (1<<24)
N/* No such coprocessor */
N#define RMP_CMX_UFSR_NOCP               (1<<19)
N/* Invalid vector return LR or PC value */
N#define RMP_CMX_UFSR_INVPC              (1<<18)
N/* Invalid IT instruction or related instructions */
N#define RMP_CMX_UFSR_INVSTATE           (1<<17)
N/* Invalid IT instruction or related instructions */
N#define RMP_CMX_UFSR_UNDEFINSTR         (1<<16)
N/* The Bus Fault Address Register is valid */
N#define RMP_CMX_BFSR_BFARVALID          (1<<15)
N/* The bus fault happened during FP lazy stacking */
N#define RMP_CMX_BFSR_LSPERR             (1<<13)
N/* A derived bus fault has occurred on exception entry */
N#define RMP_CMX_BFSR_STKERR             (1<<12)
N/* A derived bus fault has occurred on exception return */
N#define RMP_CMX_BFSR_UNSTKERR           (1<<11)
N/* Imprecise data access error has occurred */
N#define RMP_CMX_BFSR_IMPRECISERR        (1<<10)
N/* A precise data access error has occurred, and the processor 
N * has written the faulting address to the BFAR */
N#define RMP_CMX_BFSR_PRECISERR          (1<<9)
N/* A bus fault on an instruction prefetch has occurred. The 
N * fault is signaled only if the instruction is issued */
N#define RMP_CMX_BFSR_IBUSERR            (1<<8)
N/* The Memory Mnagement Fault Address Register have valid contents */
N#define RMP_CMX_MFSR_MMARVALID          (1<<7)
N/* A MemManage fault occurred during FP lazy state preservation */
N#define RMP_CMX_MFSR_MLSPERR            (1<<5)
N/* A derived MemManage fault occurred on exception entry */
N#define RMP_CMX_MFSR_MSTKERR            (1<<4)
N/* A derived MemManage fault occurred on exception return */
N#define RMP_CMX_MFSR_MUNSTKERR          (1<<3)
N/* Data access violation. The MMFAR shows the data address that
N * the load or store tried to access */
N#define RMP_CMX_MFSR_DACCVIOL           (1<<1)
N/* MPU or Execute Never (XN) default memory map access violation on an
N * instruction fetch has occurred. The fault is signalled only if the
N * instruction is issued */
N#define RMP_CMX_MFSR_IACCVIOL           (1<<0)
N
N/* These faults cannot be recovered and will lead to termination immediately */
N#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED| \
N                                         RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC| \
N                                         RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR| \
N                                         RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR| \
N                                         RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR| \
N                                         RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
X#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED|                                          RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC|                                          RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR|                                          RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR|                                          RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR|                                          RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
N/*****************************************************************************/
N/* __PLATFORM_CMX_H_DEFS__ */
N#endif
N/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
S#ifndef __PLATFORM_CMX_H_STRUCTS__
S#define __PLATFORM_CMX_H_STRUCTS__
S/* We used structs in the header */
S
S/* Use defines in these headers */
S#define __HDR_DEFS__
S#undef __HDR_DEFS__
S/*****************************************************************************/
S
S/*****************************************************************************/
S/* __PLATFORM_CMX_H_STRUCTS__ */
S#endif
S/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(1L||0L))
S#ifndef __PLATFORM_CMX_MEMBERS__
S#define __PLATFORM_CMX_MEMBERS__
S
S/* In this way we can use the data structures and definitions in the headers */
S#define __HDR_DEFS__
S
S#undef __HDR_DEFS__
S
S#define __HDR_STRUCTS__
S
S#undef __HDR_STRUCTS__
S
S/* If the header is not used in the public mode */
S#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
S
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
S#else
S#define __EXTERN__ EXTERN 
S/* __HDR_PUBLIC_MEMBERS__ */
S#endif
S
S/*****************************************************************************/
S
S/*****************************************************************************/
S
S/* End Public Global Variables ***********************************************/
S
S/* Public C Function Prototypes **********************************************/
S/*****************************************************************************/
S/* Interrupts */
SEXTERN void RMP_Disable_Int(void);
SEXTERN void RMP_Enable_Int(void);
SEXTERN void RMP_Mask_Int(ptr_t Level);
S
SEXTERN ptr_t RMP_MSB_Get(ptr_t Val);
SEXTERN void _RMP_Start(ptr_t Entry, ptr_t Stack);
SEXTERN void _RMP_Yield(void);
S
S/* Initialization */
S__EXTERN__ void _RMP_Stack_Init(ptr_t Entry, ptr_t Stack, ptr_t Arg);
S__EXTERN__ void _RMP_Low_Level_Init(void);
S__EXTERN__ void RMP_Putchar(char Char);
S__EXTERN__ void _RMP_Plat_Hook(void);
S/*****************************************************************************/
S/* Undefine "__EXTERN__" to avoid redefinition */
S#undef __EXTERN__
S/* __PLATFORM_CMX_MEMBERS__ */
S#endif
S/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Include\Platform/RMP_platform.h" 2
N/* End Platform Includes *****************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 16 "..\..\MProkaron\Include\RMP.h" 2
N#include "Kernel/kernel.h"
L 1 "..\..\MProkaron\Include\Kernel/kernel.h" 1
N/******************************************************************************
NFilename    : kernel.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header file for the kernel.
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
N#ifndef __KERNEL_H_DEFS__
N#define __KERNEL_H_DEFS__
N/*****************************************************************************/
N/* Constants */
N#define RMP_TRUE               1
N#define RMP_FALSE              0
N/* States of threads */
N#define RMP_THD_STATE(X)       ((X)&0xFF)
N#define RMP_THD_FLAG(X)        ((X)&~0xFF)
N#define RMP_THD_STATE_SET(X,S) ((X)=(RMP_THD_FLAG(X)|(S)))
N
N/* Memory pool position lookup */
N#define RMP_MEM_POS(FLI,SLI)   ((SLI)+((FLI)<<3))
N
N/* This thread is currently unused */
N#define RMP_THD_FREE           (0)
N/* This thread is currently running */
N#define RMP_THD_RUNNING        (1)
N/* Blocked on a send endpoint */
N#define RMP_THD_SNDBLK         (2)
N/* Blocked on a send endpoint with a timeout */
N#define RMP_THD_SNDDLY         (3)
N/* Blocked on its own receive endpoint */
N#define RMP_THD_RCVBLK         (4)
N/* Blocked on its own receive endpoint with a timeout */
N#define RMP_THD_RCVDLY         (5)
N/* Just on the timer delay */
N#define RMP_THD_DELAYED        (6)
N/* Blocked on a semaphore */
N#define RMP_THD_SEMBLK         (7)
N/* Blocked on a semaphore with a timeout */
N#define RMP_THD_SEMDLY         (8)
N/* Suspended */
N#define RMP_THD_SUSPENDED      (1<<8)
N/* Mailbox valid */
N#define RMP_THD_MBOXFUL        (RMP_THD_SUSPENDED<<1)
N    
N/* States of semaphores */
N#define RMP_SEM_FREE           (0)
N#define RMP_SEM_USED           (1)
N
N/* States of memory blocks */
N#define RMP_MEM_FREE           (0)
N#define RMP_MEM_USED           (1)
N
N/* Error codes */
N/* This error is thread related */
N#define RMP_ERR_THD            (-1)
N/* This error is priority related */
N#define RMP_ERR_PRIO           (-2)
N/* This error is timeslice related */
N#define RMP_ERR_SLICE          (-3)
N/* This error is thread state related */
N#define RMP_ERR_STATE          (-4)
N/* This error is operation related */
N#define RMP_ERR_OPER           (-5)
N/* This error is semaphore related */
N#define RMP_ERR_SEM            (-6)
N/* This error is memory related */
N#define RMP_ERR_MEM            (-7)
N
N/* Word sizes settings */
N#define RMP_WORD_SIZE          (((ptr_t)1)<<RMP_WORD_ORDER)
N#define RMP_WORD_MASK          (~(((ptr_t)(-1))<<(RMP_WORD_ORDER-1)))
N#define RMP_BITMAP_SIZE        ((RMP_MAX_PREEMPT_PRIO-1)/RMP_WORD_SIZE+1)
N#define RMP_ALLBITS            ((ptr_t)(-1))
N
N/* Stack offset macros */
N/* Head offset, for ascending stacks */
N#define RMP_INIT_STACK_HEAD(X) (((ptr_t)RMP_Init_Stack)+(X)*sizeof(ptr_t))
N/* Tail offset, for descending stacks */
N#define RMP_INIT_STACK_TAIL(X) (((ptr_t)RMP_Init_Stack)+RMP_INIT_STACK_SIZE-(X)*sizeof(ptr_t))
N
N/* Get the thread from delay list */
N#define RMP_DLY2THD(X)         ((struct RMP_Thd*)(((ptr_t)(X))-sizeof(struct RMP_List)))
N
N/* Printk macros */
N#define RMP_PRINTK_I(INT)      RMP_Print_Int((INT))
N#define RMP_PRINTK_U(UINT)     RMP_Print_Uint((UINT))
N#define RMP_PRINTK_S(STR)      RMP_Print_String((s8*)(STR))
N
N/* Built-in graphics */
N#ifdef RMP_POINT
S#define RMP_TRANS              (0x01)
S#define RMP_MAT_SMALL          (0)
S#define RMP_MAT_BIG            (1)
S#define RMP_MAT_BPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<(7-((POS)&0x07))))
S#define RMP_MAT_SPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<((POS)&0x07)))
S#define RMP_CBOX_CHECK         (1)
S#define RMP_CBTN_DOWN          (1)
S#define RMP_RBTN_SEL           (1)
S#define RMP_PBAR_L2R           (0)
S#define RMP_PBAR_D2U           (1)
S#define RMP_PBAR_R2L           (2)
S#define RMP_PBAR_U2D           (3)
S
S#define RMP_CUR_NORM           (0)
S#define RMP_CUR_BUSY           (1)
S#define RMP_CUR_QUESTION       (2)
S#define RMP_CUR_HAND           (3)
S#define RMP_CUR_TEXT           (4)
S#define RMP_CUR_STOP           (5)
S#define RMP_CUR_MOVE           (6)
S#define RMP_CUR_LR             (7)
S#define RMP_CUR_UD             (8)
S#define RMP_CUR_ULBR           (9)
S#define RMP_CUR_URBL           (10)
S#define RMP_CUR_CROSS          (11)
N#endif
N    
N/* Assert macro */
N#define RMP_ASSERT(X) \
Ndo \
N{ \
N    if((X)==0) \
N    { \
N        RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n"); \
N        RMP_PRINTK_S(__FILE__); \
N        RMP_PRINTK_S(" , Line "); \
N        RMP_PRINTK_I(__LINE__); \
N        RMP_PRINTK_S("\r\n"); \
N        RMP_PRINTK_S(__DATE__); \
N        RMP_PRINTK_S(" , "); \
N        RMP_PRINTK_S(__TIME__); \
N        RMP_PRINTK_S("\r\n"); \
N        while(1); \
N    } \
N} \
Nwhile(0)
X#define RMP_ASSERT(X) do {     if((X)==0)     {         RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n");         RMP_PRINTK_S(__FILE__);         RMP_PRINTK_S(" , Line ");         RMP_PRINTK_I(__LINE__);         RMP_PRINTK_S("\r\n");         RMP_PRINTK_S(__DATE__);         RMP_PRINTK_S(" , ");         RMP_PRINTK_S(__TIME__);         RMP_PRINTK_S("\r\n");         while(1);     } } while(0)
N/*****************************************************************************/
N/* __KERNEL_H_DEFS__ */
N#endif
N/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
S#ifndef __KERNEL_H_STRUCTS__
S#define __KERNEL_H_STRUCTS__
S/* We used structs in the header */
S
S/* Use defines in these headers */
S#define __HDR_DEFS__
S#undef __HDR_DEFS__
S/*****************************************************************************/
S/* The list head structure */
Sstruct RMP_List
S{
S    volatile struct RMP_List* Prev;
S    volatile struct RMP_List* Next;
S};
S
Sstruct RMP_Thd
S{
S    /* The head to insert into the status queue */
S    struct RMP_List Run_Head;
S    /* This is exclusively for the timer queue */
S    struct RMP_List Dly_Head;
S    /* The list of threads suspended on it because of sending */
S    struct RMP_List Snd_List;
S    /* The state of this thread */
S    ptr_t State;
S    /* If it is running, how many timeslices it have */
S    ptr_t Slices;
S    /* If it is running, how many ticks does it have remaining */
S    ptr_t Slices_Left;
S    /* What priority it is running at */
S    ptr_t Prio;
S    /* The timeout time */
S    ptr_t Timeout;
S    /* The mailbox value */
S    ptr_t Mailbox;
S    /* The data to send */  
S    ptr_t Data;
S    /* The stack address */
S    ptr_t Stack;
S    /* The return value of certain function calls */
S    ret_t Retval;
S};
S
S/* The semaphore structure */
Sstruct RMP_Sem
S{
S    /* The waiting queue */
S    struct RMP_List Wait_List;
S    /* The state of the semaphore */
S    ptr_t State;
S    /* The current number of semaphore */
S    ptr_t Cur_Num;
S};
S
S
S/* The head struct of a memory block */
Sstruct RMP_Mem_Head
S{
S    /* This is what is used in TLSF LUT */
S    struct RMP_List Head;
S    /* Is this block used at the moment? */
S    ptr_t State;
S    /* The pointer to the tail */
S    volatile struct RMP_Mem_Tail* Tail;
S};
S
S/* The tail struct of a memory block */
Sstruct RMP_Mem_Tail
S{
S    /* This is for tailing the memory */
S    volatile struct RMP_Mem_Head* Head;
S};
S
S/* The memory control block structure */
Sstruct RMP_Mem
S{
S    struct RMP_List Alloc;
S    ptr_t FLI_Num;
S    ptr_t Start;
S    ptr_t Size;
S    /* The bitmap - in no case will the system manage more than 128MB of mmeory */
S    ptr_t Bitmap[5];
S    /* There are at least this number of levels - 16kB thus 8*8 */
S    struct RMP_List Table[8*8];
S};
S/*****************************************************************************/
S/* __KERNEL_H_STRUCTS__ */
S#endif
S/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(1L||0L))
S#ifndef __KERNEL_MEMBERS__
S#define __KERNEL_MEMBERS__
S
S/* In this way we can use the data structures and definitions in the headers */
S#define __HDR_DEFS__
S
S#undef __HDR_DEFS__
S
S#define __HDR_STRUCTS__
S
S#undef __HDR_STRUCTS__
S
S/* If the header is not used in the public mode */
S#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S/* The scheduler bitmap */
Sstatic volatile ptr_t RMP_Bitmap[RMP_BITMAP_SIZE];
Sstatic volatile struct RMP_List RMP_Run[RMP_MAX_PREEMPT_PRIO];
Sstatic volatile struct RMP_List RMP_Delay;
S
S/* The timestamp value */
Sstatic volatile ptr_t RMP_Tick;
S/* Scheduler lock */
Sstatic volatile ptr_t RMP_Sched_Lock_Cnt;
Sstatic volatile ptr_t RMP_Sched_Locked;
S/* Scheduler pending */
Sstatic volatile ptr_t RMP_Sched_Pend;
S/* Timer events pending */
Sstatic volatile ptr_t RMP_Timer_Pend;
S
S/* Init thread */
Sstatic volatile ptr_t RMP_Init_Stack[RMP_INIT_STACK_SIZE>>(RMP_WORD_ORDER-3)];
Sstatic volatile struct RMP_Thd RMP_Init_Thd;
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
Sstatic void _RMP_Set_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Clr_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Dly_Ins(volatile struct RMP_Thd* Thread, ptr_t Slices);
Sstatic void _RMP_Timer_Proc(void);
Sstatic void _RMP_Mem_Block(volatile struct RMP_Mem_Head* Addr, ptr_t Size);
Sstatic void _RMP_Mem_Ins(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic void _RMP_Mem_Del(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic ret_t _RMP_Mem_Search(volatile void* Pool, ptr_t Size, cnt_t* FLI_Level, cnt_t* SLI_Level);
S
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
Sstatic void RMP_Radiobtn_Circle(cnt_t Coord_X,cnt_t Coord_Y,cnt_t Length);
Sstatic void RMP_Progbar_Prog(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                             cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
S#else
S#define __EXTERN__ EXTERN 
S/* __HDR_PUBLIC_MEMBERS__ */
S#endif
S
S/*****************************************************************************/
S/* The current thread - the pointer itself is volatile but not its contents */
S__EXTERN__ struct RMP_Thd* volatile RMP_Cur_Thd;
S__EXTERN__ volatile ptr_t RMP_Cur_SP;
S/*****************************************************************************/
S
S/* End Public Global Variables ***********************************************/
S
S/* Public C Function Prototypes **********************************************/
S/*****************************************************************************/
S/* This is the entry of user applications */
SEXTERN void RMP_Init(void);
S__EXTERN__ void _RMP_Get_High_Rdy(void);
S__EXTERN__ void _RMP_Tick_Handler(ptr_t Ticks);
S__EXTERN__ ptr_t _RMP_Get_Near_Ticks(void);
S__EXTERN__ void RMP_Clear(volatile void* Addr, ptr_t Size);
S
S/* Some helpers */
S__EXTERN__ ptr_t RMP_RBIT_Get(ptr_t Val);
S__EXTERN__ ptr_t RMP_LSB_Get(ptr_t Val);
S
S/* Scheduler locking & unlocking */
S__EXTERN__ void RMP_Lock_Sched(void);
S__EXTERN__ void RMP_Unlock_Sched(void);
S
S/* Debug printing functions */
S__EXTERN__ cnt_t RMP_Print_Int(cnt_t Int);
S__EXTERN__ cnt_t RMP_Print_Uint(ptr_t Uint);
S__EXTERN__ cnt_t RMP_Print_String(s8* String);
S
S/* List operation functions */
S__EXTERN__ void RMP_List_Crt(volatile struct RMP_List* Head);
S__EXTERN__ void RMP_List_Del(volatile struct RMP_List* Prev,volatile struct RMP_List* Next);
S__EXTERN__ void RMP_List_Ins(volatile struct RMP_List* New,
S                             volatile struct RMP_List* Prev,
S                             volatile struct RMP_List* Next);
S
S/* System interfaces */
S__EXTERN__ void RMP_Yield(void);
S__EXTERN__ ret_t RMP_Thd_Crt(volatile struct RMP_Thd* Thread, 
S                             void* Entry, void* Stack, void* Arg, 
S                             ptr_t Prio, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Del(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Thd_Set(volatile struct RMP_Thd* Thread, ptr_t Prio, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Suspend(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Thd_Resume(volatile struct RMP_Thd* Thread);
S
S__EXTERN__ ret_t RMP_Thd_Delay(ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Cancel(volatile struct RMP_Thd* Thread);
S
S__EXTERN__ ret_t RMP_Thd_Snd(volatile struct RMP_Thd* Thread, ptr_t Data, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Snd_ISR(volatile struct RMP_Thd* Thread, ptr_t Data);
S__EXTERN__ ret_t RMP_Thd_Rcv(ptr_t* Data, ptr_t Slices);
S
S__EXTERN__ ret_t RMP_Sem_Crt(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S__EXTERN__ ret_t RMP_Sem_Del(volatile struct RMP_Sem* Semaphore);
S__EXTERN__ ret_t RMP_Sem_Pend(volatile struct RMP_Sem* Semaphore, ptr_t Slices);
S__EXTERN__ ret_t RMP_Sem_Abort(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Sem_Post(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S__EXTERN__ ret_t RMP_Sem_Post_ISR(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S                             
S/* Memory interfaces */
S__EXTERN__ ret_t RMP_Mem_Init(volatile void* Pool, ptr_t Size);
S__EXTERN__ void* RMP_Malloc(volatile void* Pool, ptr_t Size);
S__EXTERN__ void RMP_Free(volatile void* Pool, void* Mem_Ptr);
S
S/* Built-in graphics */
S#ifdef RMP_POINT
SEXTERN void RMP_POINT(cnt_t,cnt_t,ptr_t);
S__EXTERN__ void RMP_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X, cnt_t End_Y, ptr_t Color);
S__EXTERN__ void RMP_Dot_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X,cnt_t End_Y, ptr_t Dot, ptr_t Space);
S__EXTERN__ void RMP_Rectangle(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Round_Rect(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, 
S                               cnt_t Round, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Circle(cnt_t Center_X, cnt_t Center_Y, cnt_t Radius, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Matrix(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                           cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color);
S/* This is only exported when color mixing macros available */
S#ifdef RMP_COLOR_25P
S#ifdef RMP_COLOR_50P
S#ifdef RMP_COLOR_75P
S__EXTERN__ void RMP_Matrix_AA(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                              cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color, ptr_t Back);
S#endif
S#endif
S#endif
S/* These are only provided when all used colors are predefined */
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
S/* Built-in easy controls */
S__EXTERN__ void RMP_Cursor(cnt_t Coord_X, cnt_t Coord_Y, ptr_t Style);
S__EXTERN__ void RMP_Checkbox_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Cmdbtn_Down(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn_Up(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Status);
S
S__EXTERN__ void RMP_Lineedit_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length,
S                                 cnt_t Width, cnt_t Clr_X, cnt_t Clr_Len);
S__EXTERN__ void RMP_Lineedit(cnt_t Coord_X,cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S
S__EXTERN__ void RMP_Radiobtn_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Progbar_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                                cnt_t Style, cnt_t Old_Prog, cnt_t New_Prog, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Progbar(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                            cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S
S/* Other utilities */
S#ifdef __U8__
S#ifdef __U16__
S__EXTERN__ ptr_t RMP_CRC16(const u8* Data, ptr_t Length);
S#endif
S#endif
S
S/* Hook functions */
S#if(RMP_USE_HOOKS==RMP_TRUE)
S    EXTERN void RMP_Start_Hook(void);
S    EXTERN void RMP_Save_Ctx(void);
S    EXTERN void RMP_Load_Ctx(void);
S    EXTERN void RMP_Tick_Hook(ptr_t Ticks);
S#else
S    __EXTERN__ void RMP_Start_Hook(void);
S    __EXTERN__ void RMP_Save_Ctx(void);
S    __EXTERN__ void RMP_Load_Ctx(void);
S    __EXTERN__ void RMP_Tick_Hook(ptr_t Ticks);
S#endif
S
SEXTERN void RMP_Init_Hook(void);
SEXTERN void RMP_Init_Idle(void);
S/*****************************************************************************/
S/* Undefine "__EXTERN__" to avoid redefinition */
S#undef __EXTERN__
S/* __KERNEL_MEMBERS__ */
S#endif
S/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 17 "..\..\MProkaron\Include\RMP.h" 2
N#undef __HDR_DEFS__
N
N#define __HDR_STRUCTS__
N#include "Platform/RMP_platform.h"
L 1 "..\..\MProkaron\Include\Platform/RMP_platform.h" 1
N/******************************************************************************
NFilename    : RMP_platform.h
NAuthor      : pry 
NDate        : 22/07/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The platform specific types for RMP.
N******************************************************************************/
N
N/* Platform Includes *********************************************************/
N#include "Platform/CortexM/platform_cmx.h"
L 1 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx.h" 1
N/******************************************************************************
NFilename    : platform_cmx.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header of "platform_cmx.h".
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
S#ifndef __PLATFORM_CMX_H_DEFS__
S#define __PLATFORM_CMX_H_DEFS__
S/*****************************************************************************/
S/* Basic Types ***************************************************************/
S#if(DEFINE_BASIC_TYPES==TRUE)
S
S#ifndef __S32__
S#define __S32__
Stypedef signed int  s32;
S#endif
S
S#ifndef __S16__
S#define __S16__
Stypedef signed short s16;
S#endif
S
S#ifndef __S8__
S#define __S8__
Stypedef signed char  s8;
S#endif
S
S#ifndef __U32__
S#define __U32__
Stypedef unsigned int  u32;
S#endif
S
S#ifndef __U16__
S#define __U16__
Stypedef unsigned short u16;
S#endif
S
S#ifndef __U8__
S#define __U8__
Stypedef unsigned char  u8;
S#endif
S
S#endif
S/* End Basic Types ***********************************************************/
S
S/* Begin Extended Types ******************************************************/
S#ifndef __TID_T__
S#define __TID_T__
S/* The typedef for the Thread ID */
Stypedef s32 tid_t;
S#endif
S
S#ifndef __PTR_T__
S#define __PTR_T__
S/* The typedef for the pointers - This is the raw style. Pointers must be unsigned */
Stypedef u32 ptr_t;
S#endif
S
S#ifndef __CNT_T__
S#define __CNT_T__
S/* The typedef for the count variables */
Stypedef s32 cnt_t;
S#endif
S
S#ifndef __CID_T__
S#define __CID_T__
S/* The typedef for capability ID */
Stypedef s32 cid_t;
S#endif
S
S#ifndef __RET_T__
S#define __RET_T__
S/* The type for process return value */
Stypedef s32 ret_t;
S#endif
S/* End Extended Types ********************************************************/
S
S/* System macros *************************************************************/
S/* Compiler "extern" keyword setting */
S#define EXTERN                   extern
S/* The order of bits in one CPU machine word */
S#define RMP_WORD_ORDER           5
S/* The maximum length of char printing - no need to change this in most cases */
S#define RMP_KERNEL_DEBUG_MAX_STR 255
S/* The offset of the stack when initializing */
S#define RMP_INIT_STACK           RMP_INIT_STACK_TAIL(17)
S
S/* The CPU and application specific macros are here */
S#include "platform_cmx_conf.h"
S/* End System macros *********************************************************/
S
S/* Cortex-M specific macros **************************************************/
S/* MPU operation flag */
S#define RMP_CMX_MPU_CLR                 (0)
S#define RMP_CMX_MPU_UPD                 (1)
S/* MPU definitions */
S/* Extract address for/from MPU */
S#define RMP_CMX_MPU_ADDR(X)             ((X)&0xFFFFFFE0)
S/* Get info from MPU */
S#define RMP_CMX_MPU_SZORD(X)            ((((X)&0x3F)>>1)-2)
S/* Write info to MPU */
S#define RMP_CMX_MPU_VALID               (1<<4)
S#define RMP_CMX_MPU_SRDCLR              (0x0000FF00)
S#define RMP_CMX_MPU_XN                  (1<<28)
S#define RMP_CMX_MPU_RO                  (2<<24)
S#define RMP_CMX_MPU_RW                  (3<<24)
S#define RMP_CMX_MPU_CACHEABLE           (1<<17)
S#define RMP_CMX_MPU_BUFFERABLE          (1<<16)
S#define RMP_CMX_MPU_REGIONSIZE(X)       ((X+2)<<1)
S#define RMP_CMX_MPU_SZENABLE            (1)
S/* Cortex-M (ARMv8) EXC_RETURN values */
S#define RMP_CMX_EXC_RET_BASE            (0xFFFFFF80)
S/* Whether we are returning to secure stack. 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_SECURE_STACK    (1<<6)
S/* Whether the callee registers are automatically pushed to user stack. 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_CALLEE_SAVE     (1<<5)
S/* Whether the stack frame is standard(contains no FPU data). 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_STD_FRAME       (1<<4)
S/* Are we returning to user mode? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_RET_USER        (1<<3)
S/* Are we returning to PSP? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_RET_PSP         (1<<2)
S/* Is this interrupt taken to a secured domain? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_INT_SECURE_DOMAIN   (1<<0)
S/* FPU type definitions */
S#define RMP_CMX_FPU_NONE                (0)
S#define RMP_CMX_FPU_VFPV4               (1)
S#define RMP_CMX_FPU_FPV5_SP             (2)
S#define RMP_CMX_FPU_FPV5_DP             (3)
S
S/* Some useful SCB definitions */
S#define RMP_CMX_SHCSR_USGFAULTENA       (1<<18)
S#define RMP_CMX_SHCSR_BUSFAULTENA       (1<<17)
S#define RMP_CMX_SHCSR_MEMFAULTENA       (1<<16)
S/* MPU definitions */
S#define RMP_CMX_MPU_PRIVDEF             0x00000004
S/* NVIC definitions */
S#define RMP_CMX_NVIC_GROUPING_P7S1      0
S#define RMP_CMX_NVIC_GROUPING_P6S2      1
S#define RMP_CMX_NVIC_GROUPING_P5S3      2
S#define RMP_CMX_NVIC_GROUPING_P4S4      3
S#define RMP_CMX_NVIC_GROUPING_P3S5      4
S#define RMP_CMX_NVIC_GROUPING_P2S6      5
S#define RMP_CMX_NVIC_GROUPING_P1S7      6
S#define RMP_CMX_NVIC_GROUPING_P0S8      7
S/* Fault definitions */
S/* The NMI is active */
S#define RMP_CMX_ICSR_NMIPENDSET         (((ptr_t)1)<<31)
S/* Debug event has occurred. The Debug Fault Status Register has been updated */
S#define RMP_CMX_HFSR_DEBUGEVT           (((ptr_t)1)<<31)
S/* Processor has escalated a configurable-priority exception to HardFault */
S#define RMP_CMX_HFSR_FORCED             (1<<30)
S/* Vector table read fault has occurred */
S#define RMP_CMX_HFSR_VECTTBL            (1<<1)
S/* Divide by zero */
S#define RMP_CMX_UFSR_DIVBYZERO          (1<<25)
S/* Unaligned load/store access */
S#define RMP_CMX_UFSR_UNALIGNED          (1<<24)
S/* No such coprocessor */
S#define RMP_CMX_UFSR_NOCP               (1<<19)
S/* Invalid vector return LR or PC value */
S#define RMP_CMX_UFSR_INVPC              (1<<18)
S/* Invalid IT instruction or related instructions */
S#define RMP_CMX_UFSR_INVSTATE           (1<<17)
S/* Invalid IT instruction or related instructions */
S#define RMP_CMX_UFSR_UNDEFINSTR         (1<<16)
S/* The Bus Fault Address Register is valid */
S#define RMP_CMX_BFSR_BFARVALID          (1<<15)
S/* The bus fault happened during FP lazy stacking */
S#define RMP_CMX_BFSR_LSPERR             (1<<13)
S/* A derived bus fault has occurred on exception entry */
S#define RMP_CMX_BFSR_STKERR             (1<<12)
S/* A derived bus fault has occurred on exception return */
S#define RMP_CMX_BFSR_UNSTKERR           (1<<11)
S/* Imprecise data access error has occurred */
S#define RMP_CMX_BFSR_IMPRECISERR        (1<<10)
S/* A precise data access error has occurred, and the processor 
S * has written the faulting address to the BFAR */
S#define RMP_CMX_BFSR_PRECISERR          (1<<9)
S/* A bus fault on an instruction prefetch has occurred. The 
S * fault is signaled only if the instruction is issued */
S#define RMP_CMX_BFSR_IBUSERR            (1<<8)
S/* The Memory Mnagement Fault Address Register have valid contents */
S#define RMP_CMX_MFSR_MMARVALID          (1<<7)
S/* A MemManage fault occurred during FP lazy state preservation */
S#define RMP_CMX_MFSR_MLSPERR            (1<<5)
S/* A derived MemManage fault occurred on exception entry */
S#define RMP_CMX_MFSR_MSTKERR            (1<<4)
S/* A derived MemManage fault occurred on exception return */
S#define RMP_CMX_MFSR_MUNSTKERR          (1<<3)
S/* Data access violation. The MMFAR shows the data address that
S * the load or store tried to access */
S#define RMP_CMX_MFSR_DACCVIOL           (1<<1)
S/* MPU or Execute Never (XN) default memory map access violation on an
S * instruction fetch has occurred. The fault is signalled only if the
S * instruction is issued */
S#define RMP_CMX_MFSR_IACCVIOL           (1<<0)
S
S/* These faults cannot be recovered and will lead to termination immediately */
S#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED| \
S                                         RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC| \
S                                         RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR| \
S                                         RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR| \
S                                         RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR| \
S                                         RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
X#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED|                                          RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC|                                          RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR|                                          RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR|                                          RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR|                                          RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
S/*****************************************************************************/
S/* __PLATFORM_CMX_H_DEFS__ */
S#endif
S/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
N#ifndef __PLATFORM_CMX_H_STRUCTS__
N#define __PLATFORM_CMX_H_STRUCTS__
N/* We used structs in the header */
N
N/* Use defines in these headers */
N#define __HDR_DEFS__
N#undef __HDR_DEFS__
N/*****************************************************************************/
N
N/*****************************************************************************/
N/* __PLATFORM_CMX_H_STRUCTS__ */
N#endif
N/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(0L||1L))
S#ifndef __PLATFORM_CMX_MEMBERS__
S#define __PLATFORM_CMX_MEMBERS__
S
S/* In this way we can use the data structures and definitions in the headers */
S#define __HDR_DEFS__
S
S#undef __HDR_DEFS__
S
S#define __HDR_STRUCTS__
S
S#undef __HDR_STRUCTS__
S
S/* If the header is not used in the public mode */
S#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
S
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
S#else
S#define __EXTERN__ EXTERN 
S/* __HDR_PUBLIC_MEMBERS__ */
S#endif
S
S/*****************************************************************************/
S
S/*****************************************************************************/
S
S/* End Public Global Variables ***********************************************/
S
S/* Public C Function Prototypes **********************************************/
S/*****************************************************************************/
S/* Interrupts */
SEXTERN void RMP_Disable_Int(void);
SEXTERN void RMP_Enable_Int(void);
SEXTERN void RMP_Mask_Int(ptr_t Level);
S
SEXTERN ptr_t RMP_MSB_Get(ptr_t Val);
SEXTERN void _RMP_Start(ptr_t Entry, ptr_t Stack);
SEXTERN void _RMP_Yield(void);
S
S/* Initialization */
S__EXTERN__ void _RMP_Stack_Init(ptr_t Entry, ptr_t Stack, ptr_t Arg);
S__EXTERN__ void _RMP_Low_Level_Init(void);
S__EXTERN__ void RMP_Putchar(char Char);
S__EXTERN__ void _RMP_Plat_Hook(void);
S/*****************************************************************************/
S/* Undefine "__EXTERN__" to avoid redefinition */
S#undef __EXTERN__
S/* __PLATFORM_CMX_MEMBERS__ */
S#endif
S/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Include\Platform/RMP_platform.h" 2
N/* End Platform Includes *****************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 21 "..\..\MProkaron\Include\RMP.h" 2
N#include "Kernel/kernel.h"
L 1 "..\..\MProkaron\Include\Kernel/kernel.h" 1
N/******************************************************************************
NFilename    : kernel.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header file for the kernel.
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
S#ifndef __KERNEL_H_DEFS__
S#define __KERNEL_H_DEFS__
S/*****************************************************************************/
S/* Constants */
S#define RMP_TRUE               1
S#define RMP_FALSE              0
S/* States of threads */
S#define RMP_THD_STATE(X)       ((X)&0xFF)
S#define RMP_THD_FLAG(X)        ((X)&~0xFF)
S#define RMP_THD_STATE_SET(X,S) ((X)=(RMP_THD_FLAG(X)|(S)))
S
S/* Memory pool position lookup */
S#define RMP_MEM_POS(FLI,SLI)   ((SLI)+((FLI)<<3))
S
S/* This thread is currently unused */
S#define RMP_THD_FREE           (0)
S/* This thread is currently running */
S#define RMP_THD_RUNNING        (1)
S/* Blocked on a send endpoint */
S#define RMP_THD_SNDBLK         (2)
S/* Blocked on a send endpoint with a timeout */
S#define RMP_THD_SNDDLY         (3)
S/* Blocked on its own receive endpoint */
S#define RMP_THD_RCVBLK         (4)
S/* Blocked on its own receive endpoint with a timeout */
S#define RMP_THD_RCVDLY         (5)
S/* Just on the timer delay */
S#define RMP_THD_DELAYED        (6)
S/* Blocked on a semaphore */
S#define RMP_THD_SEMBLK         (7)
S/* Blocked on a semaphore with a timeout */
S#define RMP_THD_SEMDLY         (8)
S/* Suspended */
S#define RMP_THD_SUSPENDED      (1<<8)
S/* Mailbox valid */
S#define RMP_THD_MBOXFUL        (RMP_THD_SUSPENDED<<1)
S    
S/* States of semaphores */
S#define RMP_SEM_FREE           (0)
S#define RMP_SEM_USED           (1)
S
S/* States of memory blocks */
S#define RMP_MEM_FREE           (0)
S#define RMP_MEM_USED           (1)
S
S/* Error codes */
S/* This error is thread related */
S#define RMP_ERR_THD            (-1)
S/* This error is priority related */
S#define RMP_ERR_PRIO           (-2)
S/* This error is timeslice related */
S#define RMP_ERR_SLICE          (-3)
S/* This error is thread state related */
S#define RMP_ERR_STATE          (-4)
S/* This error is operation related */
S#define RMP_ERR_OPER           (-5)
S/* This error is semaphore related */
S#define RMP_ERR_SEM            (-6)
S/* This error is memory related */
S#define RMP_ERR_MEM            (-7)
S
S/* Word sizes settings */
S#define RMP_WORD_SIZE          (((ptr_t)1)<<RMP_WORD_ORDER)
S#define RMP_WORD_MASK          (~(((ptr_t)(-1))<<(RMP_WORD_ORDER-1)))
S#define RMP_BITMAP_SIZE        ((RMP_MAX_PREEMPT_PRIO-1)/RMP_WORD_SIZE+1)
S#define RMP_ALLBITS            ((ptr_t)(-1))
S
S/* Stack offset macros */
S/* Head offset, for ascending stacks */
S#define RMP_INIT_STACK_HEAD(X) (((ptr_t)RMP_Init_Stack)+(X)*sizeof(ptr_t))
S/* Tail offset, for descending stacks */
S#define RMP_INIT_STACK_TAIL(X) (((ptr_t)RMP_Init_Stack)+RMP_INIT_STACK_SIZE-(X)*sizeof(ptr_t))
S
S/* Get the thread from delay list */
S#define RMP_DLY2THD(X)         ((struct RMP_Thd*)(((ptr_t)(X))-sizeof(struct RMP_List)))
S
S/* Printk macros */
S#define RMP_PRINTK_I(INT)      RMP_Print_Int((INT))
S#define RMP_PRINTK_U(UINT)     RMP_Print_Uint((UINT))
S#define RMP_PRINTK_S(STR)      RMP_Print_String((s8*)(STR))
S
S/* Built-in graphics */
S#ifdef RMP_POINT
S#define RMP_TRANS              (0x01)
S#define RMP_MAT_SMALL          (0)
S#define RMP_MAT_BIG            (1)
S#define RMP_MAT_BPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<(7-((POS)&0x07))))
S#define RMP_MAT_SPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<((POS)&0x07)))
S#define RMP_CBOX_CHECK         (1)
S#define RMP_CBTN_DOWN          (1)
S#define RMP_RBTN_SEL           (1)
S#define RMP_PBAR_L2R           (0)
S#define RMP_PBAR_D2U           (1)
S#define RMP_PBAR_R2L           (2)
S#define RMP_PBAR_U2D           (3)
S
S#define RMP_CUR_NORM           (0)
S#define RMP_CUR_BUSY           (1)
S#define RMP_CUR_QUESTION       (2)
S#define RMP_CUR_HAND           (3)
S#define RMP_CUR_TEXT           (4)
S#define RMP_CUR_STOP           (5)
S#define RMP_CUR_MOVE           (6)
S#define RMP_CUR_LR             (7)
S#define RMP_CUR_UD             (8)
S#define RMP_CUR_ULBR           (9)
S#define RMP_CUR_URBL           (10)
S#define RMP_CUR_CROSS          (11)
S#endif
S    
S/* Assert macro */
S#define RMP_ASSERT(X) \
Sdo \
S{ \
S    if((X)==0) \
S    { \
S        RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n"); \
S        RMP_PRINTK_S(__FILE__); \
S        RMP_PRINTK_S(" , Line "); \
S        RMP_PRINTK_I(__LINE__); \
S        RMP_PRINTK_S("\r\n"); \
S        RMP_PRINTK_S(__DATE__); \
S        RMP_PRINTK_S(" , "); \
S        RMP_PRINTK_S(__TIME__); \
S        RMP_PRINTK_S("\r\n"); \
S        while(1); \
S    } \
S} \
Swhile(0)
X#define RMP_ASSERT(X) do {     if((X)==0)     {         RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n");         RMP_PRINTK_S(__FILE__);         RMP_PRINTK_S(" , Line ");         RMP_PRINTK_I(__LINE__);         RMP_PRINTK_S("\r\n");         RMP_PRINTK_S(__DATE__);         RMP_PRINTK_S(" , ");         RMP_PRINTK_S(__TIME__);         RMP_PRINTK_S("\r\n");         while(1);     } } while(0)
S/*****************************************************************************/
S/* __KERNEL_H_DEFS__ */
S#endif
S/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
N#ifndef __KERNEL_H_STRUCTS__
N#define __KERNEL_H_STRUCTS__
N/* We used structs in the header */
N
N/* Use defines in these headers */
N#define __HDR_DEFS__
N#undef __HDR_DEFS__
N/*****************************************************************************/
N/* The list head structure */
Nstruct RMP_List
N{
N    volatile struct RMP_List* Prev;
N    volatile struct RMP_List* Next;
N};
N
Nstruct RMP_Thd
N{
N    /* The head to insert into the status queue */
N    struct RMP_List Run_Head;
N    /* This is exclusively for the timer queue */
N    struct RMP_List Dly_Head;
N    /* The list of threads suspended on it because of sending */
N    struct RMP_List Snd_List;
N    /* The state of this thread */
N    ptr_t State;
N    /* If it is running, how many timeslices it have */
N    ptr_t Slices;
N    /* If it is running, how many ticks does it have remaining */
N    ptr_t Slices_Left;
N    /* What priority it is running at */
N    ptr_t Prio;
N    /* The timeout time */
N    ptr_t Timeout;
N    /* The mailbox value */
N    ptr_t Mailbox;
N    /* The data to send */  
N    ptr_t Data;
N    /* The stack address */
N    ptr_t Stack;
N    /* The return value of certain function calls */
N    ret_t Retval;
N};
N
N/* The semaphore structure */
Nstruct RMP_Sem
N{
N    /* The waiting queue */
N    struct RMP_List Wait_List;
N    /* The state of the semaphore */
N    ptr_t State;
N    /* The current number of semaphore */
N    ptr_t Cur_Num;
N};
N
N
N/* The head struct of a memory block */
Nstruct RMP_Mem_Head
N{
N    /* This is what is used in TLSF LUT */
N    struct RMP_List Head;
N    /* Is this block used at the moment? */
N    ptr_t State;
N    /* The pointer to the tail */
N    volatile struct RMP_Mem_Tail* Tail;
N};
N
N/* The tail struct of a memory block */
Nstruct RMP_Mem_Tail
N{
N    /* This is for tailing the memory */
N    volatile struct RMP_Mem_Head* Head;
N};
N
N/* The memory control block structure */
Nstruct RMP_Mem
N{
N    struct RMP_List Alloc;
N    ptr_t FLI_Num;
N    ptr_t Start;
N    ptr_t Size;
N    /* The bitmap - in no case will the system manage more than 128MB of mmeory */
N    ptr_t Bitmap[5];
N    /* There are at least this number of levels - 16kB thus 8*8 */
N    struct RMP_List Table[8*8];
N};
N/*****************************************************************************/
N/* __KERNEL_H_STRUCTS__ */
N#endif
N/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(0L||1L))
S#ifndef __KERNEL_MEMBERS__
S#define __KERNEL_MEMBERS__
S
S/* In this way we can use the data structures and definitions in the headers */
S#define __HDR_DEFS__
S
S#undef __HDR_DEFS__
S
S#define __HDR_STRUCTS__
S
S#undef __HDR_STRUCTS__
S
S/* If the header is not used in the public mode */
S#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S/* The scheduler bitmap */
Sstatic volatile ptr_t RMP_Bitmap[RMP_BITMAP_SIZE];
Sstatic volatile struct RMP_List RMP_Run[RMP_MAX_PREEMPT_PRIO];
Sstatic volatile struct RMP_List RMP_Delay;
S
S/* The timestamp value */
Sstatic volatile ptr_t RMP_Tick;
S/* Scheduler lock */
Sstatic volatile ptr_t RMP_Sched_Lock_Cnt;
Sstatic volatile ptr_t RMP_Sched_Locked;
S/* Scheduler pending */
Sstatic volatile ptr_t RMP_Sched_Pend;
S/* Timer events pending */
Sstatic volatile ptr_t RMP_Timer_Pend;
S
S/* Init thread */
Sstatic volatile ptr_t RMP_Init_Stack[RMP_INIT_STACK_SIZE>>(RMP_WORD_ORDER-3)];
Sstatic volatile struct RMP_Thd RMP_Init_Thd;
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
Sstatic void _RMP_Set_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Clr_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Dly_Ins(volatile struct RMP_Thd* Thread, ptr_t Slices);
Sstatic void _RMP_Timer_Proc(void);
Sstatic void _RMP_Mem_Block(volatile struct RMP_Mem_Head* Addr, ptr_t Size);
Sstatic void _RMP_Mem_Ins(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic void _RMP_Mem_Del(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic ret_t _RMP_Mem_Search(volatile void* Pool, ptr_t Size, cnt_t* FLI_Level, cnt_t* SLI_Level);
S
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
Sstatic void RMP_Radiobtn_Circle(cnt_t Coord_X,cnt_t Coord_Y,cnt_t Length);
Sstatic void RMP_Progbar_Prog(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                             cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
S#else
S#define __EXTERN__ EXTERN 
S/* __HDR_PUBLIC_MEMBERS__ */
S#endif
S
S/*****************************************************************************/
S/* The current thread - the pointer itself is volatile but not its contents */
S__EXTERN__ struct RMP_Thd* volatile RMP_Cur_Thd;
S__EXTERN__ volatile ptr_t RMP_Cur_SP;
S/*****************************************************************************/
S
S/* End Public Global Variables ***********************************************/
S
S/* Public C Function Prototypes **********************************************/
S/*****************************************************************************/
S/* This is the entry of user applications */
SEXTERN void RMP_Init(void);
S__EXTERN__ void _RMP_Get_High_Rdy(void);
S__EXTERN__ void _RMP_Tick_Handler(ptr_t Ticks);
S__EXTERN__ ptr_t _RMP_Get_Near_Ticks(void);
S__EXTERN__ void RMP_Clear(volatile void* Addr, ptr_t Size);
S
S/* Some helpers */
S__EXTERN__ ptr_t RMP_RBIT_Get(ptr_t Val);
S__EXTERN__ ptr_t RMP_LSB_Get(ptr_t Val);
S
S/* Scheduler locking & unlocking */
S__EXTERN__ void RMP_Lock_Sched(void);
S__EXTERN__ void RMP_Unlock_Sched(void);
S
S/* Debug printing functions */
S__EXTERN__ cnt_t RMP_Print_Int(cnt_t Int);
S__EXTERN__ cnt_t RMP_Print_Uint(ptr_t Uint);
S__EXTERN__ cnt_t RMP_Print_String(s8* String);
S
S/* List operation functions */
S__EXTERN__ void RMP_List_Crt(volatile struct RMP_List* Head);
S__EXTERN__ void RMP_List_Del(volatile struct RMP_List* Prev,volatile struct RMP_List* Next);
S__EXTERN__ void RMP_List_Ins(volatile struct RMP_List* New,
S                             volatile struct RMP_List* Prev,
S                             volatile struct RMP_List* Next);
S
S/* System interfaces */
S__EXTERN__ void RMP_Yield(void);
S__EXTERN__ ret_t RMP_Thd_Crt(volatile struct RMP_Thd* Thread, 
S                             void* Entry, void* Stack, void* Arg, 
S                             ptr_t Prio, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Del(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Thd_Set(volatile struct RMP_Thd* Thread, ptr_t Prio, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Suspend(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Thd_Resume(volatile struct RMP_Thd* Thread);
S
S__EXTERN__ ret_t RMP_Thd_Delay(ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Cancel(volatile struct RMP_Thd* Thread);
S
S__EXTERN__ ret_t RMP_Thd_Snd(volatile struct RMP_Thd* Thread, ptr_t Data, ptr_t Slices);
S__EXTERN__ ret_t RMP_Thd_Snd_ISR(volatile struct RMP_Thd* Thread, ptr_t Data);
S__EXTERN__ ret_t RMP_Thd_Rcv(ptr_t* Data, ptr_t Slices);
S
S__EXTERN__ ret_t RMP_Sem_Crt(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S__EXTERN__ ret_t RMP_Sem_Del(volatile struct RMP_Sem* Semaphore);
S__EXTERN__ ret_t RMP_Sem_Pend(volatile struct RMP_Sem* Semaphore, ptr_t Slices);
S__EXTERN__ ret_t RMP_Sem_Abort(volatile struct RMP_Thd* Thread);
S__EXTERN__ ret_t RMP_Sem_Post(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S__EXTERN__ ret_t RMP_Sem_Post_ISR(volatile struct RMP_Sem* Semaphore, ptr_t Number);
S                             
S/* Memory interfaces */
S__EXTERN__ ret_t RMP_Mem_Init(volatile void* Pool, ptr_t Size);
S__EXTERN__ void* RMP_Malloc(volatile void* Pool, ptr_t Size);
S__EXTERN__ void RMP_Free(volatile void* Pool, void* Mem_Ptr);
S
S/* Built-in graphics */
S#ifdef RMP_POINT
SEXTERN void RMP_POINT(cnt_t,cnt_t,ptr_t);
S__EXTERN__ void RMP_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X, cnt_t End_Y, ptr_t Color);
S__EXTERN__ void RMP_Dot_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X,cnt_t End_Y, ptr_t Dot, ptr_t Space);
S__EXTERN__ void RMP_Rectangle(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Round_Rect(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, 
S                               cnt_t Round, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Circle(cnt_t Center_X, cnt_t Center_Y, cnt_t Radius, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Matrix(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                           cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color);
S/* This is only exported when color mixing macros available */
S#ifdef RMP_COLOR_25P
S#ifdef RMP_COLOR_50P
S#ifdef RMP_COLOR_75P
S__EXTERN__ void RMP_Matrix_AA(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                              cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color, ptr_t Back);
S#endif
S#endif
S#endif
S/* These are only provided when all used colors are predefined */
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
S/* Built-in easy controls */
S__EXTERN__ void RMP_Cursor(cnt_t Coord_X, cnt_t Coord_Y, ptr_t Style);
S__EXTERN__ void RMP_Checkbox_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Cmdbtn_Down(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn_Up(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Status);
S
S__EXTERN__ void RMP_Lineedit_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length,
S                                 cnt_t Width, cnt_t Clr_X, cnt_t Clr_Len);
S__EXTERN__ void RMP_Lineedit(cnt_t Coord_X,cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S
S__EXTERN__ void RMP_Radiobtn_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Progbar_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                                cnt_t Style, cnt_t Old_Prog, cnt_t New_Prog, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Progbar(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                            cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S
S/* Other utilities */
S#ifdef __U8__
S#ifdef __U16__
S__EXTERN__ ptr_t RMP_CRC16(const u8* Data, ptr_t Length);
S#endif
S#endif
S
S/* Hook functions */
S#if(RMP_USE_HOOKS==RMP_TRUE)
S    EXTERN void RMP_Start_Hook(void);
S    EXTERN void RMP_Save_Ctx(void);
S    EXTERN void RMP_Load_Ctx(void);
S    EXTERN void RMP_Tick_Hook(ptr_t Ticks);
S#else
S    __EXTERN__ void RMP_Start_Hook(void);
S    __EXTERN__ void RMP_Save_Ctx(void);
S    __EXTERN__ void RMP_Load_Ctx(void);
S    __EXTERN__ void RMP_Tick_Hook(ptr_t Ticks);
S#endif
S
SEXTERN void RMP_Init_Hook(void);
SEXTERN void RMP_Init_Idle(void);
S/*****************************************************************************/
S/* Undefine "__EXTERN__" to avoid redefinition */
S#undef __EXTERN__
S/* __KERNEL_MEMBERS__ */
S#endif
S/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 22 "..\..\MProkaron\Include\RMP.h" 2
N#undef __HDR_STRUCTS__
N
N#define __HDR_PUBLIC_MEMBERS__
N#include "Platform/RMP_platform.h"
L 1 "..\..\MProkaron\Include\Platform/RMP_platform.h" 1
N/******************************************************************************
NFilename    : RMP_platform.h
NAuthor      : pry 
NDate        : 22/07/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The platform specific types for RMP.
N******************************************************************************/
N
N/* Platform Includes *********************************************************/
N#include "Platform/CortexM/platform_cmx.h"
L 1 "..\..\MProkaron\Include\Platform/CortexM/platform_cmx.h" 1
N/******************************************************************************
NFilename    : platform_cmx.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header of "platform_cmx.h".
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
S#ifndef __PLATFORM_CMX_H_DEFS__
S#define __PLATFORM_CMX_H_DEFS__
S/*****************************************************************************/
S/* Basic Types ***************************************************************/
S#if(DEFINE_BASIC_TYPES==TRUE)
S
S#ifndef __S32__
S#define __S32__
Stypedef signed int  s32;
S#endif
S
S#ifndef __S16__
S#define __S16__
Stypedef signed short s16;
S#endif
S
S#ifndef __S8__
S#define __S8__
Stypedef signed char  s8;
S#endif
S
S#ifndef __U32__
S#define __U32__
Stypedef unsigned int  u32;
S#endif
S
S#ifndef __U16__
S#define __U16__
Stypedef unsigned short u16;
S#endif
S
S#ifndef __U8__
S#define __U8__
Stypedef unsigned char  u8;
S#endif
S
S#endif
S/* End Basic Types ***********************************************************/
S
S/* Begin Extended Types ******************************************************/
S#ifndef __TID_T__
S#define __TID_T__
S/* The typedef for the Thread ID */
Stypedef s32 tid_t;
S#endif
S
S#ifndef __PTR_T__
S#define __PTR_T__
S/* The typedef for the pointers - This is the raw style. Pointers must be unsigned */
Stypedef u32 ptr_t;
S#endif
S
S#ifndef __CNT_T__
S#define __CNT_T__
S/* The typedef for the count variables */
Stypedef s32 cnt_t;
S#endif
S
S#ifndef __CID_T__
S#define __CID_T__
S/* The typedef for capability ID */
Stypedef s32 cid_t;
S#endif
S
S#ifndef __RET_T__
S#define __RET_T__
S/* The type for process return value */
Stypedef s32 ret_t;
S#endif
S/* End Extended Types ********************************************************/
S
S/* System macros *************************************************************/
S/* Compiler "extern" keyword setting */
S#define EXTERN                   extern
S/* The order of bits in one CPU machine word */
S#define RMP_WORD_ORDER           5
S/* The maximum length of char printing - no need to change this in most cases */
S#define RMP_KERNEL_DEBUG_MAX_STR 255
S/* The offset of the stack when initializing */
S#define RMP_INIT_STACK           RMP_INIT_STACK_TAIL(17)
S
S/* The CPU and application specific macros are here */
S#include "platform_cmx_conf.h"
S/* End System macros *********************************************************/
S
S/* Cortex-M specific macros **************************************************/
S/* MPU operation flag */
S#define RMP_CMX_MPU_CLR                 (0)
S#define RMP_CMX_MPU_UPD                 (1)
S/* MPU definitions */
S/* Extract address for/from MPU */
S#define RMP_CMX_MPU_ADDR(X)             ((X)&0xFFFFFFE0)
S/* Get info from MPU */
S#define RMP_CMX_MPU_SZORD(X)            ((((X)&0x3F)>>1)-2)
S/* Write info to MPU */
S#define RMP_CMX_MPU_VALID               (1<<4)
S#define RMP_CMX_MPU_SRDCLR              (0x0000FF00)
S#define RMP_CMX_MPU_XN                  (1<<28)
S#define RMP_CMX_MPU_RO                  (2<<24)
S#define RMP_CMX_MPU_RW                  (3<<24)
S#define RMP_CMX_MPU_CACHEABLE           (1<<17)
S#define RMP_CMX_MPU_BUFFERABLE          (1<<16)
S#define RMP_CMX_MPU_REGIONSIZE(X)       ((X+2)<<1)
S#define RMP_CMX_MPU_SZENABLE            (1)
S/* Cortex-M (ARMv8) EXC_RETURN values */
S#define RMP_CMX_EXC_RET_BASE            (0xFFFFFF80)
S/* Whether we are returning to secure stack. 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_SECURE_STACK    (1<<6)
S/* Whether the callee registers are automatically pushed to user stack. 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_CALLEE_SAVE     (1<<5)
S/* Whether the stack frame is standard(contains no FPU data). 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_STD_FRAME       (1<<4)
S/* Are we returning to user mode? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_RET_USER        (1<<3)
S/* Are we returning to PSP? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_RET_RET_PSP         (1<<2)
S/* Is this interrupt taken to a secured domain? 1 means yes, 0 means no */
S#define RMP_CMX_EXC_INT_SECURE_DOMAIN   (1<<0)
S/* FPU type definitions */
S#define RMP_CMX_FPU_NONE                (0)
S#define RMP_CMX_FPU_VFPV4               (1)
S#define RMP_CMX_FPU_FPV5_SP             (2)
S#define RMP_CMX_FPU_FPV5_DP             (3)
S
S/* Some useful SCB definitions */
S#define RMP_CMX_SHCSR_USGFAULTENA       (1<<18)
S#define RMP_CMX_SHCSR_BUSFAULTENA       (1<<17)
S#define RMP_CMX_SHCSR_MEMFAULTENA       (1<<16)
S/* MPU definitions */
S#define RMP_CMX_MPU_PRIVDEF             0x00000004
S/* NVIC definitions */
S#define RMP_CMX_NVIC_GROUPING_P7S1      0
S#define RMP_CMX_NVIC_GROUPING_P6S2      1
S#define RMP_CMX_NVIC_GROUPING_P5S3      2
S#define RMP_CMX_NVIC_GROUPING_P4S4      3
S#define RMP_CMX_NVIC_GROUPING_P3S5      4
S#define RMP_CMX_NVIC_GROUPING_P2S6      5
S#define RMP_CMX_NVIC_GROUPING_P1S7      6
S#define RMP_CMX_NVIC_GROUPING_P0S8      7
S/* Fault definitions */
S/* The NMI is active */
S#define RMP_CMX_ICSR_NMIPENDSET         (((ptr_t)1)<<31)
S/* Debug event has occurred. The Debug Fault Status Register has been updated */
S#define RMP_CMX_HFSR_DEBUGEVT           (((ptr_t)1)<<31)
S/* Processor has escalated a configurable-priority exception to HardFault */
S#define RMP_CMX_HFSR_FORCED             (1<<30)
S/* Vector table read fault has occurred */
S#define RMP_CMX_HFSR_VECTTBL            (1<<1)
S/* Divide by zero */
S#define RMP_CMX_UFSR_DIVBYZERO          (1<<25)
S/* Unaligned load/store access */
S#define RMP_CMX_UFSR_UNALIGNED          (1<<24)
S/* No such coprocessor */
S#define RMP_CMX_UFSR_NOCP               (1<<19)
S/* Invalid vector return LR or PC value */
S#define RMP_CMX_UFSR_INVPC              (1<<18)
S/* Invalid IT instruction or related instructions */
S#define RMP_CMX_UFSR_INVSTATE           (1<<17)
S/* Invalid IT instruction or related instructions */
S#define RMP_CMX_UFSR_UNDEFINSTR         (1<<16)
S/* The Bus Fault Address Register is valid */
S#define RMP_CMX_BFSR_BFARVALID          (1<<15)
S/* The bus fault happened during FP lazy stacking */
S#define RMP_CMX_BFSR_LSPERR             (1<<13)
S/* A derived bus fault has occurred on exception entry */
S#define RMP_CMX_BFSR_STKERR             (1<<12)
S/* A derived bus fault has occurred on exception return */
S#define RMP_CMX_BFSR_UNSTKERR           (1<<11)
S/* Imprecise data access error has occurred */
S#define RMP_CMX_BFSR_IMPRECISERR        (1<<10)
S/* A precise data access error has occurred, and the processor 
S * has written the faulting address to the BFAR */
S#define RMP_CMX_BFSR_PRECISERR          (1<<9)
S/* A bus fault on an instruction prefetch has occurred. The 
S * fault is signaled only if the instruction is issued */
S#define RMP_CMX_BFSR_IBUSERR            (1<<8)
S/* The Memory Mnagement Fault Address Register have valid contents */
S#define RMP_CMX_MFSR_MMARVALID          (1<<7)
S/* A MemManage fault occurred during FP lazy state preservation */
S#define RMP_CMX_MFSR_MLSPERR            (1<<5)
S/* A derived MemManage fault occurred on exception entry */
S#define RMP_CMX_MFSR_MSTKERR            (1<<4)
S/* A derived MemManage fault occurred on exception return */
S#define RMP_CMX_MFSR_MUNSTKERR          (1<<3)
S/* Data access violation. The MMFAR shows the data address that
S * the load or store tried to access */
S#define RMP_CMX_MFSR_DACCVIOL           (1<<1)
S/* MPU or Execute Never (XN) default memory map access violation on an
S * instruction fetch has occurred. The fault is signalled only if the
S * instruction is issued */
S#define RMP_CMX_MFSR_IACCVIOL           (1<<0)
S
S/* These faults cannot be recovered and will lead to termination immediately */
S#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED| \
S                                         RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC| \
S                                         RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR| \
S                                         RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR| \
S                                         RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR| \
S                                         RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
X#define RMP_CMX_FAULT_FATAL             (RMP_CMX_UFSR_DIVBYZERO|RMP_CMX_UFSR_UNALIGNED|                                          RMP_CMX_UFSR_NOCP|RMP_CMX_UFSR_INVPC|                                          RMP_CMX_UFSR_INVSTATE|RMP_CMX_UFSR_UNDEFINSTR|                                          RMP_CMX_BFSR_LSPERR|RMP_CMX_BFSR_STKERR|                                          RMP_CMX_BFSR_UNSTKERR|RMP_CMX_BFSR_IMPRECISERR|                                          RMP_CMX_BFSR_PRECISERR|RMP_CMX_BFSR_IBUSERR)
S/*****************************************************************************/
S/* __PLATFORM_CMX_H_DEFS__ */
S#endif
S/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
S#ifndef __PLATFORM_CMX_H_STRUCTS__
S#define __PLATFORM_CMX_H_STRUCTS__
S/* We used structs in the header */
S
S/* Use defines in these headers */
S#define __HDR_DEFS__
S#undef __HDR_DEFS__
S/*****************************************************************************/
S
S/*****************************************************************************/
S/* __PLATFORM_CMX_H_STRUCTS__ */
S#endif
S/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(0L||0L))
N#ifndef __PLATFORM_CMX_MEMBERS__
N#define __PLATFORM_CMX_MEMBERS__
N
N/* In this way we can use the data structures and definitions in the headers */
N#define __HDR_DEFS__
N
N#undef __HDR_DEFS__
N
N#define __HDR_STRUCTS__
N
N#undef __HDR_STRUCTS__
N
N/* If the header is not used in the public mode */
N#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
S
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
N#else
N#define __EXTERN__ EXTERN 
N/* __HDR_PUBLIC_MEMBERS__ */
N#endif
N
N/*****************************************************************************/
N
N/*****************************************************************************/
N
N/* End Public Global Variables ***********************************************/
N
N/* Public C Function Prototypes **********************************************/
N/*****************************************************************************/
N/* Interrupts */
NEXTERN void RMP_Disable_Int(void);
Xextern void RMP_Disable_Int(void);
NEXTERN void RMP_Enable_Int(void);
Xextern void RMP_Enable_Int(void);
NEXTERN void RMP_Mask_Int(ptr_t Level);
Xextern void RMP_Mask_Int(ptr_t Level);
N
NEXTERN ptr_t RMP_MSB_Get(ptr_t Val);
Xextern ptr_t RMP_MSB_Get(ptr_t Val);
NEXTERN void _RMP_Start(ptr_t Entry, ptr_t Stack);
Xextern void _RMP_Start(ptr_t Entry, ptr_t Stack);
NEXTERN void _RMP_Yield(void);
Xextern void _RMP_Yield(void);
N
N/* Initialization */
N__EXTERN__ void _RMP_Stack_Init(ptr_t Entry, ptr_t Stack, ptr_t Arg);
Xextern void _RMP_Stack_Init(ptr_t Entry, ptr_t Stack, ptr_t Arg);
N__EXTERN__ void _RMP_Low_Level_Init(void);
Xextern void _RMP_Low_Level_Init(void);
N__EXTERN__ void RMP_Putchar(char Char);
Xextern void RMP_Putchar(char Char);
N__EXTERN__ void _RMP_Plat_Hook(void);
Xextern void _RMP_Plat_Hook(void);
N/*****************************************************************************/
N/* Undefine "__EXTERN__" to avoid redefinition */
N#undef __EXTERN__
N/* __PLATFORM_CMX_MEMBERS__ */
N#endif
N/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Include\Platform/RMP_platform.h" 2
N/* End Platform Includes *****************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 26 "..\..\MProkaron\Include\RMP.h" 2
N#include "Kernel/kernel.h"
L 1 "..\..\MProkaron\Include\Kernel/kernel.h" 1
N/******************************************************************************
NFilename    : kernel.h
NAuthor      : pry
NDate        : 01/04/2017
NLicence     : LGPL v3+; see COPYING for details.
NDescription : The header file for the kernel.
N******************************************************************************/
N
N/* Defines *******************************************************************/
N#ifdef __HDR_DEFS__
S#ifndef __KERNEL_H_DEFS__
S#define __KERNEL_H_DEFS__
S/*****************************************************************************/
S/* Constants */
S#define RMP_TRUE               1
S#define RMP_FALSE              0
S/* States of threads */
S#define RMP_THD_STATE(X)       ((X)&0xFF)
S#define RMP_THD_FLAG(X)        ((X)&~0xFF)
S#define RMP_THD_STATE_SET(X,S) ((X)=(RMP_THD_FLAG(X)|(S)))
S
S/* Memory pool position lookup */
S#define RMP_MEM_POS(FLI,SLI)   ((SLI)+((FLI)<<3))
S
S/* This thread is currently unused */
S#define RMP_THD_FREE           (0)
S/* This thread is currently running */
S#define RMP_THD_RUNNING        (1)
S/* Blocked on a send endpoint */
S#define RMP_THD_SNDBLK         (2)
S/* Blocked on a send endpoint with a timeout */
S#define RMP_THD_SNDDLY         (3)
S/* Blocked on its own receive endpoint */
S#define RMP_THD_RCVBLK         (4)
S/* Blocked on its own receive endpoint with a timeout */
S#define RMP_THD_RCVDLY         (5)
S/* Just on the timer delay */
S#define RMP_THD_DELAYED        (6)
S/* Blocked on a semaphore */
S#define RMP_THD_SEMBLK         (7)
S/* Blocked on a semaphore with a timeout */
S#define RMP_THD_SEMDLY         (8)
S/* Suspended */
S#define RMP_THD_SUSPENDED      (1<<8)
S/* Mailbox valid */
S#define RMP_THD_MBOXFUL        (RMP_THD_SUSPENDED<<1)
S    
S/* States of semaphores */
S#define RMP_SEM_FREE           (0)
S#define RMP_SEM_USED           (1)
S
S/* States of memory blocks */
S#define RMP_MEM_FREE           (0)
S#define RMP_MEM_USED           (1)
S
S/* Error codes */
S/* This error is thread related */
S#define RMP_ERR_THD            (-1)
S/* This error is priority related */
S#define RMP_ERR_PRIO           (-2)
S/* This error is timeslice related */
S#define RMP_ERR_SLICE          (-3)
S/* This error is thread state related */
S#define RMP_ERR_STATE          (-4)
S/* This error is operation related */
S#define RMP_ERR_OPER           (-5)
S/* This error is semaphore related */
S#define RMP_ERR_SEM            (-6)
S/* This error is memory related */
S#define RMP_ERR_MEM            (-7)
S
S/* Word sizes settings */
S#define RMP_WORD_SIZE          (((ptr_t)1)<<RMP_WORD_ORDER)
S#define RMP_WORD_MASK          (~(((ptr_t)(-1))<<(RMP_WORD_ORDER-1)))
S#define RMP_BITMAP_SIZE        ((RMP_MAX_PREEMPT_PRIO-1)/RMP_WORD_SIZE+1)
S#define RMP_ALLBITS            ((ptr_t)(-1))
S
S/* Stack offset macros */
S/* Head offset, for ascending stacks */
S#define RMP_INIT_STACK_HEAD(X) (((ptr_t)RMP_Init_Stack)+(X)*sizeof(ptr_t))
S/* Tail offset, for descending stacks */
S#define RMP_INIT_STACK_TAIL(X) (((ptr_t)RMP_Init_Stack)+RMP_INIT_STACK_SIZE-(X)*sizeof(ptr_t))
S
S/* Get the thread from delay list */
S#define RMP_DLY2THD(X)         ((struct RMP_Thd*)(((ptr_t)(X))-sizeof(struct RMP_List)))
S
S/* Printk macros */
S#define RMP_PRINTK_I(INT)      RMP_Print_Int((INT))
S#define RMP_PRINTK_U(UINT)     RMP_Print_Uint((UINT))
S#define RMP_PRINTK_S(STR)      RMP_Print_String((s8*)(STR))
S
S/* Built-in graphics */
S#ifdef RMP_POINT
S#define RMP_TRANS              (0x01)
S#define RMP_MAT_SMALL          (0)
S#define RMP_MAT_BIG            (1)
S#define RMP_MAT_BPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<(7-((POS)&0x07))))
S#define RMP_MAT_SPOS(MAT,POS)  ((MAT)[(POS)>>3]&(1<<((POS)&0x07)))
S#define RMP_CBOX_CHECK         (1)
S#define RMP_CBTN_DOWN          (1)
S#define RMP_RBTN_SEL           (1)
S#define RMP_PBAR_L2R           (0)
S#define RMP_PBAR_D2U           (1)
S#define RMP_PBAR_R2L           (2)
S#define RMP_PBAR_U2D           (3)
S
S#define RMP_CUR_NORM           (0)
S#define RMP_CUR_BUSY           (1)
S#define RMP_CUR_QUESTION       (2)
S#define RMP_CUR_HAND           (3)
S#define RMP_CUR_TEXT           (4)
S#define RMP_CUR_STOP           (5)
S#define RMP_CUR_MOVE           (6)
S#define RMP_CUR_LR             (7)
S#define RMP_CUR_UD             (8)
S#define RMP_CUR_ULBR           (9)
S#define RMP_CUR_URBL           (10)
S#define RMP_CUR_CROSS          (11)
S#endif
S    
S/* Assert macro */
S#define RMP_ASSERT(X) \
Sdo \
S{ \
S    if((X)==0) \
S    { \
S        RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n"); \
S        RMP_PRINTK_S(__FILE__); \
S        RMP_PRINTK_S(" , Line "); \
S        RMP_PRINTK_I(__LINE__); \
S        RMP_PRINTK_S("\r\n"); \
S        RMP_PRINTK_S(__DATE__); \
S        RMP_PRINTK_S(" , "); \
S        RMP_PRINTK_S(__TIME__); \
S        RMP_PRINTK_S("\r\n"); \
S        while(1); \
S    } \
S} \
Swhile(0)
X#define RMP_ASSERT(X) do {     if((X)==0)     {         RMP_PRINTK_S("\r\n***\r\nKernel panic - not syncing:\r\n");         RMP_PRINTK_S(__FILE__);         RMP_PRINTK_S(" , Line ");         RMP_PRINTK_I(__LINE__);         RMP_PRINTK_S("\r\n");         RMP_PRINTK_S(__DATE__);         RMP_PRINTK_S(" , ");         RMP_PRINTK_S(__TIME__);         RMP_PRINTK_S("\r\n");         while(1);     } } while(0)
S/*****************************************************************************/
S/* __KERNEL_H_DEFS__ */
S#endif
S/* __HDR_DEFS__ */
N#endif
N/* End Defines ***************************************************************/
N
N/* Structs *******************************************************************/
N#ifdef __HDR_STRUCTS__
S#ifndef __KERNEL_H_STRUCTS__
S#define __KERNEL_H_STRUCTS__
S/* We used structs in the header */
S
S/* Use defines in these headers */
S#define __HDR_DEFS__
S#undef __HDR_DEFS__
S/*****************************************************************************/
S/* The list head structure */
Sstruct RMP_List
S{
S    volatile struct RMP_List* Prev;
S    volatile struct RMP_List* Next;
S};
S
Sstruct RMP_Thd
S{
S    /* The head to insert into the status queue */
S    struct RMP_List Run_Head;
S    /* This is exclusively for the timer queue */
S    struct RMP_List Dly_Head;
S    /* The list of threads suspended on it because of sending */
S    struct RMP_List Snd_List;
S    /* The state of this thread */
S    ptr_t State;
S    /* If it is running, how many timeslices it have */
S    ptr_t Slices;
S    /* If it is running, how many ticks does it have remaining */
S    ptr_t Slices_Left;
S    /* What priority it is running at */
S    ptr_t Prio;
S    /* The timeout time */
S    ptr_t Timeout;
S    /* The mailbox value */
S    ptr_t Mailbox;
S    /* The data to send */  
S    ptr_t Data;
S    /* The stack address */
S    ptr_t Stack;
S    /* The return value of certain function calls */
S    ret_t Retval;
S};
S
S/* The semaphore structure */
Sstruct RMP_Sem
S{
S    /* The waiting queue */
S    struct RMP_List Wait_List;
S    /* The state of the semaphore */
S    ptr_t State;
S    /* The current number of semaphore */
S    ptr_t Cur_Num;
S};
S
S
S/* The head struct of a memory block */
Sstruct RMP_Mem_Head
S{
S    /* This is what is used in TLSF LUT */
S    struct RMP_List Head;
S    /* Is this block used at the moment? */
S    ptr_t State;
S    /* The pointer to the tail */
S    volatile struct RMP_Mem_Tail* Tail;
S};
S
S/* The tail struct of a memory block */
Sstruct RMP_Mem_Tail
S{
S    /* This is for tailing the memory */
S    volatile struct RMP_Mem_Head* Head;
S};
S
S/* The memory control block structure */
Sstruct RMP_Mem
S{
S    struct RMP_List Alloc;
S    ptr_t FLI_Num;
S    ptr_t Start;
S    ptr_t Size;
S    /* The bitmap - in no case will the system manage more than 128MB of mmeory */
S    ptr_t Bitmap[5];
S    /* There are at least this number of levels - 16kB thus 8*8 */
S    struct RMP_List Table[8*8];
S};
S/*****************************************************************************/
S/* __KERNEL_H_STRUCTS__ */
S#endif
S/* __HDR_STRUCTS__ */
N#endif
N/* End Structs ***************************************************************/
N
N/* Private Global Variables **************************************************/
N#if(!(defined __HDR_DEFS__||defined __HDR_STRUCTS__))
X#if(!(0L||0L))
N#ifndef __KERNEL_MEMBERS__
N#define __KERNEL_MEMBERS__
N
N/* In this way we can use the data structures and definitions in the headers */
N#define __HDR_DEFS__
N
N#undef __HDR_DEFS__
N
N#define __HDR_STRUCTS__
N
N#undef __HDR_STRUCTS__
N
N/* If the header is not used in the public mode */
N#ifndef __HDR_PUBLIC_MEMBERS__
S/*****************************************************************************/
S/* The scheduler bitmap */
Sstatic volatile ptr_t RMP_Bitmap[RMP_BITMAP_SIZE];
Sstatic volatile struct RMP_List RMP_Run[RMP_MAX_PREEMPT_PRIO];
Sstatic volatile struct RMP_List RMP_Delay;
S
S/* The timestamp value */
Sstatic volatile ptr_t RMP_Tick;
S/* Scheduler lock */
Sstatic volatile ptr_t RMP_Sched_Lock_Cnt;
Sstatic volatile ptr_t RMP_Sched_Locked;
S/* Scheduler pending */
Sstatic volatile ptr_t RMP_Sched_Pend;
S/* Timer events pending */
Sstatic volatile ptr_t RMP_Timer_Pend;
S
S/* Init thread */
Sstatic volatile ptr_t RMP_Init_Stack[RMP_INIT_STACK_SIZE>>(RMP_WORD_ORDER-3)];
Sstatic volatile struct RMP_Thd RMP_Init_Thd;
S/*****************************************************************************/
S/* End Private Global Variables **********************************************/
S
S/* Private C Function Prototypes *********************************************/ 
S/*****************************************************************************/
Sstatic void _RMP_Set_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Clr_Rdy(volatile struct RMP_Thd* Thread);
Sstatic void _RMP_Dly_Ins(volatile struct RMP_Thd* Thread, ptr_t Slices);
Sstatic void _RMP_Timer_Proc(void);
Sstatic void _RMP_Mem_Block(volatile struct RMP_Mem_Head* Addr, ptr_t Size);
Sstatic void _RMP_Mem_Ins(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic void _RMP_Mem_Del(volatile void* Pool, volatile struct RMP_Mem_Head* Mem_Head);
Sstatic ret_t _RMP_Mem_Search(volatile void* Pool, ptr_t Size, cnt_t* FLI_Level, cnt_t* SLI_Level);
S
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
Sstatic void RMP_Radiobtn_Circle(cnt_t Coord_X,cnt_t Coord_Y,cnt_t Length);
Sstatic void RMP_Progbar_Prog(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                             cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S/*****************************************************************************/
S#define __EXTERN__
S/* End Private C Function Prototypes *****************************************/
S
S/* Public Global Variables ***************************************************/
S/* __HDR_PUBLIC_MEMBERS__ */
N#else
N#define __EXTERN__ EXTERN 
N/* __HDR_PUBLIC_MEMBERS__ */
N#endif
N
N/*****************************************************************************/
N/* The current thread - the pointer itself is volatile but not its contents */
N__EXTERN__ struct RMP_Thd* volatile RMP_Cur_Thd;
Xextern struct RMP_Thd* volatile RMP_Cur_Thd;
N__EXTERN__ volatile ptr_t RMP_Cur_SP;
Xextern volatile ptr_t RMP_Cur_SP;
N/*****************************************************************************/
N
N/* End Public Global Variables ***********************************************/
N
N/* Public C Function Prototypes **********************************************/
N/*****************************************************************************/
N/* This is the entry of user applications */
NEXTERN void RMP_Init(void);
Xextern void RMP_Init(void);
N__EXTERN__ void _RMP_Get_High_Rdy(void);
Xextern void _RMP_Get_High_Rdy(void);
N__EXTERN__ void _RMP_Tick_Handler(ptr_t Ticks);
Xextern void _RMP_Tick_Handler(ptr_t Ticks);
N__EXTERN__ ptr_t _RMP_Get_Near_Ticks(void);
Xextern ptr_t _RMP_Get_Near_Ticks(void);
N__EXTERN__ void RMP_Clear(volatile void* Addr, ptr_t Size);
Xextern void RMP_Clear(volatile void* Addr, ptr_t Size);
N
N/* Some helpers */
N__EXTERN__ ptr_t RMP_RBIT_Get(ptr_t Val);
Xextern ptr_t RMP_RBIT_Get(ptr_t Val);
N__EXTERN__ ptr_t RMP_LSB_Get(ptr_t Val);
Xextern ptr_t RMP_LSB_Get(ptr_t Val);
N
N/* Scheduler locking & unlocking */
N__EXTERN__ void RMP_Lock_Sched(void);
Xextern void RMP_Lock_Sched(void);
N__EXTERN__ void RMP_Unlock_Sched(void);
Xextern void RMP_Unlock_Sched(void);
N
N/* Debug printing functions */
N__EXTERN__ cnt_t RMP_Print_Int(cnt_t Int);
Xextern cnt_t RMP_Print_Int(cnt_t Int);
N__EXTERN__ cnt_t RMP_Print_Uint(ptr_t Uint);
Xextern cnt_t RMP_Print_Uint(ptr_t Uint);
N__EXTERN__ cnt_t RMP_Print_String(s8* String);
Xextern cnt_t RMP_Print_String(s8* String);
N
N/* List operation functions */
N__EXTERN__ void RMP_List_Crt(volatile struct RMP_List* Head);
Xextern void RMP_List_Crt(volatile struct RMP_List* Head);
N__EXTERN__ void RMP_List_Del(volatile struct RMP_List* Prev,volatile struct RMP_List* Next);
Xextern void RMP_List_Del(volatile struct RMP_List* Prev,volatile struct RMP_List* Next);
N__EXTERN__ void RMP_List_Ins(volatile struct RMP_List* New,
Xextern void RMP_List_Ins(volatile struct RMP_List* New,
N                             volatile struct RMP_List* Prev,
N                             volatile struct RMP_List* Next);
N
N/* System interfaces */
N__EXTERN__ void RMP_Yield(void);
Xextern void RMP_Yield(void);
N__EXTERN__ ret_t RMP_Thd_Crt(volatile struct RMP_Thd* Thread, 
Xextern ret_t RMP_Thd_Crt(volatile struct RMP_Thd* Thread, 
N                             void* Entry, void* Stack, void* Arg, 
N                             ptr_t Prio, ptr_t Slices);
N__EXTERN__ ret_t RMP_Thd_Del(volatile struct RMP_Thd* Thread);
Xextern ret_t RMP_Thd_Del(volatile struct RMP_Thd* Thread);
N__EXTERN__ ret_t RMP_Thd_Set(volatile struct RMP_Thd* Thread, ptr_t Prio, ptr_t Slices);
Xextern ret_t RMP_Thd_Set(volatile struct RMP_Thd* Thread, ptr_t Prio, ptr_t Slices);
N__EXTERN__ ret_t RMP_Thd_Suspend(volatile struct RMP_Thd* Thread);
Xextern ret_t RMP_Thd_Suspend(volatile struct RMP_Thd* Thread);
N__EXTERN__ ret_t RMP_Thd_Resume(volatile struct RMP_Thd* Thread);
Xextern ret_t RMP_Thd_Resume(volatile struct RMP_Thd* Thread);
N
N__EXTERN__ ret_t RMP_Thd_Delay(ptr_t Slices);
Xextern ret_t RMP_Thd_Delay(ptr_t Slices);
N__EXTERN__ ret_t RMP_Thd_Cancel(volatile struct RMP_Thd* Thread);
Xextern ret_t RMP_Thd_Cancel(volatile struct RMP_Thd* Thread);
N
N__EXTERN__ ret_t RMP_Thd_Snd(volatile struct RMP_Thd* Thread, ptr_t Data, ptr_t Slices);
Xextern ret_t RMP_Thd_Snd(volatile struct RMP_Thd* Thread, ptr_t Data, ptr_t Slices);
N__EXTERN__ ret_t RMP_Thd_Snd_ISR(volatile struct RMP_Thd* Thread, ptr_t Data);
Xextern ret_t RMP_Thd_Snd_ISR(volatile struct RMP_Thd* Thread, ptr_t Data);
N__EXTERN__ ret_t RMP_Thd_Rcv(ptr_t* Data, ptr_t Slices);
Xextern ret_t RMP_Thd_Rcv(ptr_t* Data, ptr_t Slices);
N
N__EXTERN__ ret_t RMP_Sem_Crt(volatile struct RMP_Sem* Semaphore, ptr_t Number);
Xextern ret_t RMP_Sem_Crt(volatile struct RMP_Sem* Semaphore, ptr_t Number);
N__EXTERN__ ret_t RMP_Sem_Del(volatile struct RMP_Sem* Semaphore);
Xextern ret_t RMP_Sem_Del(volatile struct RMP_Sem* Semaphore);
N__EXTERN__ ret_t RMP_Sem_Pend(volatile struct RMP_Sem* Semaphore, ptr_t Slices);
Xextern ret_t RMP_Sem_Pend(volatile struct RMP_Sem* Semaphore, ptr_t Slices);
N__EXTERN__ ret_t RMP_Sem_Abort(volatile struct RMP_Thd* Thread);
Xextern ret_t RMP_Sem_Abort(volatile struct RMP_Thd* Thread);
N__EXTERN__ ret_t RMP_Sem_Post(volatile struct RMP_Sem* Semaphore, ptr_t Number);
Xextern ret_t RMP_Sem_Post(volatile struct RMP_Sem* Semaphore, ptr_t Number);
N__EXTERN__ ret_t RMP_Sem_Post_ISR(volatile struct RMP_Sem* Semaphore, ptr_t Number);
Xextern ret_t RMP_Sem_Post_ISR(volatile struct RMP_Sem* Semaphore, ptr_t Number);
N                             
N/* Memory interfaces */
N__EXTERN__ ret_t RMP_Mem_Init(volatile void* Pool, ptr_t Size);
Xextern ret_t RMP_Mem_Init(volatile void* Pool, ptr_t Size);
N__EXTERN__ void* RMP_Malloc(volatile void* Pool, ptr_t Size);
Xextern void* RMP_Malloc(volatile void* Pool, ptr_t Size);
N__EXTERN__ void RMP_Free(volatile void* Pool, void* Mem_Ptr);
Xextern void RMP_Free(volatile void* Pool, void* Mem_Ptr);
N
N/* Built-in graphics */
N#ifdef RMP_POINT
SEXTERN void RMP_POINT(cnt_t,cnt_t,ptr_t);
S__EXTERN__ void RMP_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X, cnt_t End_Y, ptr_t Color);
S__EXTERN__ void RMP_Dot_Line(cnt_t Start_X, cnt_t Start_Y, cnt_t End_X,cnt_t End_Y, ptr_t Dot, ptr_t Space);
S__EXTERN__ void RMP_Rectangle(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Round_Rect(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, 
S                               cnt_t Round, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Circle(cnt_t Center_X, cnt_t Center_Y, cnt_t Radius, ptr_t Border, ptr_t Fill);
S__EXTERN__ void RMP_Matrix(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                           cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color);
S/* This is only exported when color mixing macros available */
S#ifdef RMP_COLOR_25P
S#ifdef RMP_COLOR_50P
S#ifdef RMP_COLOR_75P
S__EXTERN__ void RMP_Matrix_AA(cnt_t Coord_X, cnt_t Coord_Y, const u8* Matrix,
S                              cnt_t Bit_Order, cnt_t Length, cnt_t Width, ptr_t Color, ptr_t Back);
S#endif
S#endif
S#endif
S/* These are only provided when all used colors are predefined */
S#ifdef RMP_CTL_WHITE
S#ifdef RMP_CTL_LGREY
S#ifdef RMP_CTL_GREY
S#ifdef RMP_CTL_DGREY
S#ifdef RMP_CTL_DARK
S#ifdef RMP_CTL_DDARK
S#ifdef RMP_CTL_BLACK
S/* Built-in easy controls */
S__EXTERN__ void RMP_Cursor(cnt_t Coord_X, cnt_t Coord_Y, ptr_t Style);
S__EXTERN__ void RMP_Checkbox_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Checkbox(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Cmdbtn_Down(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn_Up(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S__EXTERN__ void RMP_Cmdbtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width, ptr_t Status);
S
S__EXTERN__ void RMP_Lineedit_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length,
S                                 cnt_t Width, cnt_t Clr_X, cnt_t Clr_Len);
S__EXTERN__ void RMP_Lineedit(cnt_t Coord_X,cnt_t Coord_Y, cnt_t Length, cnt_t Width);
S
S__EXTERN__ void RMP_Radiobtn_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn_Clr(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length);
S__EXTERN__ void RMP_Radiobtn(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, ptr_t Status);
S
S__EXTERN__ void RMP_Progbar_Set(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                                cnt_t Style, cnt_t Old_Prog, cnt_t New_Prog, ptr_t Fore, ptr_t Back);
S__EXTERN__ void RMP_Progbar(cnt_t Coord_X, cnt_t Coord_Y, cnt_t Length, cnt_t Width,
S                            cnt_t Style, cnt_t Prog, ptr_t Fore, ptr_t Back);
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
S#endif
N#endif
N
N/* Other utilities */
N#ifdef __U8__
N#ifdef __U16__
N__EXTERN__ ptr_t RMP_CRC16(const u8* Data, ptr_t Length);
Xextern ptr_t RMP_CRC16(const u8* Data, ptr_t Length);
N#endif
N#endif
N
N/* Hook functions */
N#if(RMP_USE_HOOKS==RMP_TRUE)
X#if(0==1)
S    EXTERN void RMP_Start_Hook(void);
S    EXTERN void RMP_Save_Ctx(void);
S    EXTERN void RMP_Load_Ctx(void);
S    EXTERN void RMP_Tick_Hook(ptr_t Ticks);
N#else
N    __EXTERN__ void RMP_Start_Hook(void);
X    extern void RMP_Start_Hook(void);
N    __EXTERN__ void RMP_Save_Ctx(void);
X    extern void RMP_Save_Ctx(void);
N    __EXTERN__ void RMP_Load_Ctx(void);
X    extern void RMP_Load_Ctx(void);
N    __EXTERN__ void RMP_Tick_Hook(ptr_t Ticks);
X    extern void RMP_Tick_Hook(ptr_t Ticks);
N#endif
N
NEXTERN void RMP_Init_Hook(void);
Xextern void RMP_Init_Hook(void);
NEXTERN void RMP_Init_Idle(void);
Xextern void RMP_Init_Idle(void);
N/*****************************************************************************/
N/* Undefine "__EXTERN__" to avoid redefinition */
N#undef __EXTERN__
N/* __KERNEL_MEMBERS__ */
N#endif
N/* !(defined __HDR_DEFS__||defined __HDR_STRUCTS__) */
N#endif
N/* End Public C Function Prototypes ******************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 27 "..\..\MProkaron\Include\RMP.h" 2
N#undef __HDR_PUBLIC_MEMBERS__
N
N#endif /* __RMP_H__ */
N/* End Defines ***************************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Benchmark\Platform/test_STM32F103RE.h" 2
N/* End Includes **************************************************************/
N
N/* Defines *******************************************************************/
N/* Where are the initial stacks */
N#define THD1_STACK        (&Stack_1[230])
N#define THD2_STACK        (&Stack_2[230])
N/* How to read counter */
N#define COUNTER_READ()    (TIM2->CNT)
N/* Are we testing the memory pool? */
N#define TEST_MEM_POOL     8192
N/* Are we doing minimal measurements? */
N/* #define MINIMAL_SIZE */
N/* The STM32F1 timers are all 16 bits, so */
Ntypedef u16 tim_t;
N/* End Defines ***************************************************************/
N
N/* Globals *******************************************************************/
N#ifndef MINIMAL_SIZE
Nvoid Int_Handler(void);
Nptr_t Stack_1[256];
Nptr_t Stack_2[256];
NTIM_HandleTypeDef TIM2_Handle={0};   
NTIM_HandleTypeDef TIM4_Handle={0};
N/* End Globals ***************************************************************/
N
N/* Begin Function:Timer_Init **************************************************
NDescription : Initialize the timer for timing measurements. This function needs
N              to be adapted to your specific hardware.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Timer_Init(void)
N{
N    /* TIM2 clock = CPU clock */
N    TIM2_Handle.Instance=TIM2;
X    TIM2_Handle.Instance=((TIM_TypeDef *)(0x40000000U + 0x00000000U));
N    TIM2_Handle.Init.Prescaler=0;
N    TIM2_Handle.Init.CounterMode=TIM_COUNTERMODE_UP;
X    TIM2_Handle.Init.CounterMode=0x00000000U;
N    TIM2_Handle.Init.Period=65535U;
N    TIM2_Handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
X    TIM2_Handle.Init.ClockDivision=0x00000000U;
N    HAL_TIM_Base_Init(&TIM2_Handle);
N    __HAL_RCC_TIM2_CLK_ENABLE();
X    do { volatile uint32_t tmpreg; ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) |= ((0x1U << (0U)))); tmpreg = ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) & ((0x1U << (0U)))); ((void)(tmpreg)); } while(0U);
N    __HAL_TIM_ENABLE(&TIM2_Handle);
X    ((&TIM2_Handle)->Instance ->CR1|=((0x1U << (0U))));
N}
N/* End Function:Timer_Init ***************************************************/
N
N/* Begin Function:Int_Init ****************************************************
NDescription : Initialize an periodic interrupt source. This function needs
N              to be adapted to your specific hardware.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Int_Init(void)
N{
N    /* TIM4 clock = CPU clock */
N    TIM4_Handle.Instance=TIM4;
X    TIM4_Handle.Instance=((TIM_TypeDef *)(0x40000000U + 0x00000800U));
N    TIM4_Handle.Init.Prescaler=0;
N    TIM4_Handle.Init.CounterMode=TIM_COUNTERMODE_UP;
X    TIM4_Handle.Init.CounterMode=0x00000000U;
N    TIM4_Handle.Init.Period=7200U;
N    TIM4_Handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
X    TIM4_Handle.Init.ClockDivision=0x00000000U;
N    HAL_TIM_Base_Init(&TIM4_Handle);
N    __HAL_RCC_TIM4_CLK_ENABLE();
X    do { volatile uint32_t tmpreg; ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) |= ((0x1U << (2U)))); tmpreg = ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) & ((0x1U << (2U)))); ((void)(tmpreg)); } while(0U);
N    __HAL_TIM_ENABLE(&TIM4_Handle);
X    ((&TIM4_Handle)->Instance ->CR1|=((0x1U << (0U))));
N	/* Clear interrupt pending bit, because we used EGR to update the registers */
N	__HAL_TIM_CLEAR_IT(&TIM4_Handle, TIM_IT_UPDATE);
X	((&TIM4_Handle)->Instance ->SR = ~(((0x1U << (0U)))));
N	HAL_TIM_Base_Start_IT(&TIM4_Handle);
N}
N
Nvoid HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
N{
N	if(htim->Instance==TIM4) 
X	if(htim->Instance==((TIM_TypeDef *)(0x40000000U + 0x00000800U))) 
N    {
N		/* Set the interrupt priority */
N		NVIC_SetPriority(TIM4_IRQn,0xFF);
N		/* Enable timer 4 interrupt */
N		NVIC_EnableIRQ(TIM4_IRQn);
N		/* Enable timer 4 clock */
N		__HAL_RCC_TIM4_CLK_ENABLE();
X		do { volatile uint32_t tmpreg; ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) |= ((0x1U << (2U)))); tmpreg = ((((RCC_TypeDef *)((0x40000000U + 0x00020000U) + 0x00001000U))->APB1ENR) & ((0x1U << (2U)))); ((void)(tmpreg)); } while(0U);
N	}
N}
N
N/* The interrupt handler */
Nvoid TIM4_IRQHandler(void)
N{
N    TIM4->SR=~TIM_FLAG_UPDATE;
X    ((TIM_TypeDef *)(0x40000000U + 0x00000800U))->SR=~((0x1U << (0U)));
N    Int_Handler();
N}
N/* End Function:Int_Init *****************************************************/
N
N/* Begin Function:Int_Disable *************************************************
NDescription : Disable the periodic interrupt source. This function needs
N              to be adapted to your specific hardware.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Int_Disable(void)
N{
N    /* Disable timer 4 interrupt */
N    NVIC_DisableIRQ(TIM4_IRQn);
N}
N#endif
N/* End Function:Int_Disable **************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 11 "..\..\MProkaron\Benchmark\test.h" 2
N/* End Config Includes *******************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
L 13 "..\..\MProkaron\Benchmark\test.c" 2
N/* End Includes **************************************************************/
N
N/* Globals *******************************************************************/
N#ifndef MINIMAL_SIZE
Nvolatile tim_t Start=0;
Nvolatile tim_t End=0;
Nvolatile ptr_t Total=0;
Nvolatile ptr_t Temp=0;
N/* Test results also written here */
Nvolatile ptr_t Yield_Time=0;
Nvolatile ptr_t Mailbox_Time=0;
Nvolatile ptr_t Semaphore_Time=0;
Nvolatile ptr_t Mailbox_ISR_Time=0;
Nvolatile ptr_t Semaphore_ISR_Time=0;
N#ifdef TEST_MEM_POOL
Nvolatile ptr_t Memory_Time=0;
N#endif
N/* Kernel objects */
Nvolatile struct RMP_Thd Thd_1;
Nvolatile struct RMP_Thd Thd_2;
Nvolatile struct RMP_Sem Sem_1;
N/* Memory pool */
N#ifdef TEST_MEM_POOL
Nvolatile ptr_t Pool[TEST_MEM_POOL]={0};
Xvolatile ptr_t Pool[8192]={0};
N#endif
N/* End Globals ***************************************************************/
N
N/* Begin Function:Func_1 ******************************************************
NDescription : The test function group 1.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Test_Yield_1(void)
N{
N    cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        /* Read counter here */
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        RMP_Yield();
N    }
N}
N
Nvoid Test_Mail_1(void)
N{
N    static cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        /* Read counter here */
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        RMP_Thd_Snd(&Thd_2, 1, RMP_MAX_SLICES);
X        RMP_Thd_Snd(&Thd_2, 1, 100000);
N    }
N}
N
Nvoid Test_Sem_1(void)
N{
N    cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        /* Read counter here */
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        RMP_Sem_Post(&Sem_1, 1);
N    }
N}
N
Nvoid Func_1(void)
N{
N    Test_Yield_1();
N    /* Change priority of thread 2 */
N    RMP_Thd_Set(&Thd_2,2,RMP_MAX_SLICES);
X    RMP_Thd_Set(&Thd_2,2,100000);
N    Test_Mail_1();
N    Test_Sem_1();
N    while(1);
N}
N/* End Function:Test_Yield ***************************************************/
N
N/* Begin Function:Func_2 ******************************************************
NDescription : The test function group 2.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Test_Yield_2(void)
N{
N    cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        RMP_Yield();
N        /* Read counter here */
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N    };
N}
N
Nvoid Test_Mail_2(void)
N{
N    ptr_t Data;
N    cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        RMP_Thd_Rcv(&Data, RMP_MAX_SLICES);
X        RMP_Thd_Rcv(&Data, 100000);
N        /* Read counter here */
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N    };
N}
N
Nvoid Test_Sem_2(void)
N{
N    cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        RMP_Sem_Pend(&Sem_1, RMP_MAX_SLICES);
X        RMP_Sem_Pend(&Sem_1, 100000);
N        /* Read counter here */
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N    };
N}
N
Nvoid Test_Mail_ISR(void)
N{
N    ptr_t Data;
N    static cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        RMP_Thd_Rcv(&Data, RMP_MAX_SLICES);
X        RMP_Thd_Rcv(&Data, 100000);
N        /* Read counter here */
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N    };
N}
N
Nvoid Test_Sem_ISR(void)
N{
N    static cnt_t Count;
N    for(Count=0;Count<10000;Count++)
N    {
N        RMP_Sem_Pend(&Sem_1, RMP_MAX_SLICES);
X        RMP_Sem_Pend(&Sem_1, 100000);
N        /* Read counter here */
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N    };
N}
N
N#ifdef TEST_MEM_POOL
Nptr_t Rand(void)
N{
N    static ptr_t LFSR=0xACE1;
N    
N    if((LFSR&0x01)!=0)
N    {
N        LFSR>>=1;
N        LFSR^=0xB400;
N    }
N    else
N        LFSR>>=1;
N    
N    return LFSR;
N}
N
Nvoid Swap(u8* Arg1, u8* Arg2)
N{
N    u8 Temp;
N    Temp=*Arg1;
N    *Arg1=*Arg2;
N    *Arg2=Temp;
N}
N
Nvoid Test_Mem_Pool(void)
N{
N    static void* Mem[8];
N    static u8 Alloc[8];
N    static u8 Free[8];
N    static u8 Size[8];
N    static ptr_t Amount[8];
N    cnt_t Count;
N    cnt_t Test_Count;
N    
N    Amount[0]=TEST_MEM_POOL/32;
X    Amount[0]=8192/32;
N    Amount[1]=TEST_MEM_POOL/64+16;
X    Amount[1]=8192/64+16;
N    Amount[2]=TEST_MEM_POOL/4;
X    Amount[2]=8192/4;
N    Amount[3]=TEST_MEM_POOL/128+32;
X    Amount[3]=8192/128+32;
N    Amount[4]=TEST_MEM_POOL/16;
X    Amount[4]=8192/16;
N    Amount[5]=TEST_MEM_POOL/8+16;
X    Amount[5]=8192/8+16;
N    Amount[6]=TEST_MEM_POOL/128+64;
X    Amount[6]=8192/128+64;
N    Amount[7]=TEST_MEM_POOL/2-64;
X    Amount[7]=8192/2-64;
N    
N    /* Initialize the pool */
N    Total=0;
N    RMP_Mem_Init(Pool, TEST_MEM_POOL*sizeof(ptr_t));
X    RMP_Mem_Init(Pool, 8192*sizeof(ptr_t));
N    for(Test_Count=0;Test_Count<10000;Test_Count++)
N    {
N        /* Random sequence and number generation */
N        for(Count=0;Count<8;Count++)
N        {
N            Alloc[Count]=Count;
N            Free[Count]=Count;
N            Size[Count]=Count;
N        }
N        
N        for(Count=7;Count>0;Count--)
N        {
N            Swap(&Alloc[Count], &Alloc[Rand()%(Count+1)]);
N            Swap(&Free[Count], &Free[Rand()%(Count+1)]);
N            Swap(&Size[Count], &Size[Rand()%(Count+1)]);
N        }
N        
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        /* Allocation tests */
N        Mem[Alloc[0]]=RMP_Malloc(Pool, Amount[Size[0]]);
N        Mem[Alloc[1]]=RMP_Malloc(Pool, Amount[Size[1]]);
N        Mem[Alloc[2]]=RMP_Malloc(Pool, Amount[Size[2]]);
N        Mem[Alloc[3]]=RMP_Malloc(Pool, Amount[Size[3]]);
N        Mem[Alloc[4]]=RMP_Malloc(Pool, Amount[Size[4]]);
N        Mem[Alloc[5]]=RMP_Malloc(Pool, Amount[Size[5]]);
N        Mem[Alloc[6]]=RMP_Malloc(Pool, Amount[Size[6]]);
N        Mem[Alloc[7]]=RMP_Malloc(Pool, Amount[Size[7]]);
N
N        /* Deallocation tests */
N        RMP_Free(Pool,Mem[Free[0]]);
N        RMP_Free(Pool,Mem[Free[1]]);
N        RMP_Free(Pool,Mem[Free[2]]);
N        RMP_Free(Pool,Mem[Free[3]]);
N        RMP_Free(Pool,Mem[Free[4]]);
N        RMP_Free(Pool,Mem[Free[5]]);
N        RMP_Free(Pool,Mem[Free[6]]);
N        RMP_Free(Pool,Mem[Free[7]]);
N        End=COUNTER_READ();
X        End=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        Total+=(tim_t)(End-Start);
N        
N        /* This should always be successful because we deallocated everything else */
N        Mem[0]=RMP_Malloc(Pool, (TEST_MEM_POOL>>7)*127);
X        Mem[0]=RMP_Malloc(Pool, (8192>>7)*127);
N        if(Mem[0]==0)
N        {
N            RMP_PRINTK_S("Memory test failure: ");
X            RMP_Print_String((s8*)("Memory test failure: "));
N            RMP_PRINTK_I(Test_Count);
X            RMP_Print_Int((Test_Count));
N            RMP_PRINTK_S(" runs.\r\n");
X            RMP_Print_String((s8*)(" runs.\r\n"));
N            while(1);
N        }
N        RMP_Free(Pool, Mem[0]); 
N    }
N    
N    RMP_PRINTK_S("Memory: ");
X    RMP_Print_String((s8*)("Memory: "));
N    Memory_Time=Total/160000;
N    RMP_PRINTK_I(Memory_Time);
X    RMP_Print_Int((Memory_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N}
N#endif
N
Nvoid Func_2(void)
N{
N    /* Yield tests */
N    Total=0;
N    Test_Yield_2();
N    RMP_PRINTK_S("Yield: ");
X    RMP_Print_String((s8*)("Yield: "));
N    
N    Yield_Time=Total/10000;
N    RMP_PRINTK_I(Yield_Time);
X    RMP_Print_Int((Yield_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N    /* Change priority of thread 2, just in case */
N    RMP_Thd_Set(&Thd_2,2,RMP_MAX_SLICES);
X    RMP_Thd_Set(&Thd_2,2,100000);
N    
N    /* Mailbox tests */
N    Total=0;
N    Test_Mail_2();
N    RMP_PRINTK_S("Mailbox: ");
X    RMP_Print_String((s8*)("Mailbox: "));
N    Mailbox_Time=Total/10000;
N    RMP_PRINTK_I(Mailbox_Time);
X    RMP_Print_Int((Mailbox_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N    
N    /* Semaphore tests */
N    Total=0;
N    Test_Sem_2();
N    RMP_PRINTK_S("Semaphore: ");
X    RMP_Print_String((s8*)("Semaphore: "));
N    Semaphore_Time=Total/10000;
N    RMP_PRINTK_I(Semaphore_Time);
X    RMP_Print_Int((Semaphore_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N    
N    /* Memory pool tests */
N#ifdef TEST_MEM_POOL
N    Test_Mem_Pool();
N#endif
N
N    /* Mailbox from interrupt tests */
N    Total=0;
N    Int_Init();
N    Test_Mail_ISR();
N    
N    /* Semaphore from interrupt tests */
N    Temp=Total;
N    Total=0;
N    Test_Sem_ISR();
N    
N    RMP_PRINTK_S("Mailbox-ISR: ");
X    RMP_Print_String((s8*)("Mailbox-ISR: "));
N    Mailbox_ISR_Time=Temp/10000;
N    RMP_PRINTK_I(Mailbox_ISR_Time);
X    RMP_Print_Int((Mailbox_ISR_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N    RMP_PRINTK_S("Semaphore-ISR: ");
X    RMP_Print_String((s8*)("Semaphore-ISR: "));
N    Semaphore_ISR_Time=Total/10000;
N    RMP_PRINTK_I(Semaphore_ISR_Time);
X    RMP_Print_Int((Semaphore_ISR_Time));
N    RMP_PRINTK_S(" cycles.\r\n");
X    RMP_Print_String((s8*)(" cycles.\r\n"));
N    
N    while(1);
N}
N/* End Function:Func_2 *******************************************************/
N
N/* Begin Function:Int_Handler *************************************************
NDescription : The interrupt handler. Call this in your periodic ISR.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid Int_Handler(void)
N{
N    static cnt_t Count=0;
N    
N    if(Count<10000)
N    {
N        Count++;
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        if(RMP_Thd_Snd_ISR(&Thd_2, 1)<0)
N        {
N            RMP_PRINTK_S("ISR Mailbox send failure: ");
X            RMP_Print_String((s8*)("ISR Mailbox send failure: "));
N            RMP_PRINTK_I(Count);
X            RMP_Print_Int((Count));
N            RMP_PRINTK_S(" sends.\r\n");
X            RMP_Print_String((s8*)(" sends.\r\n"));
N            while(1);
N        }
N    }
N    else if(Count<20000)
N    {
N        Count++;
N        Start=COUNTER_READ();
X        Start=(((TIM_TypeDef *)(0x40000000U + 0x00000000U))->CNT);
N        if(RMP_Sem_Post_ISR(&Sem_1, 1)<0)
N        {
N            RMP_PRINTK_S("ISR semaphore post failure: ");
X            RMP_Print_String((s8*)("ISR semaphore post failure: "));
N            RMP_PRINTK_I(Count);
X            RMP_Print_Int((Count));
N            RMP_PRINTK_S(" posts.\r\n");
X            RMP_Print_String((s8*)(" posts.\r\n"));
N            while(1);
N        }
N    }
N    else
N        Int_Disable();
N}
N#endif
N/* End Function:Int_Handler **************************************************/
N
N/* Begin Function:RMP_Init ****************************************************
NDescription : The init thread hook functions.
NInput       : None.
NOutput      : None.
NReturn      : None.
N******************************************************************************/
Nvoid RMP_Init_Hook(void)
N{
N#ifndef MINIMAL_SIZE
N    /* Init the timer */
N    Timer_Init();
N    /* Clean up the structures */
N    RMP_Clear(&Thd_1,sizeof(struct RMP_Thd));
N    RMP_Clear(&Thd_2,sizeof(struct RMP_Thd));
N    RMP_Clear(&Sem_1,sizeof(struct RMP_Sem));
N    /* Create counting semaphore */
N    RMP_Sem_Crt(&Sem_1,0);
N    /* Start threads */
N    RMP_Thd_Crt(&Thd_1, Func_1, THD1_STACK, (void*)0x1234, 1, 5);
X    RMP_Thd_Crt(&Thd_1, Func_1, (&Stack_1[230]), (void*)0x1234, 1, 5);
N    RMP_Thd_Crt(&Thd_2, Func_2, THD2_STACK, (void*)0x4321, 1, 5);
X    RMP_Thd_Crt(&Thd_2, Func_2, (&Stack_2[230]), (void*)0x4321, 1, 5);
N#endif
N}
N
Nvoid RMP_Init_Idle(void)
N{
N    return;
N}
N/* End Function:RMP_Init *****************************************************/
N
N/* End Of File ***************************************************************/
N
N/* Copyright (C) Evo-Devo Instrum. All rights reserved ***********************/
