<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › stmicro › stmmac › dwmac_lib.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dwmac_lib.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>
<span class="cm">  Copyright (C) 2007-2009  STMicroelectronics Ltd</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Author: Giuseppe Cavallaro &lt;peppe.cavallaro@st.com&gt;</span>
<span class="cm">*******************************************************************************/</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;dwmac_dma.h&quot;</span>

<span class="cp">#undef DWMAC_DMA_DEBUG</span>
<span class="cp">#ifdef DWMAC_DMA_DEBUG</span>
<span class="cp">#define DWMAC_LIB_DBG(fmt, args...)  printk(fmt, ## args)</span>
<span class="cp">#else</span>
<span class="cp">#define DWMAC_LIB_DBG(fmt, args...)  do { } while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#define GMAC_HI_REG_AE		0x80000000</span>

<span class="cm">/* CSR1 enables the transmit DMA to check for new descriptor */</span>
<span class="kt">void</span> <span class="nf">dwmac_enable_dma_transmission</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_XMT_POLL_DEMAND</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_enable_dma_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_INTR_ENA</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_disable_dma_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_INTR_ENA</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_dma_start_tx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_ST</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_dma_stop_tx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMA_CONTROL_ST</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_dma_start_rx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_SR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_dma_stop_rx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMA_CONTROL_SR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef DWMAC_DMA_DEBUG</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">show_tx_process_state</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">state</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_TS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMA_STATUS_TS_SHIFT</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Stopped): Reset or Stop command</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Running):Fetching the Tx desc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Running): Waiting for end of tx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Running): Reading the data &quot;</span>
		       <span class="s">&quot;and queuing the data into the Tx buf</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Suspended): Tx Buff Underflow &quot;</span>
		       <span class="s">&quot;or an unavailable Transmit descriptor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- TX (Running): Closing Tx descriptor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">show_rx_process_state</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">state</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMA_STATUS_RS_SHIFT</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Stopped): Reset or Stop command</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Running): Fetching the Rx desc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Running):Checking for end of pkt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Running): Waiting for Rx pkt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Suspended): Unavailable Rx buf</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Running): Closing Rx descriptor</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX(Running): Flushing the current frame&quot;</span>
		       <span class="s">&quot; from the Rx buf</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;- RX (Running): Queuing the Rx frame&quot;</span>
		       <span class="s">&quot; from the Rx buf into memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="nf">dwmac_dma_interrupt</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">stmmac_extra_stats</span> <span class="o">*</span><span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* read the status register (CSR5) */</span>
	<span class="n">u32</span> <span class="n">intr_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_STATUS</span><span class="p">);</span>

	<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: [CSR5: 0x%08x]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">intr_status</span><span class="p">);</span>
<span class="cp">#ifdef DWMAC_DMA_DEBUG</span>
	<span class="cm">/* It displays the DMA process states (CSR5 register) */</span>
	<span class="n">show_tx_process_state</span><span class="p">(</span><span class="n">intr_status</span><span class="p">);</span>
	<span class="n">show_rx_process_state</span><span class="p">(</span><span class="n">intr_status</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="cm">/* ABNORMAL interrupts */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_AIS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CSR5[15] DMA ABNORMAL IRQ: &quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_UNF</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;transmit underflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">tx_hard_error_bump_tc</span><span class="p">;</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_undeflow_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_TJT</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;transmit jabber</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_jabber_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_OVF</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;recv overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_overflow_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RU</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;receive buffer unavailable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_buf_unav_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RPS</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;receive process stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_process_stopped_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RWT</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;receive watchdog</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_watchdog_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_ETI</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;transmit early interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_early_irq</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_TPS</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;transmit process stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_process_stopped_irq</span><span class="o">++</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">tx_hard_error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_FBI</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;fatal bus error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">fatal_bus_error_irq</span><span class="o">++</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">tx_hard_error</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* TX/RX NORMAL interrupts */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_NIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">normal_irq_n</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">((</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RI</span><span class="p">)</span> <span class="o">||</span>
			 <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMA_STATUS_TI</span><span class="p">))))</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">handle_tx_rx</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Optional hardware blocks, interrupts should be disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span>
		     <span class="p">(</span><span class="n">DMA_STATUS_GPI</span> <span class="o">|</span> <span class="n">DMA_STATUS_GMI</span> <span class="o">|</span> <span class="n">DMA_STATUS_GLI</span><span class="p">)))</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: unexpected status %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">intr_status</span><span class="p">);</span>
	<span class="cm">/* Clear the interrupt by writing a logic 1 to the CSR5[15-0] */</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="mh">0x1ffff</span><span class="p">),</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_STATUS</span><span class="p">);</span>

	<span class="n">DWMAC_LIB_DBG</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;</span><span class="se">\n\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">dwmac_dma_flush_tx_fifo</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">csr6</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">csr6</span> <span class="o">|</span> <span class="n">DMA_CONTROL_FTF</span><span class="p">),</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{}</span> <span class="k">while</span> <span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DMA_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_CONTROL_FTF</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">stmmac_set_mac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">addr</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">high</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">low</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="cm">/* For MAC Addr registers se have to set the Address Enable (AE)</span>
<span class="cm">	 * bit that has no effect on the High Reg 0 where the bit 31 (MO)</span>
<span class="cm">	 * is RO.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">data</span> <span class="o">|</span> <span class="n">GMAC_HI_REG_AE</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">high</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">low</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Enable disable MAC RX/TX */</span>
<span class="kt">void</span> <span class="nf">stmmac_set_mac</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">MAC_CTRL_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">|=</span> <span class="n">MAC_RNABLE_RX</span> <span class="o">|</span> <span class="n">MAC_ENABLE_TX</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MAC_ENABLE_TX</span> <span class="o">|</span> <span class="n">MAC_RNABLE_RX</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">MAC_CTRL_REG</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">stmmac_get_mac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">high</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">low</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hi_addr</span><span class="p">,</span> <span class="n">lo_addr</span><span class="p">;</span>

	<span class="cm">/* Read the MAC address from the hardware */</span>
	<span class="n">hi_addr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">high</span><span class="p">);</span>
	<span class="n">lo_addr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">low</span><span class="p">);</span>

	<span class="cm">/* Extract the MAC address from the high and low words */</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">lo_addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">hi_addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">hi_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
